{
  "totalCount" : 5619,
  "totalCountFiltered" : 5619,
  "duration" : 643,
  "indexDuration" : 245,
  "requestDuration" : 498,
  "searchUid" : "da21c7d5-f75b-42db-9df3-24363eea1e17",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-via4wusdmd6a3gpj46cg6zsfme",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtdmlhNHd1c2RtZDZhM2dwajQ2Y2c2enNmbWU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "ARM Synchronization Primitives",
    "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "excerpt" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization ... It contains the following sections: Software synchronization Exclusive accesses Practical ...",
    "firstSentences" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2391,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Synchronization Primitives Development Article",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
      "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Synchronization Primitives Development Article ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "W8QNñB7Yiy9KJ54K",
        "urihash" : "W8QNñB7Yiy9KJ54K",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714203000,
        "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b1608762840",
        "transactionid" : 861190,
        "title" : "ARM Synchronization Primitives Development Article ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714203000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714203056406057,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1836,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 1836,
        "sysdate" : 1648714203000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714203000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714203056406057,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Synchronization Primitives Development Article",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
      "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Use in multi-core systems",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "excerpt" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is ... Systems with coherency management ARM MPCore multi-core processors contain a Snoop ...",
      "firstSentences" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is the same for single-core and multi-core systems, but in a multi-core system there are some ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2391,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Use in multi-core systems ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "RHffFr9gqyThuUes",
        "urihash" : "RHffFr9gqyThuUes",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "coherency management ; multi-core systems ; synchronization ; memory regions ; cores ; monitor ; caches ; SCU ; performance reasons ; Control Unit ; system-wide implications ; using Load-Exclusives ; Store-Exclusives",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "coherency management ; multi-core systems ; synchronization ; memory regions ; cores ; monitor ; caches ; SCU ; performance reasons ; Control Unit ; system-wide implications ; using Load-Exclusives ; Store-Exclusives",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "c6358fcc5fd5880859e698058d68da952e23beacb39148e74747bd61a687",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b160876284d",
        "transactionid" : 861191,
        "title" : "Use in multi-core systems ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236825633957,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 1386,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 1386,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236825633957,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
        "syscollection" : "default"
      },
      "Title" : "Use in multi-core systems",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "Excerpt" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is ... Systems with coherency management ARM MPCore multi-core processors contain a Snoop ...",
      "FirstSentences" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is the same for single-core and multi-core systems, but in a multi-core system there are some ..."
    }, {
      "title" : "Exclusive accesses",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "excerpt" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in ... From ARMv6T2, these instructions are available in the ARM and Thumb instruction sets.",
      "firstSentences" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in the form of the Load-Exclusive and Store-Exclusive synchronization primitives, LDREX and STREX.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2391,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Exclusive accesses ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "BX7iBñthgbdBAvvð",
        "urihash" : "BX7iBñthgbdBAvvð",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "instructions ; scalable synchronization ; Store-Exclusive ; Load-Exclusive ; ARM ; ARMv6T2",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "instructions ; scalable synchronization ; Store-Exclusive ; Load-Exclusive ; ARM ; ARMv6T2",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "f187ccbac71b690fc75303a80c32e69a066145cb7f789cdc9227989ea60b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b1608762849",
        "transactionid" : 861191,
        "title" : "Exclusive accesses ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236761798291,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 445,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236761798291,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
        "syscollection" : "default"
      },
      "Title" : "Exclusive accesses",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "Excerpt" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in ... From ARMv6T2, these instructions are available in the ARM and Thumb instruction sets.",
      "FirstSentences" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in the form of the Load-Exclusive and Store-Exclusive synchronization primitives, LDREX and STREX."
    }, {
      "title" : "Memory barriers",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "excerpt" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must ... Note The Data Memory Barrier existed before ARMv7 as a cp15 operation, but ARMv7 ...",
      "firstSentences" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must perform a Data Memory Barrier (DMB) operation: between acquiring a resource, for example ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2391,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Memory barriers ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "a97GebZfXVPg3WPn",
        "urihash" : "a97GebZfXVPg3WPn",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "Memory barriers ; resource ; semaphore ; mutex ; incrementing ; decrementing",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "Memory barriers ; resource ; semaphore ; mutex ; incrementing ; decrementing",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "d7b260d1cfe62a0ce4318d374773a9e72874941daa14305c5881dbe3cfdc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b160876284c",
        "transactionid" : 861191,
        "title" : "Memory barriers ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236728561391,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 530,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 530,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236728561391,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
        "syscollection" : "default"
      },
      "Title" : "Memory barriers",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "Excerpt" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must ... Note The Data Memory Barrier existed before ARMv7 as a cp15 operation, but ARMv7 ...",
      "FirstSentences" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must perform a Data Memory Barrier (DMB) operation: between acquiring a resource, for example ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Synchronization Primitives ",
      "document_number" : "dht0008",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "4993548",
      "sysurihash" : "5YLLDnBQsVPFñ6ðx",
      "urihash" : "5YLLDnBQsVPFñ6ðx",
      "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
      "systransactionid" : 861191,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1250511231000,
      "topparentid" : 4993548,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586763172000,
      "sysconcepts" : "synchronization primitives ; ARM ; system-level programmer",
      "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
      "attachmentparentid" : 4993548,
      "parentitem" : "5e9415a4c8052b1608762840",
      "concepts" : "synchronization primitives ; ARM ; system-level programmer",
      "documenttype" : "html",
      "isattachment" : "4993548",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714236000,
      "permanentid" : "9811aa62c3d8d5978eaa2f69adde1ee3aa32bc0e77bac58d015553c0dc0f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9415a4c8052b1608762842",
      "transactionid" : 861191,
      "title" : "ARM Synchronization Primitives ",
      "products" : [ "Armv6-M" ],
      "date" : 1648714236000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dht0008:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714236921786384,
      "sysisattachment" : "4993548",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4993548,
      "size" : 343,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714186436,
      "syssize" : 343,
      "sysdate" : 1648714236000,
      "haslayout" : "1",
      "topparent" : "4993548",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993548,
      "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
      "wordcount" : 36,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714236000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dht0008/a/arm-synchronization-primitives?lang=en",
      "modified" : 1640083599000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714236921786384,
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
      "syscollection" : "default"
    },
    "Title" : "ARM Synchronization Primitives",
    "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "Excerpt" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization ... It contains the following sections: Software synchronization Exclusive accesses Practical ...",
    "FirstSentences" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer ..."
  }, {
    "title" : "ARMv8-M Power management",
    "uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "excerpt" : "0100 ... 1.1 ... Contents ... ARMv8-M Power management ... 4 Sleep mode ... 5 Wait for interrupt ... 5 Wait for event ... 5 Sleep-on-exit ... 5 Wakeup from sleep mode ... 6 ... Page 3 of 7",
    "firstSentences" : "Power management we CARMvc8t -UM sPero Guirde onne Version 0.1 management Version 2.0 Page 1 of 7 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100737_0200_en Revision ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2391,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-M Power management",
      "uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARMv8-M Power management ",
        "document_number" : "100737",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "3706380",
        "sysurihash" : "zmNDq56dðL6J7eqD",
        "urihash" : "zmNDq56dðL6J7eqD",
        "sysuri" : "https://developer.arm.com/documentation/100737/0200/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593441987000,
        "topparentid" : 3706380,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593442087000,
        "sysconcepts" : "Power management ; ARMv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Power management ; ARMv8",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718470000,
        "permanentid" : "49b36dfc1760b65bfddfbfd904d8fdcf24e243da10a752208471924b1583",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef9ff27cafe527e86f55b45",
        "transactionid" : 861278,
        "title" : "ARMv8-M Power management ",
        "products" : [ "Armv8-M" ],
        "date" : 1648718470000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100737:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718470888210426,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 131,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718463208,
        "syssize" : 131,
        "sysdate" : 1648718470000,
        "haslayout" : "1",
        "topparent" : "3706380",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706380,
        "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718470000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100737/0200/?lang=en",
        "modified" : 1636389520000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718470888210426,
        "uri" : "https://developer.arm.com/documentation/100737/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Power management",
      "Uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "Excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M"
    },
    "childResults" : [ {
      "title" : "ARMv8-M Power management",
      "uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2391,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARMv8-M Power management ",
        "document_number" : "100737",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "3706380",
        "sysurihash" : "zmNDq56dðL6J7eqD",
        "urihash" : "zmNDq56dðL6J7eqD",
        "sysuri" : "https://developer.arm.com/documentation/100737/0200/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593441987000,
        "topparentid" : 3706380,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593442087000,
        "sysconcepts" : "Power management ; ARMv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Power management ; ARMv8",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718470000,
        "permanentid" : "49b36dfc1760b65bfddfbfd904d8fdcf24e243da10a752208471924b1583",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef9ff27cafe527e86f55b45",
        "transactionid" : 861278,
        "title" : "ARMv8-M Power management ",
        "products" : [ "Armv8-M" ],
        "date" : 1648718470000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100737:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718470888210426,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 131,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718463208,
        "syssize" : 131,
        "sysdate" : 1648718470000,
        "haslayout" : "1",
        "topparent" : "3706380",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706380,
        "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718470000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100737/0200/?lang=en",
        "modified" : 1636389520000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718470888210426,
        "uri" : "https://developer.arm.com/documentation/100737/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Power management",
      "Uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "Excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARMv8-M Power management ",
      "document_number" : "100737",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "3706380",
      "sysauthor" : "Ian Fowler",
      "sysurihash" : "9t1sCnWOyB8Q6Yel",
      "urihash" : "9t1sCnWOyB8Q6Yel",
      "sysuri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
      "systransactionid" : 861279,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593441987000,
      "topparentid" : 3706380,
      "numberofpages" : 7,
      "sysconcepts" : "ARM ; sleep mode ; power management ; external event ; clocks ; exception entry ; WFE instruction ; data corruption ; Secure state ; sufficient priority ; Phase Locked Loop ; peripherals ; protection",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "syscompany" : "Arm",
      "attachmentparentid" : 3706380,
      "parentitem" : "5ef9ff27cafe527e86f55b45",
      "concepts" : "ARM ; sleep mode ; power management ; external event ; clocks ; exception entry ; WFE instruction ; data corruption ; Secure state ; sufficient priority ; Phase Locked Loop ; peripherals ; protection",
      "documenttype" : "pdf",
      "isattachment" : "3706380",
      "sysindexeddate" : 1648718473000,
      "permanentid" : "d8d6f5680aa98a79a0459831be5543167b4a96354e395713fb3ac97d850c",
      "syslanguage" : [ "English" ],
      "itemid" : "5ef9ff27cafe527e86f55b47",
      "transactionid" : 861279,
      "title" : "ARMv8-M Power management ",
      "date" : 1648718471000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100737:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718471361706460,
      "sysisattachment" : "3706380",
      "navigationhierarchiescontenttype" : "Guide",
      "company" : "Arm",
      "sysattachmentparentid" : 3706380,
      "size" : 617210,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718464974,
      "syssize" : 617210,
      "sysdate" : 1648718471000,
      "topparent" : "3706380",
      "author" : "Ian Fowler",
      "label_version" : "2.0",
      "systopparentid" : 3706380,
      "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
      "wordcount" : 519,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718473000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718471361706460,
      "uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARMv8-M Power management",
    "Uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "Excerpt" : "0100 ... 1.1 ... Contents ... ARMv8-M Power management ... 4 Sleep mode ... 5 Wait for interrupt ... 5 Wait for event ... 5 Sleep-on-exit ... 5 Wakeup from sleep mode ... 6 ... Page 3 of 7",
    "FirstSentences" : "Power management we CARMvc8t -UM sPero Guirde onne Version 0.1 management Version 2.0 Page 1 of 7 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100737_0200_en Revision ..."
  }, {
    "title" : "Related information",
    "uri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "clickUri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "excerpt" : "Related information Here are some resources related to the material in this guide: Arm architecture and ... Arm M-profile architecture Getting started with Arm Microcontroller resources ...",
    "firstSentences" : "Related information Here are some resources related to the material in this guide: Arm architecture and reference manuals Arm Community - Ask development questions and find articles and blogs on ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2391,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Explore an MCU-friendly face recognition model",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
      "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
      "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Explore an MCU-friendly face recognition model ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysurihash" : "f5aoqYNLR9zNk7lA",
        "urihash" : "f5aoqYNLR9zNk7lA",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627475192000,
        "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7d9c",
        "transactionid" : 861277,
        "title" : "Explore an MCU-friendly face recognition model ",
        "products" : [ "Machine Learning" ],
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402185162108,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1470,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718400544,
        "syssize" : 1470,
        "sysdate" : 1648718402000,
        "haslayout" : "1",
        "topparent" : "4709044",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102295/0100/?lang=en",
        "modified" : 1627475192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402185162108,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Explore an MCU-friendly face recognition model",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
      "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
      "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
    },
    "childResults" : [ {
      "title" : "Explore an MCU-friendly face recognition model",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "excerpt" : "Change ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
      "firstSentences" : "Explore an MCU-friendly face recognition model Issue 0100 Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. 102295_0100_00 Explore an MCU-friendly face ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2391,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore an MCU-friendly face recognition model",
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Explore an MCU-friendly face recognition model ",
          "document_number" : "102295",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4709044",
          "sysurihash" : "f5aoqYNLR9zNk7lA",
          "urihash" : "f5aoqYNLR9zNk7lA",
          "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1605798937000,
          "topparentid" : 4709044,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627475192000,
          "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718402000,
          "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
          "syslanguage" : [ "English" ],
          "itemid" : "61014cf89ebe3a7dbd3a7d9c",
          "transactionid" : 861277,
          "title" : "Explore an MCU-friendly face recognition model ",
          "products" : [ "Machine Learning" ],
          "date" : 1648718402000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102295:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718402185162108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1470,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718400544,
          "syssize" : 1470,
          "sysdate" : 1648718402000,
          "haslayout" : "1",
          "topparent" : "4709044",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709044,
          "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718402000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102295/0100/?lang=en",
          "modified" : 1627475192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718402185162108,
          "uri" : "https://developer.arm.com/documentation/102295/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Explore an MCU-friendly face recognition model",
        "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Explore an MCU-friendly face recognition model ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysauthor" : "Emily Blake",
        "sysurihash" : "LWfUWr2uINH8xhPR",
        "urihash" : "LWfUWr2uINH8xhPR",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "numberofpages" : 15,
        "sysconcepts" : "feature vector ; facial fingerprints ; recognition models ; neural network ; arm ; input resolutions ; memory ; quantization ; inferences ; written agreement ; classification ; celebrities ; provisions ; fixed-point ; post-training quantization ; calibration dataset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "syscompany" : "Arm Limited",
        "attachmentparentid" : 4709044,
        "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
        "concepts" : "feature vector ; facial fingerprints ; recognition models ; neural network ; arm ; input resolutions ; memory ; quantization ; inferences ; written agreement ; classification ; celebrities ; provisions ; fixed-point ; post-training quantization ; calibration dataset",
        "documenttype" : "pdf",
        "isattachment" : "4709044",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "77b77ac1094124653bc76bad171a41612e38a4f03e97c67f6de1a63c901f",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7da5",
        "transactionid" : 861277,
        "title" : "Explore an MCU-friendly face recognition model ",
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402510025839,
        "sysisattachment" : "4709044",
        "navigationhierarchiescontenttype" : "Guide",
        "company" : "Arm Limited",
        "sysattachmentparentid" : 4709044,
        "size" : 419407,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718401850,
        "syssize" : 419407,
        "sysdate" : 1648718402000,
        "topparent" : "4709044",
        "author" : "Emily Blake",
        "label_version" : "1.0",
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 873,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402510025839,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
        "syscollection" : "default"
      },
      "Title" : "Explore an MCU-friendly face recognition model",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61014cf89ebe3a7dbd3a7da5",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/pdf/102295_0100_00_Building_MCU_friendly_face_recognition.pdf",
      "Excerpt" : "Change ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
      "FirstSentences" : "Explore an MCU-friendly face recognition model Issue 0100 Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. 102295_0100_00 Explore an MCU-friendly face ..."
    }, {
      "title" : "What happens in an MCU face recognition model",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "clickUri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "excerpt" : "To get our model to produce good facial fingerprints, we train it on a classification task. ... What happens in an MCU face recognition model Machine Learning",
      "firstSentences" : "What happens in an MCU face recognition model In this section of the guide, we provide an explanation of what is happening in our facial recognition model. At the core of our model is a powerful ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2391,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore an MCU-friendly face recognition model",
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Explore an MCU-friendly face recognition model ",
          "document_number" : "102295",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4709044",
          "sysurihash" : "f5aoqYNLR9zNk7lA",
          "urihash" : "f5aoqYNLR9zNk7lA",
          "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1605798937000,
          "topparentid" : 4709044,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627475192000,
          "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718402000,
          "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
          "syslanguage" : [ "English" ],
          "itemid" : "61014cf89ebe3a7dbd3a7d9c",
          "transactionid" : 861277,
          "title" : "Explore an MCU-friendly face recognition model ",
          "products" : [ "Machine Learning" ],
          "date" : 1648718402000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102295:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718402185162108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1470,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718400544,
          "syssize" : 1470,
          "sysdate" : 1648718402000,
          "haslayout" : "1",
          "topparent" : "4709044",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709044,
          "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718402000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102295/0100/?lang=en",
          "modified" : 1627475192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718402185162108,
          "uri" : "https://developer.arm.com/documentation/102295/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Explore an MCU-friendly face recognition model",
        "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "What happens in an MCU face recognition model ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysurihash" : "KAsAYD43gC1STvbs",
        "urihash" : "KAsAYD43gC1STvbs",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627475192000,
        "sysconcepts" : "facial fingerprints ; database ; Cortex ; network ; feature vector ; celebrities ; images ; classification layer ; microcontroller-based device ; powerful convolutional ; ethnicities ; explanation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4709044,
        "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
        "concepts" : "facial fingerprints ; database ; Cortex ; network ; feature vector ; celebrities ; images ; classification layer ; microcontroller-based device ; powerful convolutional ; ethnicities ; explanation",
        "documenttype" : "html",
        "isattachment" : "4709044",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "edd2bbf060850c61f1239c78fe71001cbd17ab1d58ea0153cad96125cd04",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7d9e",
        "transactionid" : 861277,
        "title" : "What happens in an MCU face recognition model ",
        "products" : [ "Machine Learning" ],
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402521369731,
        "sysisattachment" : "4709044",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709044,
        "size" : 1971,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718400544,
        "syssize" : 1971,
        "sysdate" : 1648718402000,
        "haslayout" : "1",
        "topparent" : "4709044",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
        "modified" : 1627475192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402521369731,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
        "syscollection" : "default"
      },
      "Title" : "What happens in an MCU face recognition model",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "ClickUri" : "https://developer.arm.com/documentation/102295/0100/What-happens-in-an-MCU-face-recognition-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/What-happens-in-an-MCU-face-recognition-model",
      "Excerpt" : "To get our model to produce good facial fingerprints, we train it on a classification task. ... What happens in an MCU face recognition model Machine Learning",
      "FirstSentences" : "What happens in an MCU face recognition model In this section of the guide, we provide an explanation of what is happening in our facial recognition model. At the core of our model is a powerful ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "excerpt" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model.",
      "firstSentences" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model. Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2391,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore an MCU-friendly face recognition model",
        "uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "firstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Explore an MCU-friendly face recognition model ",
          "document_number" : "102295",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4709044",
          "sysurihash" : "f5aoqYNLR9zNk7lA",
          "urihash" : "f5aoqYNLR9zNk7lA",
          "sysuri" : "https://developer.arm.com/documentation/102295/0100/en",
          "systransactionid" : 861277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1605798937000,
          "topparentid" : 4709044,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627475192000,
          "sysconcepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "recognition models ; networks ; advances ; quantization ; latency ; cloud ; internet connections ; own problems ; performing inferences ; smartphone Automatically ; lives easier ; design considerations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718402000,
          "permanentid" : "62313a50b9c5a14019399036098044c8c7331c98ba852cb875047f1f2ddd",
          "syslanguage" : [ "English" ],
          "itemid" : "61014cf89ebe3a7dbd3a7d9c",
          "transactionid" : 861277,
          "title" : "Explore an MCU-friendly face recognition model ",
          "products" : [ "Machine Learning" ],
          "date" : 1648718402000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102295:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718402185162108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1470,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718400544,
          "syssize" : 1470,
          "sysdate" : 1648718402000,
          "haslayout" : "1",
          "topparent" : "4709044",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4709044,
          "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718402000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102295/0100/?lang=en",
          "modified" : 1627475192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718402185162108,
          "uri" : "https://developer.arm.com/documentation/102295/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Explore an MCU-friendly face recognition model",
        "Uri" : "https://developer.arm.com/documentation/102295/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102295/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en",
        "Excerpt" : "Overview This guide introduces some of the design considerations and best practices to consider when ... In recent years, facial recognition technology has become ubiquitous in daily life.",
        "FirstSentences" : "Overview This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model. In recent years, facial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102295",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4709044",
        "sysurihash" : "uNzKRu6gcq64XjT2",
        "urihash" : "uNzKRu6gcq64XjT2",
        "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
        "systransactionid" : 861277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1605798937000,
        "topparentid" : 4709044,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627475192000,
        "sysconcepts" : "recognition model ; MCU-friendly face ; Arm Developer ; TensorFlow Lite ; Arm-based devices ; microcontrollers ; How-to ; practices",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4709044,
        "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
        "concepts" : "recognition model ; MCU-friendly face ; Arm Developer ; TensorFlow Lite ; Arm-based devices ; microcontrollers ; How-to ; practices",
        "documenttype" : "html",
        "isattachment" : "4709044",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718402000,
        "permanentid" : "03c3c8b072cfe596b951e89eabb5d8b20c89c65d554962cc31b08d2ea7db",
        "syslanguage" : [ "English" ],
        "itemid" : "61014cf89ebe3a7dbd3a7da4",
        "transactionid" : 861277,
        "title" : "Next steps ",
        "products" : [ "Machine Learning" ],
        "date" : 1648718402000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102295:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718402463871493,
        "sysisattachment" : "4709044",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4709044,
        "size" : 435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718400544,
        "syssize" : 435,
        "sysdate" : 1648718402000,
        "haslayout" : "1",
        "topparent" : "4709044",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4709044,
        "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718402000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102295/0100/Next-steps?lang=en",
        "modified" : 1627475192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718402463871493,
        "uri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102295/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Next-steps",
      "Excerpt" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model.",
      "FirstSentences" : "Next steps This guide shows you the best practices for building an MCU-friendly face recognition model. You can use this guide to help you build an MCU-friendly face recognition model. Arm ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Related information ",
      "document_number" : "102295",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4709044",
      "sysurihash" : "ðBG4uM73vwzurevn",
      "urihash" : "ðBG4uM73vwzurevn",
      "sysuri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
      "systransactionid" : 861277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1605798937000,
      "topparentid" : 4709044,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627475192000,
      "sysconcepts" : "Arm Community ; find articles ; development questions ; Related information ; blogs ; resources",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
      "attachmentparentid" : 4709044,
      "parentitem" : "61014cf89ebe3a7dbd3a7d9c",
      "concepts" : "Arm Community ; find articles ; development questions ; Related information ; blogs ; resources",
      "documenttype" : "html",
      "isattachment" : "4709044",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718402000,
      "permanentid" : "389a88f3288f5894cb91ff2a7109fbc6283910e83611e2db2c1a720ef1de",
      "syslanguage" : [ "English" ],
      "itemid" : "61014cf89ebe3a7dbd3a7da3",
      "transactionid" : 861277,
      "title" : "Related information ",
      "products" : [ "Machine Learning" ],
      "date" : 1648718402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102295:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718402554113569,
      "sysisattachment" : "4709044",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4709044,
      "size" : 379,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718400544,
      "syssize" : 379,
      "sysdate" : 1648718402000,
      "haslayout" : "1",
      "topparent" : "4709044",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4709044,
      "content_description" : "This guide introduces some of the design considerations and best practices to consider when training and quantizing an MCU-friendly face recognition model.",
      "wordcount" : 40,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718402000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102295/0100/Related-information?lang=en",
      "modified" : 1627475192000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718402554113569,
      "uri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
      "syscollection" : "default"
    },
    "Title" : "Related information",
    "Uri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "PrintableUri" : "https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "ClickUri" : "https://developer.arm.com/documentation/102295/0100/Related-information?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102295/0100/en/Related-information",
    "Excerpt" : "Related information Here are some resources related to the material in this guide: Arm architecture and ... Arm M-profile architecture Getting started with Arm Microcontroller resources ...",
    "FirstSentences" : "Related information Here are some resources related to the material in this guide: Arm architecture and reference manuals Arm Community - Ask development questions and find articles and blogs on ..."
  }, {
    "title" : "AXI4 Protocol Bundle User Guide",
    "uri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed10954ca06a95ce53f8abc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... All rights reserved. ARM Limited. Company 02557590 registered in England. ... 3 ... 1 ... 2",
    "firstSentences" : "SoC Designer Plus Version 9.0.0 AXI4 Protocol Bundle User Guide Copyright© 2016 ARM Limited. All Rights Reserved ARM DUI 0955C Non-Confidential SoC Designer AXI4 Protocol Bundle User Guide",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2391,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AXI4 Protocol Bundle User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en",
      "excerpt" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "firstSentences" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AXI4 Protocol Bundle User Guide ",
        "document_number" : "dui0955",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "3685035",
        "sysurihash" : "6RdpBE5dfaZE5NRp",
        "urihash" : "6RdpBE5dfaZE5NRp",
        "sysuri" : "https://developer.arm.com/documentation/dui0955/c/en",
        "systransactionid" : 864274,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1479430861000,
        "topparentid" : 3685035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649149589000,
        "permanentid" : "cefb0aed2f578b2bbf536d1d95cb40fe523dab7f822a8ff0b68ded29333d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10954ca06a95ce53f8ab9",
        "transactionid" : 864274,
        "title" : "AXI4 Protocol Bundle User Guide ",
        "products" : [ "AXI" ],
        "date" : 1649149589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0955:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149589833234881,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 141,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149297124,
        "syssize" : 141,
        "sysdate" : 1649149589000,
        "haslayout" : "1",
        "topparent" : "3685035",
        "label_version" : "9.0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3685035,
        "content_description" : "This is the user guide for the SoC Designer AXI4 Protocol Bundle. This protocol bundle contains SoC Designer components, probes, and the transaction port interfaces for the ARM AXI4 protocol (includes support for AMBA4 AXI).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0955/c/?lang=en",
        "modified" : 1642178788000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149589833234881,
        "uri" : "https://developer.arm.com/documentation/dui0955/c/en",
        "syscollection" : "default"
      },
      "Title" : "AXI4 Protocol Bundle User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en",
      "Excerpt" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "FirstSentences" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI"
    },
    "childResults" : [ {
      "title" : "AXI4 Protocol Bundle User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en",
      "excerpt" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "firstSentences" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2391,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AXI4 Protocol Bundle User Guide ",
        "document_number" : "dui0955",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "3685035",
        "sysurihash" : "6RdpBE5dfaZE5NRp",
        "urihash" : "6RdpBE5dfaZE5NRp",
        "sysuri" : "https://developer.arm.com/documentation/dui0955/c/en",
        "systransactionid" : 864274,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1479430861000,
        "topparentid" : 3685035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649149589000,
        "permanentid" : "cefb0aed2f578b2bbf536d1d95cb40fe523dab7f822a8ff0b68ded29333d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed10954ca06a95ce53f8ab9",
        "transactionid" : 864274,
        "title" : "AXI4 Protocol Bundle User Guide ",
        "products" : [ "AXI" ],
        "date" : 1649149589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0955:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149589833234881,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 141,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149297124,
        "syssize" : 141,
        "sysdate" : 1649149589000,
        "haslayout" : "1",
        "topparent" : "3685035",
        "label_version" : "9.0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3685035,
        "content_description" : "This is the user guide for the SoC Designer AXI4 Protocol Bundle. This protocol bundle contains SoC Designer components, probes, and the transaction port interfaces for the ARM AXI4 protocol (includes support for AMBA4 AXI).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0955/c/?lang=en",
        "modified" : 1642178788000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149589833234881,
        "uri" : "https://developer.arm.com/documentation/dui0955/c/en",
        "syscollection" : "default"
      },
      "Title" : "AXI4 Protocol Bundle User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0955/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0955/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en",
      "Excerpt" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI",
      "FirstSentences" : "AXI4 Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. AXI4 Protocol Bundle User Guide AXI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AXI4 Protocol Bundle User Guide ",
      "document_number" : "dui0955",
      "document_version" : "c",
      "content_type" : "guide",
      "systopparent" : "3685035",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "2hFf6V6HGdvlZJ8c",
      "urihash" : "2hFf6V6HGdvlZJ8c",
      "sysuri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
      "keywords" : "AXI4, Protocol Bundle, MxAXI4",
      "systransactionid" : 864274,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1479430861000,
      "topparentid" : 3685035,
      "numberofpages" : 46,
      "sysconcepts" : "transactions ; data bus ; channels ; supporting ; AXI4 ; protocol variant ; Designer Canvas ; driveTransactionCB ; ports ; AXI4 ports ; arm ; read transaction ; delay ; written agreement ; export laws ; provisions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 3685035,
      "parentitem" : "5ed10954ca06a95ce53f8ab9",
      "concepts" : "transactions ; data bus ; channels ; supporting ; AXI4 ; protocol variant ; Designer Canvas ; driveTransactionCB ; ports ; AXI4 ports ; arm ; read transaction ; delay ; written agreement ; export laws ; provisions",
      "documenttype" : "pdf",
      "isattachment" : "3685035",
      "sysindexeddate" : 1649149592000,
      "permanentid" : "58efcb68ce16379bf25549e25d4a25ed4c41f98332090c0f1adee566e94a",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed10954ca06a95ce53f8abc",
      "transactionid" : 864274,
      "title" : "AXI4 Protocol Bundle User Guide ",
      "subject" : "AXI4 Protocol Bundle User Guide",
      "date" : 1649149591000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0955:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149591926571091,
      "sysisattachment" : "3685035",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3685035,
      "size" : 1142697,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed10954ca06a95ce53f8abc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149298649,
      "syssubject" : "AXI4 Protocol Bundle User Guide",
      "syssize" : 1142697,
      "sysdate" : 1649149591000,
      "topparent" : "3685035",
      "author" : "ARM Limited",
      "label_version" : "9.0.0",
      "systopparentid" : 3685035,
      "content_description" : "This is the user guide for the SoC Designer AXI4 Protocol Bundle. This protocol bundle contains SoC Designer components, probes, and the transaction port interfaces for the ARM AXI4 protocol (includes support for AMBA4 AXI).",
      "wordcount" : 1258,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149592000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed10954ca06a95ce53f8abc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149591926571091,
      "uri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "AXI4 Protocol Bundle User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed10954ca06a95ce53f8abc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0955/c/en/pdf/cycle_models_AXI4_Protocol_Guide_v9_0_0_DUI0955C_en.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... All rights reserved. ARM Limited. Company 02557590 registered in England. ... 3 ... 1 ... 2",
    "FirstSentences" : "SoC Designer Plus Version 9.0.0 AXI4 Protocol Bundle User Guide Copyright© 2016 ARM Limited. All Rights Reserved ARM DUI 0955C Non-Confidential SoC Designer AXI4 Protocol Bundle User Guide"
  }, {
    "title" : "Arm Cortex-X1C Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 (LES-PRE-20349)",
    "firstSentences" : "Arm® Cortex®-X1C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101968_0002_04_en Arm® Cortex®-X1C Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1C Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "M1f4Ydk8KosWgSNu",
        "urihash" : "M1f4Ydk8KosWgSNu",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317543000,
        "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5283e60c5c768e2de9",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317543000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317543319660332,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4796,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 4796,
        "sysdate" : 1656317543000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317543000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317543319660332,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Use of R15 by Instruction",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "firstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the value used by the load or store using R15 as a base register is the Program Counter (PC) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Use of R15 by Instruction ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "Ik7xxMzjKcgP9dsT",
        "urihash" : "Ik7xxMzjKcgP9dsT",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "use of R15 ; instructions ; store ; load ; Writeback ; X1C core ; word alignment ; usual offset ; Program Counter",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "use of R15 ; instructions ; store ; load ; Writeback ; X1C core ; word alignment ; usual offset ; Program Counter",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "f133f91e8ff5a9edaf6dd96c7da38fa1392e19a31457e2391617f91446c1",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fd6",
        "transactionid" : 909525,
        "title" : "Use of R15 by Instruction ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317545000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545074517644,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 611,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 611,
        "sysdate" : 1656317545000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545074517644,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
        "syscollection" : "default"
      },
      "Title" : "Use of R15 by Instruction",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Use-of-R15-by-Instruction",
      "Excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "FirstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is UNPREDICTABLE, the value used by the load or store using R15 as a base register is the Program Counter (PC) ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "caAZuyApAIEEDKIa",
        "urihash" : "caAZuyApAIEEDKIa",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "75dffc470ca09c1dfe627c227d1dd604fe7ddb50ff556d354e9bfc5e7f31",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fda",
        "transactionid" : 909525,
        "title" : "Revisions ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317545000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545038937465,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 160,
        "sysdate" : 1656317545000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Revisions?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545038937465,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-X1C"
    }, {
      "title" : "Load/Store accesses crossing page boundaries",
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "printableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "clickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for ... Crossing a page boundary with different memory types or shareability attributes The Arm ...",
      "firstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "document_number" : "101968",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4839682",
          "sysurihash" : "M1f4Ydk8KosWgSNu",
          "urihash" : "M1f4Ydk8KosWgSNu",
          "sysuri" : "https://developer.arm.com/documentation/101968/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4839682,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637080402000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317543000,
          "permanentid" : "1c95249684e228a7830de0977176e734290f4a0c81872f1463a93cc7fd80",
          "syslanguage" : [ "English" ],
          "itemid" : "6193dd5283e60c5c768e2de9",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317543000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101968:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317543319660332,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317530573,
          "syssize" : 4796,
          "sysdate" : 1656317543000,
          "haslayout" : "1",
          "topparent" : "4839682",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4839682,
          "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317543000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101968/0002/?lang=en",
          "modified" : 1637080402000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317543319660332,
          "uri" : "https://developer.arm.com/documentation/101968/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101968/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101968/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Load/Store accesses crossing page boundaries ",
        "document_number" : "101968",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4839682",
        "sysurihash" : "IW9jpxLSzYfKP1nW",
        "urihash" : "IW9jpxLSzYfKP1nW",
        "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4839682,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637080402000,
        "sysconcepts" : "memory types ; boundaries ; accesses ; loads ; stores ; Manual Armv8 ; X1C core ; shareability ; alignment fault",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4839682,
        "parentitem" : "6193dd5283e60c5c768e2de9",
        "concepts" : "memory types ; boundaries ; accesses ; loads ; stores ; Manual Armv8 ; X1C core ; shareability ; alignment fault",
        "documenttype" : "html",
        "isattachment" : "4839682",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317545000,
        "permanentid" : "3e4ad9c1ce3a8206a521f4df628f7612d1f040a34f77cb4d1335138dba85",
        "syslanguage" : [ "English" ],
        "itemid" : "6193dd5883e60c5c768e2fd7",
        "transactionid" : 909525,
        "title" : "Load/Store accesses crossing page boundaries ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101968:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317545000796466,
        "sysisattachment" : "4839682",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4839682,
        "size" : 1525,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317530573,
        "syssize" : 1525,
        "sysdate" : 1656317544000,
        "haslayout" : "1",
        "topparent" : "4839682",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4839682,
        "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317545000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
        "modified" : 1637080402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317545000796466,
        "uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
        "syscollection" : "default"
      },
      "Title" : "Load/Store accesses crossing page boundaries",
      "Uri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "ClickUri" : "https://developer.arm.com/documentation/101968/0002/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/Appendices/Cortex-X1C-Core-AArch32-UNPREDICTABLE-behaviors/Load-Store-accesses-crossing-page-boundaries",
      "Excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for ... Crossing a page boundary with different memory types or shareability attributes The Arm ...",
      "FirstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex -X1C core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ..."
    } ],
    "totalNumberOfChildResults" : 379,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-X1C Core Technical Reference Manual ",
      "document_number" : "101968",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4839682",
      "sysauthor" : "ARM",
      "sysurihash" : "y2jOH7DLEoJPwq0M",
      "urihash" : "y2jOH7DLEoJPwq0M",
      "sysuri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1, Cortex-X1C",
      "systransactionid" : 909525,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4839682,
      "numberofpages" : 704,
      "sysconcepts" : "registers ; instructions ; EL1 ; configuration notes ; interfaces ; functional groups ; arm ; X1C cores ; reset ; Exception level ; cores ; Reference Manual Armv8 ; translations ; trace unit ; ID ; EL2",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
      "attachmentparentid" : 4839682,
      "parentitem" : "6193dd5283e60c5c768e2de9",
      "concepts" : "registers ; instructions ; EL1 ; configuration notes ; interfaces ; functional groups ; arm ; X1C cores ; reset ; Exception level ; cores ; Reference Manual Armv8 ; translations ; trace unit ; ID ; EL2",
      "documenttype" : "pdf",
      "isattachment" : "4839682",
      "sysindexeddate" : 1656317547000,
      "permanentid" : "4410f0409efbc466f0643242f4c5515c7ec98115d4809e279897d04fc680",
      "syslanguage" : [ "English" ],
      "itemid" : "6193dd5883e60c5c768e3021",
      "transactionid" : 909525,
      "title" : "Arm Cortex-X1C Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1656317546000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101968:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656317546643220433,
      "sysisattachment" : "4839682",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4839682,
      "size" : 2848275,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656317536230,
      "syssubject" : "This Technical Reference Manual is for the Cortex®-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2848275,
      "sysdate" : 1656317546000,
      "topparent" : "4839682",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4839682,
      "content_description" : "This Technical Reference Manual is for the Cortex-X1C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5476,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656317547000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656317546643220433,
      "uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X1C Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193dd5883e60c5c768e3021",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101968/0002/en/pdf/arm_cortex_x1c_core_trm_101968_0002_04_en.pdf",
    "Excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 (LES-PRE-20349)",
    "FirstSentences" : "Arm® Cortex®-X1C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101968_0002_04_en Arm® Cortex®-X1C Core Technical ..."
  }, {
    "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "firstSentences" : "Arm® Cortex®-X1C Core Cryptographic Extension Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101970_0002_04_en Arm® Cortex®- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2377,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "6hzDðOWSITññBQ3w",
        "urihash" : "6hzDðOWSITññBQ3w",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a8014",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539345084915,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4844,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 4844,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539345084915,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "6hzDðOWSITññBQ3w",
        "urihash" : "6hzDðOWSITññBQ3w",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a8014",
        "transactionid" : 909525,
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539345084915,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4844,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 4844,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539345084915,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Identifying the Cryptographic instructions implemented",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "firstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101970",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4840184",
          "sysurihash" : "6hzDðOWSITññBQ3w",
          "urihash" : "6hzDðOWSITññBQ3w",
          "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4840184,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637074958000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317539000,
          "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c80ef45f0b1fbf3a8014",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317539000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101970:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317539345084915,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4844,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317519200,
          "syssize" : 4844,
          "sysdate" : 1656317539000,
          "haslayout" : "1",
          "topparent" : "4840184",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4840184,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317539000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101970/0002/?lang=en",
          "modified" : 1637074958000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317539345084915,
          "uri" : "https://developer.arm.com/documentation/101970/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Identifying the Cryptographic instructions implemented ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "1l4MAokYiOUqGvKJ",
        "urihash" : "1l4MAokYiOUqGvKJ",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "Cryptographic instructions ; implemented Software ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4840184,
        "parentitem" : "6193c80ef45f0b1fbf3a8014",
        "concepts" : "Cryptographic instructions ; implemented Software ; registers",
        "documenttype" : "html",
        "isattachment" : "4840184",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "416959e4045eb64863ebefcbe66f959d3b23f8ab3d9f82dd5f0f815b2d7c",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a801d",
        "transactionid" : 909525,
        "title" : "Identifying the Cryptographic instructions implemented ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539300048609,
        "sysisattachment" : "4840184",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4840184,
        "size" : 335,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 335,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539300048609,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "syscollection" : "default"
      },
      "Title" : "Identifying the Cryptographic instructions implemented",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "Excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "FirstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary Cortex-X1C",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2377,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101970",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4840184",
          "sysurihash" : "6hzDðOWSITññBQ3w",
          "urihash" : "6hzDðOWSITññBQ3w",
          "sysuri" : "https://developer.arm.com/documentation/101970/0002/en",
          "systransactionid" : 909525,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4840184,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637074958000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656317539000,
          "permanentid" : "03dd90a198d8662b920926c87b8e5879353cda38e4087ec6575d20cb8ffa",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c80ef45f0b1fbf3a8014",
          "transactionid" : 909525,
          "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1C" ],
          "date" : 1656317539000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101970:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656317539345084915,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4844,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656317519200,
          "syssize" : 4844,
          "sysdate" : 1656317539000,
          "haslayout" : "1",
          "topparent" : "4840184",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4840184,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656317539000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101970/0002/?lang=en",
          "modified" : 1637074958000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656317539345084915,
          "uri" : "https://developer.arm.com/documentation/101970/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101970/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101970/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101970",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4840184",
        "sysurihash" : "gQlTwKMZAZscnNKl",
        "urihash" : "gQlTwKMZAZscnNKl",
        "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
        "systransactionid" : 909525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4840184,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637074958000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
        "attachmentparentid" : 4840184,
        "parentitem" : "6193c80ef45f0b1fbf3a8014",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4840184",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656317539000,
        "permanentid" : "3eb2f35489a2e4de5f5874ed851164c729b64a5f8f6bde08acb17bf6fce0",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c80ef45f0b1fbf3a801f",
        "transactionid" : 909525,
        "title" : "Register summary ",
        "products" : [ "Cortex-X1C" ],
        "date" : 1656317539000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101970:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656317539263368760,
        "sysisattachment" : "4840184",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4840184,
        "size" : 577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656317519200,
        "syssize" : 577,
        "sysdate" : 1656317539000,
        "haslayout" : "1",
        "topparent" : "4840184",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4840184,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656317539000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101970/0002/Register-descriptions/Register-summary?lang=en",
        "modified" : 1637074958000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656317539263368760,
        "uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101970/0002/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary Cortex-X1C",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101970",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4840184",
      "sysauthor" : "ARM",
      "sysurihash" : "SWFzfpNUi36cR7Se",
      "urihash" : "SWFzfpNUi36cR7Se",
      "sysuri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1, Cortex-X1C",
      "systransactionid" : 909525,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4840184,
      "numberofpages" : 21,
      "sysconcepts" : "Cryptographic Extension ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; monospace ; provisions ; Adobe Acrobat ; active-LOW ; functionality ; conflicting ; acceptance ; applications ; implementations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe", "5fbba16fcd74e712c449725d|61927d1d96e3542b18f436fe" ],
      "attachmentparentid" : 4840184,
      "parentitem" : "6193c80ef45f0b1fbf3a8014",
      "concepts" : "Cryptographic Extension ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; monospace ; provisions ; Adobe Acrobat ; active-LOW ; functionality ; conflicting ; acceptance ; applications ; implementations",
      "documenttype" : "pdf",
      "isattachment" : "4840184",
      "sysindexeddate" : 1656317539000,
      "permanentid" : "bc002ccc1d7e7b14b6c85df13c05e0d65b0bd773e48920e6dcb57d8170dd",
      "syslanguage" : [ "English" ],
      "itemid" : "6193c80ef45f0b1fbf3a8025",
      "transactionid" : 909525,
      "title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1656317539000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101970:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656317539584297524,
      "sysisattachment" : "4840184",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4840184,
      "size" : 384731,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656317521743,
      "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 384731,
      "sysdate" : 1656317539000,
      "topparent" : "4840184",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4840184,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-X1C core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 728,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1C", "Cortex-X|Cortex-X1C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656317539000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656317539584297524,
      "uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X1C Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193c80ef45f0b1fbf3a8025",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101970/0002/en/pdf/arm_cortex_x1c_core_crypto_trm_101970_0002_04_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "FirstSentences" : "Arm® Cortex®-X1C Core Cryptographic Extension Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101970_0002_04_en Arm® Cortex®- ..."
  }, {
    "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2017, 2018 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreLink™ GFC-100 Generic Flash Controller Revision: r0p0 Technical Reference Manual Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 101059_0000_02_en Arm® CoreLink ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
      "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "f87GgXuBE41PRzwP",
        "urihash" : "f87GgXuBE41PRzwP",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483954000,
        "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bc1",
        "transactionid" : 893907,
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483954000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483954817400081,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4324,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 4324,
        "sysdate" : 1653483954000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483954000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483954817400081,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
      "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Clocking",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "excerpt" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run ...",
      "firstSentences" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run on the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocking ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "XvkWbzt4pKm6SrI5",
        "urihash" : "XvkWbzt4pKm6SrI5",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "interfaces ; clock ; synchronizers ; AHB-Lite slave ; APB",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "interfaces ; clock ; synchronizers ; AHB-Lite slave ; APB",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "99b4d581e4f9a004c7c4965df6205555550cd1269da1eb09c091c92259bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bee",
        "transactionid" : 893907,
        "title" : "Clocking ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955541262603,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 394,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 394,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/clocking?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955541262603,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
        "syscollection" : "default"
      },
      "Title" : "Clocking",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/clocking",
      "Excerpt" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run ...",
      "FirstSentences" : "Clocking GFC-100 has a single clock domain, that is used for clocking all internal registers. Synchronous interfaces The GFC-100 AHB-Lite slave, APB, and GFB interfaces are expected to run on the ..."
    }, {
      "title" : "Generic Flash Bus arbiter",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "excerpt" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave ... A simple grant-request mechanism selects the appropriate port.",
      "firstSentences" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave interface, and forwards them to the Generic Flash Bus. A simple grant-request ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Generic Flash Bus arbiter ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "JcLQJjxNJIFI9hFY",
        "urihash" : "JcLQJjxNJIFI9hFY",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "slave ports ; arbitration scheme ; Flash Bus ; requests ; transfers ; arbiter ; grant-request mechanism ; busy",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "slave ports ; arbitration scheme ; Flash Bus ; requests ; transfers ; arbiter ; grant-request mechanism ; busy",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "ca20bdc92470ddf66407dc2a15b68c9968568492793db970a14fe528bd9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72bf2",
        "transactionid" : 893907,
        "title" : "Generic Flash Bus arbiter ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955495757482,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 854,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 854,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955495757482,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
        "syscollection" : "default"
      },
      "Title" : "Generic Flash Bus arbiter",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/generic-flash-bus-arbiter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/generic-flash-bus-arbiter",
      "Excerpt" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave ... A simple grant-request mechanism selects the appropriate port.",
      "FirstSentences" : "Generic Flash Bus arbiter The GFB arbiter selects requests from either the AHB-Lite slave interface, or the APB slave interface, and forwards them to the Generic Flash Bus. A simple grant-request ..."
    }, {
      "title" : "APB master interface",
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "printableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "clickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "excerpt" : "APB master interface The APB master interface is a control port for any registers that are connected ... Address width The address width is 12 bits, and allows access to a 4KB address space.",
      "firstSentences" : "APB master interface The APB master interface is a control port for any registers that are connected externally that control the behavior of the process-specific part. Address width The address ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "firstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "document_number" : "101059",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464641",
          "sysurihash" : "f87GgXuBE41PRzwP",
          "urihash" : "f87GgXuBE41PRzwP",
          "sysuri" : "https://developer.arm.com/documentation/101059/0000/en",
          "systransactionid" : 893907,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1539104245000,
          "topparentid" : 3464641,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585759676000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653483954000,
          "permanentid" : "0fe2e481c66c0f378acd1e47ba600ad117b70eede06203e1bf266db71612",
          "syslanguage" : [ "English" ],
          "itemid" : "5e84c5bca57aac7b03f72bc1",
          "transactionid" : 893907,
          "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
          "products" : [ "CoreLink GFC-100" ],
          "date" : 1653483954000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101059:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653483954817400081,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4324,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653483869217,
          "syssize" : 4324,
          "sysdate" : 1653483954000,
          "haslayout" : "1",
          "topparent" : "3464641",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464641,
          "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653483954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101059/0000/?lang=en",
          "modified" : 1636541488000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653483954817400081,
          "uri" : "https://developer.arm.com/documentation/101059/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101059/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101059/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink GFC-100 Generic Flash Controller ...",
        "FirstSentences" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual Copyright 2017, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB master interface ",
        "document_number" : "101059",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464641",
        "sysurihash" : "gCxpgsljðC4uMgH3",
        "urihash" : "gCxpgsljðC4uMgH3",
        "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
        "systransactionid" : 893907,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1539104245000,
        "topparentid" : 3464641,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585759676000,
        "sysconcepts" : "master interface ; strobe signal ; accesses ; responses ; registers ; implementation-dependent ; behavior of the process-specific ; drives",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
        "attachmentparentid" : 3464641,
        "parentitem" : "5e84c5bca57aac7b03f72bc1",
        "concepts" : "master interface ; strobe signal ; accesses ; responses ; registers ; implementation-dependent ; behavior of the process-specific ; drives",
        "documenttype" : "html",
        "isattachment" : "3464641",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653483955000,
        "permanentid" : "7025740d7e64dfd2ab98ebf079a54d3a5850a53a195eba96e34e9458dd2e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e84c5bca57aac7b03f72be4",
        "transactionid" : 893907,
        "title" : "APB master interface ",
        "products" : [ "CoreLink GFC-100" ],
        "date" : 1653483955000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101059:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653483955378308031,
        "sysisattachment" : "3464641",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464641,
        "size" : 965,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653483869217,
        "syssize" : 965,
        "sysdate" : 1653483955000,
        "haslayout" : "1",
        "topparent" : "3464641",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464641,
        "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653483955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
        "modified" : 1636541488000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653483955378308031,
        "uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
        "syscollection" : "default"
      },
      "Title" : "APB master interface",
      "Uri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101059/0000/functional-description/interfaces/apb-master-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/functional-description/interfaces/apb-master-interface",
      "Excerpt" : "APB master interface The APB master interface is a control port for any registers that are connected ... Address width The address width is 12 bits, and allows access to a 4KB address space.",
      "FirstSentences" : "APB master interface The APB master interface is a control port for any registers that are connected externally that control the behavior of the process-specific part. Address width The address ..."
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
      "document_number" : "101059",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3464641",
      "sysauthor" : "ARM",
      "sysurihash" : "tS4bZdYezFpfTstk",
      "urihash" : "tS4bZdYezFpfTstk",
      "sysuri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
      "keywords" : "system ip, controllers",
      "systransactionid" : 893907,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1539104245000,
      "topparentid" : 3464641,
      "numberofpages" : 66,
      "sysconcepts" : "signals ; interfaces ; configuration ; commands ; registers ; extended areas ; slave interfaces ; error response ; IRQ ; usage constraints ; assignments ; embedded Flash ; Flash controller ; eFlash macros ; documentation ; arm",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238" ],
      "attachmentparentid" : 3464641,
      "parentitem" : "5e84c5bca57aac7b03f72bc1",
      "concepts" : "signals ; interfaces ; configuration ; commands ; registers ; extended areas ; slave interfaces ; error response ; IRQ ; usage constraints ; assignments ; embedded Flash ; Flash controller ; eFlash macros ; documentation ; arm",
      "documenttype" : "pdf",
      "isattachment" : "3464641",
      "sysindexeddate" : 1653483956000,
      "permanentid" : "069c89f8e83504d6b5915813b04b0cb7ee863a052049ec1f7dbbb1f94342",
      "syslanguage" : [ "English" ],
      "itemid" : "5e84c5bda57aac7b03f72c8d",
      "transactionid" : 893907,
      "title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual ",
      "subject" : "This book is for the GFC-100 Generic Flash Controller.",
      "date" : 1653483955000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101059:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653483955945279029,
      "sysisattachment" : "3464641",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3464641,
      "size" : 605739,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653483872030,
      "syssubject" : "This book is for the GFC-100 Generic Flash Controller.",
      "syssize" : 605739,
      "sysdate" : 1653483955000,
      "topparent" : "3464641",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3464641,
      "content_description" : "This book is for the GFC-100 Generic Flash Controller.",
      "wordcount" : 1390,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653483956000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653483955945279029,
      "uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GFC-100 Generic Flash Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e84c5bda57aac7b03f72c8d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101059/0000/en/pdf/corelink_gfc100_generic_flash_controller_technical_reference_manual_101059_0000_02_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2017, 2018 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreLink™ GFC-100 Generic Flash Controller Revision: r0p0 Technical Reference Manual Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 101059_0000_02_en Arm® CoreLink ..."
  }, {
    "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Please follow Arm’s trademark usage guidelines at ... http://www.arm.com/company/policies/trademarks.",
    "firstSentences" : "Arm CoreLink SSE-100 Subsystem Revision: r0p1 Technical Reference Manual Copyright © 2015-2017 Arm Limited (or its affiliates). All rights reserved. ARM DDI 0551C (ID121117) ARM DDI 0551C ID121117",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "whZYcEUbZKJa7NsH",
        "urihash" : "whZYcEUbZKJa7NsH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a06fb1a7c5445f290cea",
        "transactionid" : 872609,
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792232452843,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 4095,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 274,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792232452843,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    },
    "childResults" : [ {
      "title" : "AHB and APB expansion",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "excerpt" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it ...",
      "firstSentences" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it is expected ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "document_number" : "ddi0551",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4956637",
          "sysurihash" : "whZYcEUbZKJa7NsH",
          "urihash" : "whZYcEUbZKJa7NsH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "systransactionid" : 872609,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1512994292000,
          "topparentid" : 4956637,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604558959000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650451792000,
          "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa3a06fb1a7c5445f290cea",
          "transactionid" : 872609,
          "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "products" : [ "CoreLink SSE-100 Subsystem" ],
          "date" : 1650451792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0551:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650451792232452843,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4095,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451790291,
          "syssize" : 4095,
          "sysdate" : 1650451792000,
          "haslayout" : "1",
          "topparent" : "4956637",
          "label_version" : "r0p1 (C)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4956637,
          "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650451792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0551/c/?lang=en",
          "modified" : 1643123303000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650451792232452843,
          "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB and APB expansion ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "mJjZvSMUðzxQMexv",
        "urihash" : "mJjZvSMUðzxQMexv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "APB expansion ; AHB ; unused ports ; bus structure ; connections",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "attachmentparentid" : 4956637,
        "parentitem" : "5fa3a06fb1a7c5445f290cea",
        "concepts" : "APB expansion ; AHB ; unused ports ; bus structure ; connections",
        "documenttype" : "html",
        "isattachment" : "4956637",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "f8f119c2b3671bc5fcca63c1eda35be315456cd0f98d3e37f9856439df7a",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a070b1a7c5445f290d67",
        "transactionid" : 872609,
        "title" : "AHB and APB expansion ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792458439231,
        "sysisattachment" : "4956637",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4956637,
        "size" : 308,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 308,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792458439231,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
        "syscollection" : "default"
      },
      "Title" : "AHB and APB expansion",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/Functional-description/AHB-and-APB-expansion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Functional-description/AHB-and-APB-expansion",
      "Excerpt" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it ...",
      "FirstSentences" : "AHB and APB expansion The following figure shows the AHB and APB bus structure. Figure 2.6. AHB and APB expansion buses The APB and AHB tie off connections are for unused ports, and it is expected ..."
    }, {
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "whZYcEUbZKJa7NsH",
        "urihash" : "whZYcEUbZKJa7NsH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a06fb1a7c5445f290cea",
        "transactionid" : 872609,
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792232452843,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790291,
        "syssize" : 4095,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 274,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792232452843,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
      "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    }, {
      "title" : "Features of the SSE-100",
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "excerpt" : "Static memory (configurable as one to four 32KB banks) is provided in the example ... Configurable privileged access mode. ... LL firmware up to the Host Controller Interface (HCI).",
      "firstSentences" : "Features of the SSE-100 The SSE-100 contains the following components: A Cortex-M3 processor: Bit-banding enables using standard instructions to read or modify of individual bits. The default ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "firstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "document_number" : "ddi0551",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4956637",
          "sysurihash" : "whZYcEUbZKJa7NsH",
          "urihash" : "whZYcEUbZKJa7NsH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "systransactionid" : 872609,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1512994292000,
          "topparentid" : 4956637,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604558959000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650451792000,
          "permanentid" : "c1091c4ad2d575f57222d0aa7e3a7c2d843dea8339ecafcf358b61fe1343",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa3a06fb1a7c5445f290cea",
          "transactionid" : 872609,
          "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
          "products" : [ "CoreLink SSE-100 Subsystem" ],
          "date" : 1650451792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0551:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650451792232452843,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4095,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451790291,
          "syssize" : 4095,
          "sysdate" : 1650451792000,
          "haslayout" : "1",
          "topparent" : "4956637",
          "label_version" : "r0p1 (C)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4956637,
          "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 274,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650451792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0551/c/?lang=en",
          "modified" : 1643123303000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650451792232452843,
          "uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 13 November 2015 First release for r0p0 Revision B 13 ...",
        "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual Copyright 2015-2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Features of the SSE-100 ",
        "document_number" : "ddi0551",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4956637",
        "sysurihash" : "a7MaxmY3sEDt1rgI",
        "urihash" : "a7MaxmY3sEDt1rgI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
        "systransactionid" : 872609,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1512994292000,
        "topparentid" : 4956637,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604558959000,
        "sysconcepts" : "SSE ; instructions ; Integrated eFlash ; expansion ports ; cache ; memory ; peripherals ; timers ; customized software ; Bluetooth solution ; external clock ; TIMERnEXTIN signal ; address space ; M3 processor ; high-performance ; Bit-banding",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
        "attachmentparentid" : 4956637,
        "parentitem" : "5fa3a06fb1a7c5445f290cea",
        "concepts" : "SSE ; instructions ; Integrated eFlash ; expansion ports ; cache ; memory ; peripherals ; timers ; customized software ; Bluetooth solution ; external clock ; TIMERnEXTIN signal ; address space ; M3 processor ; high-performance ; Bit-banding",
        "documenttype" : "html",
        "isattachment" : "4956637",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650451792000,
        "permanentid" : "13dc77c0497753ecef9f9caebdd55309522cb0c0d15d30136a55f22ef2e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa3a070b1a7c5445f290d25",
        "transactionid" : 872609,
        "title" : "Features of the SSE-100 ",
        "products" : [ "CoreLink SSE-100 Subsystem" ],
        "date" : 1650451792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0551:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650451792225121725,
        "sysisattachment" : "4956637",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4956637,
        "size" : 3151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451790261,
        "syssize" : 3151,
        "sysdate" : 1650451792000,
        "haslayout" : "1",
        "topparent" : "4956637",
        "label_version" : "r0p1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956637,
        "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650451792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
        "modified" : 1643123303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650451792225121725,
        "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
        "syscollection" : "default"
      },
      "Title" : "Features of the SSE-100",
      "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0551/c/Introduction/Features-of-the-SSE-100?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/Introduction/Features-of-the-SSE-100",
      "Excerpt" : "Static memory (configurable as one to four 32KB banks) is provided in the example ... Configurable privileged access mode. ... LL firmware up to the Host Controller Interface (HCI).",
      "FirstSentences" : "Features of the SSE-100 The SSE-100 contains the following components: A Cortex-M3 processor: Bit-banding enables using standard instructions to read or modify of individual bits. The default ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
      "document_number" : "ddi0551",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4956637",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ChtAaqUAedUUrSCR",
      "urihash" : "ChtAaqUAedUUrSCR",
      "sysuri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
      "keywords" : "Cortex-M3, CoreLink SSE-100 Subsystem",
      "systransactionid" : 872609,
      "copyright" : "Copyright ©€2015-2017 Arm Limited (or its affiliates). All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1512994292000,
      "topparentid" : 4956637,
      "numberofpages" : 90,
      "sysconcepts" : "eFlash controller ; SSE ; implementations ; signals ; instructions ; clocks ; configuration ; peripherals ; synchronizers ; subsystem ; system designer ; ports ; registers ; interfaces ; Arm Infocenter ; documentation",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2691", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2691" ],
      "attachmentparentid" : 4956637,
      "parentitem" : "5fa3a06fb1a7c5445f290cea",
      "concepts" : "eFlash controller ; SSE ; implementations ; signals ; instructions ; clocks ; configuration ; peripherals ; synchronizers ; subsystem ; system designer ; ports ; registers ; interfaces ; Arm Infocenter ; documentation",
      "documenttype" : "pdf",
      "isattachment" : "4956637",
      "sysindexeddate" : 1650451794000,
      "permanentid" : "ff9b3de6232c1dbcec9a8537f023e3f198e23da446b947429c5e1624911f",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa3a071b1a7c5445f290def",
      "transactionid" : 872609,
      "title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual ",
      "subject" : "ARM CoreLink SSE-100 Subsystem Technical Reference Manual. This guide provides programming information for the SSE-100 component for an IoT SoC. Available in PDF.",
      "date" : 1650451794000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0551:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650451794412210999,
      "sysisattachment" : "4956637",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4956637,
      "size" : 651071,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650451792007,
      "syssubject" : "ARM CoreLink SSE-100 Subsystem Technical Reference Manual. This guide provides programming information for the SSE-100 component for an IoT SoC. Available in PDF.",
      "syssize" : 651071,
      "sysdate" : 1650451794000,
      "topparent" : "4956637",
      "author" : "ARM Limited",
      "label_version" : "r0p1 (C)",
      "systopparentid" : 4956637,
      "content_description" : "This book is for the Arm CoreLink SSE-100 Subsystem for Embedded (SSE). It provides a high-level overview of the SSE-100. It describes architectural information, and as such, facilitates the creation of SSE-100 software or an SoC targeted at an Internet of Things (IoT) application.",
      "wordcount" : 2356,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-100 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-100 Subsystem" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650451794000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650451794412210999,
      "uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink SSE-100 Subsystem Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa3a071b1a7c5445f290def",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0551/c/en/pdf/corelink_sse100_subsystem_r0p1_technical_reference_manual_DDI0551C.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Please follow Arm’s trademark usage guidelines at ... http://www.arm.com/company/policies/trademarks.",
    "FirstSentences" : "Arm CoreLink SSE-100 Subsystem Revision: r0p1 Technical Reference Manual Copyright © 2015-2017 Arm Limited (or its affiliates). All rights reserved. ARM DDI 0551C (ID121117) ARM DDI 0551C ID121117"
  }, {
    "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016–2018 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreLink™ SSE-200 Subsystem for Embedded Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 101104_0200_00_en Arm® CoreLink™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "A1r8qj4nDMð9zwGG",
        "urihash" : "A1r8qj4nDMð9zwGG",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f73059",
        "transactionid" : 872616,
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119515143227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 4365,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119515143227,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "excerpt" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements.",
      "firstSentences" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements. Base element. SRAM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "document_number" : "101104",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465900",
          "sysurihash" : "A1r8qj4nDMð9zwGG",
          "urihash" : "A1r8qj4nDMð9zwGG",
          "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
          "systransactionid" : 872616,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531269103000,
          "topparentid" : 3465900,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814111000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452119000,
          "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859a5fa57aac7b03f73059",
          "transactionid" : 872616,
          "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SSE-200 Subsystem" ],
          "date" : 1650452119000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101104:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452119515143227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452115943,
          "syssize" : 4365,
          "sysdate" : 1650452119000,
          "haslayout" : "1",
          "topparent" : "3465900",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465900,
          "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452119000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101104/0200/?lang=en",
          "modified" : 1636545167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452119515143227,
          "uri" : "https://developer.arm.com/documentation/101104/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "bt7nf74sX8jQJrGr",
        "urihash" : "bt7nf74sX8jQJrGr",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "functionality ; system partitioning ; Clocks",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "attachmentparentid" : 3465900,
        "parentitem" : "5e859a5fa57aac7b03f73059",
        "concepts" : "functionality ; system partitioning ; Clocks",
        "documenttype" : "html",
        "isattachment" : "3465900",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "59666203fa01b2607dcc4b18997dc0d8f95e423b8a05f334f3c471e3cab1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f7306a",
        "transactionid" : 872616,
        "title" : "Functional description ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119579541458,
        "sysisattachment" : "3465900",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465900,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 340,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/functional-description?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119579541458,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description",
      "Excerpt" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements.",
      "FirstSentences" : "Functional description This chapter describes the functionality of the SSE-200. It contains the following sections: Top-level system partitioning. Clocks. Resets. CPU elements. Base element. SRAM ..."
    }, {
      "title" : "Base element",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "excerpt" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. ... Expansion ports.",
      "firstSentences" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. APB TrustZone peripheral protection ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "document_number" : "101104",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465900",
          "sysurihash" : "A1r8qj4nDMð9zwGG",
          "urihash" : "A1r8qj4nDMð9zwGG",
          "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
          "systransactionid" : 872616,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531269103000,
          "topparentid" : 3465900,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814111000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452119000,
          "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859a5fa57aac7b03f73059",
          "transactionid" : 872616,
          "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SSE-200 Subsystem" ],
          "date" : 1650452119000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101104:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452119515143227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4365,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452115943,
          "syssize" : 4365,
          "sysdate" : 1650452119000,
          "haslayout" : "1",
          "topparent" : "3465900",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465900,
          "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452119000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101104/0200/?lang=en",
          "modified" : 1636545167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452119515143227,
          "uri" : "https://developer.arm.com/documentation/101104/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Base element ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "nFUOWqahN833xQFw",
        "urihash" : "nFUOWqahN833xQFw",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Base element ; Component sources",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "attachmentparentid" : 3465900,
        "parentitem" : "5e859a5fa57aac7b03f73059",
        "concepts" : "Base element ; Component sources",
        "documenttype" : "html",
        "isattachment" : "3465900",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "2915f9a1c2bf3ba1aa6132d7691506ada81b947333ccbe2895b8ac0e8236",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a60a57aac7b03f73086",
        "transactionid" : 872616,
        "title" : "Base element ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119541506193,
        "sysisattachment" : "3465900",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465900,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 340,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/functional-description/base-element?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119541506193,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
        "syscollection" : "default"
      },
      "Title" : "Base element",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/functional-description/base-element?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/functional-description/base-element",
      "Excerpt" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. ... Expansion ports.",
      "FirstSentences" : "Base element This section describes the Base element. This section contains the following subsections: Overview. Component sources. AHB5 bus matrix. SRAM. APB TrustZone peripheral protection ..."
    }, {
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "document_number" : "101104",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465900",
        "sysurihash" : "A1r8qj4nDMð9zwGG",
        "urihash" : "A1r8qj4nDMð9zwGG",
        "sysuri" : "https://developer.arm.com/documentation/101104/0200/en",
        "systransactionid" : 872616,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531269103000,
        "topparentid" : 3465900,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814111000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452119000,
        "permanentid" : "df462e3fbdc28c9b0c05caf67aa727fd4bf49532e53481101eb4f9089189",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859a5fa57aac7b03f73059",
        "transactionid" : 872616,
        "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SSE-200 Subsystem" ],
        "date" : 1650452119000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101104:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452119515143227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452115943,
        "syssize" : 4365,
        "sysdate" : 1650452119000,
        "haslayout" : "1",
        "topparent" : "3465900",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465900,
        "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452119000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101104/0200/?lang=en",
        "modified" : 1636545167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452119515143227,
        "uri" : "https://developer.arm.com/documentation/101104/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101104/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101104/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    } ],
    "totalNumberOfChildResults" : 135,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
      "document_number" : "101104",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465900",
      "sysauthor" : "ARM",
      "sysurihash" : "HR94eTfZL5WHWjIF",
      "urihash" : "HR94eTfZL5WHWjIF",
      "sysuri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
      "systransactionid" : 872616,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1531269103000,
      "topparentid" : 3465900,
      "numberofpages" : 187,
      "sysconcepts" : "interfaces ; registers ; power domains ; signals ; subsystems ; reset ; SSE ; configuration ; subsections ; nWARMRESETSYS ; expansion logic ; security ; base element ; controllers ; nPORESETDEBUG ; Non-secure regions",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b2693", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b2693" ],
      "attachmentparentid" : 3465900,
      "parentitem" : "5e859a5fa57aac7b03f73059",
      "concepts" : "interfaces ; registers ; power domains ; signals ; subsystems ; reset ; SSE ; configuration ; subsections ; nWARMRESETSYS ; expansion logic ; security ; base element ; controllers ; nPORESETDEBUG ; Non-secure regions",
      "documenttype" : "pdf",
      "isattachment" : "3465900",
      "sysindexeddate" : 1650452121000,
      "permanentid" : "67423b7dcf5b45329a9b0961ee0404e15387c62dcd43e72290c0619c7f45",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859a61a57aac7b03f73101",
      "transactionid" : 872616,
      "title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "date" : 1650452120000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101104:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452120771204668,
      "sysisattachment" : "3465900",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465900,
      "size" : 1436216,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452119341,
      "syssubject" : "This book is for the Arm® CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "syssize" : 1436216,
      "sysdate" : 1650452120000,
      "topparent" : "3465900",
      "author" : "ARM",
      "label_version" : "r2p0",
      "systopparentid" : 3465900,
      "content_description" : "This book is for the Arm CoreLink SSE-200 Subsystem for Embedded (SSE-200). It provides a high-level overview of the SSE-200. It describes architectural information and, as such, facilitates the creation of software or a SoC targeted at an Internet of Things (IoT) application.",
      "wordcount" : 3358,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-200 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-200 Subsystem" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452121000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452120771204668,
      "uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink SSE-200 Subsystem for Embedded Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e859a61a57aac7b03f73101",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101104/0200/en/pdf/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0200_00_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016–2018 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreLink™ SSE-200 Subsystem for Embedded Revision: r2p0 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 101104_0200_00_en Arm® CoreLink™ ..."
  }, {
    "title" : "Arm Corstone SSE-300 Example Subsystem",
    "uri" : "https://developer.arm.com/documentation/101773/0001/en",
    "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
    "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
    "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "SPCSECCTRL",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "excerpt" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register ... Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO 0x00000000 - Reserved.",
      "firstSentences" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register implements the security lock register. Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SPCSECCTRL ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "AZ9GiLoeQUW6txfd",
        "urihash" : "AZ9GiLoeQUW6txfd",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "Configuration Register ; related control ; SYS ; reset ; W1S ; RO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "Configuration Register ; related control ; SYS ; reset ; W1S ; RO",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "790e72e99d6842cd49834a490a66f2a24ff6a13486bf9140260a4ef4db24",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000e9ebe3a7dbd3a66c2",
        "transactionid" : 872615,
        "title" : "SPCSECCTRL ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072496375052,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 750,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452058905,
        "syssize" : 750,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072496375052,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
        "syscollection" : "default"
      },
      "Title" : "SPCSECCTRL",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Programmer-Model/Peripheral-Region/Secure-Access-Configuration-Register-Block/SPCSECCTRL",
      "Excerpt" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register ... Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO 0x00000000 - Reserved.",
      "FirstSentences" : "SPCSECCTRL The Security Privilege Controller Security Configuration Control Register implements the security lock register. Table 1. SPCSECCTRL Register Bits Type Default Name Description 31:1 RO ..."
    }, {
      "title" : "Entering HIBERNATION0",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "excerpt" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum ... If timers, watchdogs, or both are needed, the PD_AON modules can be used: System ...",
      "firstSentences" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum Power State in the registers PDCM_PD_VMR0_SENSE and PDCM_PD_VMR1_SENSE has to be set to OFF ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Entering HIBERNATION0 ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "gMsXIiafWErQrZgi",
        "urihash" : "gMsXIiafWErQrZgi",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "expansion logic ; SENSE register ; Protection Controllers ; CPU0 ; HIBERNATION0 ; EWIC ; SYS ; Entering lower ; first access ; Sensitivity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "expansion logic ; SENSE register ; Protection Controllers ; CPU0 ; HIBERNATION0 ; EWIC ; SYS ; Entering lower ; first access ; Sensitivity",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "656d64491fb872b4132a2519db96aed3d6ad1a68569bfecd96666e1c0909",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000d9ebe3a7dbd3a6692",
        "transactionid" : 872615,
        "title" : "Entering HIBERNATION0 ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072468815809,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 1877,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452059092,
        "syssize" : 1877,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072468815809,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
        "syscollection" : "default"
      },
      "Title" : "Entering HIBERNATION0",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states/Entering-HIBERNATION0",
      "Excerpt" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum ... If timers, watchdogs, or both are needed, the PD_AON modules can be used: System ...",
      "FirstSentences" : "Entering HIBERNATION0 To enter the HIBERNATION0 state, the following conditions must be met: The Minimum Power State in the registers PDCM_PD_VMR0_SENSE and PDCM_PD_VMR1_SENSE has to be set to OFF ..."
    }, {
      "title" : "System power states",
      "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "printableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "clickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "excerpt" : "Table 1. ... The relationship of the clocks and the power states is defined in the Power State ... for the system when a warm reset is being performed. ... System power states Corstone SSE-300",
      "firstSentences" : "System power states By the relationships and minimum power states defined in the various Power Dependency Control Matrix Sensitivity registers and the low power control registers within the CPU, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-300 Example Subsystem",
        "uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
          "document_number" : "101773",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4692045",
          "sysurihash" : "7PzJPk2tpLF3SYV1",
          "urihash" : "7PzJPk2tpLF3SYV1",
          "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1624320000000,
          "topparentid" : 4692045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626079244000,
          "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
          "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452072000,
          "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
          "syslanguage" : [ "English" ],
          "itemid" : "60ec000c9ebe3a7dbd3a664b",
          "transactionid" : 872615,
          "title" : "Arm  Corstone SSE-300 Example Subsystem ",
          "products" : [ "Corstone SSE-300" ],
          "date" : 1650452072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101773:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1650452072501998478,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4589,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452059155,
          "syssize" : 4589,
          "sysdate" : 1650452072000,
          "haslayout" : "1",
          "topparent" : "4692045",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4692045,
          "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101773/0001/?lang=en",
          "modified" : 1637071037000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452072501998478,
          "uri" : "https://developer.arm.com/documentation/101773/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-300 Example Subsystem",
        "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "System power states ",
        "document_number" : "101773",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4692045",
        "sysurihash" : "KMRXweð6qvyFf5Mw",
        "urihash" : "KMRXweð6qvyFf5Mw",
        "sysuri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1624320000000,
        "topparentid" : 4692045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626079244000,
        "sysconcepts" : "power states ; HIBERNATION0 ; wake ; retention ; SYS ; registers ; control ; voltage ; Device Interface Components ; Cold reset ; Clock gating ; Entering lower ; capable cells ; logic retained",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
        "attachmentparentid" : 4692045,
        "parentitem" : "60ec000c9ebe3a7dbd3a664b",
        "concepts" : "power states ; HIBERNATION0 ; wake ; retention ; SYS ; registers ; control ; voltage ; Device Interface Components ; Cold reset ; Clock gating ; Entering lower ; capable cells ; logic retained",
        "documenttype" : "html",
        "isattachment" : "4692045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452072000,
        "permanentid" : "37617e3e5b650c4cc8a3a4180c4c80a10f0ea465309aacab47dd11c88f87",
        "syslanguage" : [ "English" ],
        "itemid" : "60ec000d9ebe3a7dbd3a6690",
        "transactionid" : 872615,
        "title" : "System power states ",
        "products" : [ "Corstone SSE-300" ],
        "date" : 1650452072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101773:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1650452072457686062,
        "sysisattachment" : "4692045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4692045,
        "size" : 3454,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452059092,
        "syssize" : 3454,
        "sysdate" : 1650452072000,
        "haslayout" : "1",
        "topparent" : "4692045",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4692045,
        "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
        "modified" : 1637071037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452072457686062,
        "uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
        "syscollection" : "default"
      },
      "Title" : "System power states",
      "Uri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "ClickUri" : "https://developer.arm.com/documentation/101773/0001/Functional-Description/Power-integration/System-power-states?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en/Functional-Description/Power-integration/System-power-states",
      "Excerpt" : "Table 1. ... The relationship of the clocks and the power states is defined in the Power State ... for the system when a warm reset is being performed. ... System power states Corstone SSE-300",
      "FirstSentences" : "System power states By the relationships and minimum power states defined in the various Power Dependency Control Matrix Sensitivity registers and the low power control registers within the CPU, ..."
    } ],
    "totalNumberOfChildResults" : 117,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm  Corstone SSE-300 Example Subsystem ",
      "document_number" : "101773",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4692045",
      "sysurihash" : "7PzJPk2tpLF3SYV1",
      "urihash" : "7PzJPk2tpLF3SYV1",
      "sysuri" : "https://developer.arm.com/documentation/101773/0001/en",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1624320000000,
      "topparentid" : 4692045,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1626079244000,
      "sysconcepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5fa90f3d8e527a03a85ed210" ],
      "concepts" : "arm ; patents ; r0p1 ; reference ; u2122 ; u00AE ; implementations ; written agreement ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1650452072000,
      "permanentid" : "a38565017fd2ff6621d160cc91a0458c40bb673785bdcb62b9fa60c3a9f4",
      "syslanguage" : [ "English" ],
      "itemid" : "60ec000c9ebe3a7dbd3a664b",
      "transactionid" : 872615,
      "title" : "Arm  Corstone SSE-300 Example Subsystem ",
      "products" : [ "Corstone SSE-300" ],
      "date" : 1650452072000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101773:0001:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1650452072501998478,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4589,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452059155,
      "syssize" : 4589,
      "sysdate" : 1650452072000,
      "haslayout" : "1",
      "topparent" : "4692045",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4692045,
      "content_description" : "This is the Technical Reference Manual for the Corstone SSE-300 Example Subsystem, derived from IoTSYSDESIGN3.0, built on the Cortex-M55 processor.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-300 Subsystem" ],
      "document_revision" : "0001-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452072000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101773/0001/?lang=en",
      "modified" : 1637071037000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452072501998478,
      "uri" : "https://developer.arm.com/documentation/101773/0001/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Corstone SSE-300 Example Subsystem",
    "Uri" : "https://developer.arm.com/documentation/101773/0001/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101773/0001/en",
    "ClickUri" : "https://developer.arm.com/documentation/101773/0001/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101773/0001/en",
    "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-300 Example Subsystem Technical Reference Manual Revision: r0p1 Release information Issue Date Confidentiality Change 0000-01 8 May 2020 Non-Confidential Initial ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "excerpt" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power .",
    "firstSentences" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power . Reset ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "jvU8aGmhBWLtjodW",
        "urihash" : "jvU8aGmhBWLtjodW",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
        "systransactionid" : 872614,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "sysindexeddate" : 1650452044000,
        "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa370",
        "transactionid" : 872614,
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452044000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452044950684590,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4427,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 4427,
        "sysdate" : 1650452044000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452044000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452044950684590,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "excerpt" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see ... This section contains the following subsections: SECENCREFCLK SECENCCLK SECENCDIVCLK ...",
      "firstSentences" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see S32KCLK in the Arm Corstone SSE-700 Subsystem Technical Reference Manual. This section ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "q0fqJiAaBJ8dBhWU",
        "urihash" : "q0fqJiAaBJ8dBhWU",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "e5b9478af438c6d3b66057ee13ee54eb009abef2ee51f2fc96c05fab04ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa384",
        "transactionid" : 872615,
        "title" : "Clocks ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070858142874,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 284,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Clocks?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070858142874,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks",
      "Excerpt" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see ... This section contains the following subsections: SECENCREFCLK SECENCCLK SECENCDIVCLK ...",
      "FirstSentences" : "Clocks For information on S32KCLK used by designs in both SSE-700 Host System and Secure Enclave, see S32KCLK in the Arm Corstone SSE-700 Subsystem Technical Reference Manual. This section ..."
    }, {
      "title" : "Crypto Accelerator interfaces",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "excerpt" : "Crypto Accelerator AON (CAAON) interface The Crypto Accelerator AON interface is used for communication ... Asynchronous AONTOP CRYPTOAONRESETn Crypto Accelerator interfaces Corstone SSE-700",
      "firstSentences" : "Crypto Accelerator interfaces The interfaces listed are used to integrate a Crypto Accelerator into the SSE-700 subsystem. The SSE-700 subsystem Crypto Accelerator is split between the SECENCTOP ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Crypto Accelerator interfaces ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "2eyLHaaY6RhYA9dV",
        "urihash" : "2eyLHaaY6RhYA9dV",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "Accelerator Master ; Secure Enclave ; power domains ; subsystem ; SSE ; interfaces ; signals ; data CRYPTOCLKOUT ; synchronous de-assertion ; asynchronous assertion ; encoding of the PSTATE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "concepts" : "Accelerator Master ; Secure Enclave ; power domains ; subsystem ; SSE ; interfaces ; signals ; data CRYPTOCLKOUT ; synchronous de-assertion ; asynchronous assertion ; encoding of the PSTATE",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "74868bc15c5a7220ede32506790ffd3897ead88ff27d7eb5608af22ff020",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa380",
        "transactionid" : 872615,
        "title" : "Crypto Accelerator interfaces ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070447004029,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 4108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 4108,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070447004029,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Crypto Accelerator interfaces",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Interfaces/Crypto-Accelerator-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Interfaces/Crypto-Accelerator-interfaces",
      "Excerpt" : "Crypto Accelerator AON (CAAON) interface The Crypto Accelerator AON interface is used for communication ... Asynchronous AONTOP CRYPTOAONRESETn Crypto Accelerator interfaces Corstone SSE-700",
      "FirstSentences" : "Crypto Accelerator interfaces The interfaces listed are used to integrate a Crypto Accelerator into the SSE-700 subsystem. The SSE-700 subsystem Crypto Accelerator is split between the SECENCTOP ..."
    }, {
      "title" : "SECENCCLK",
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "printableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "clickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "excerpt" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK ... They cannot be used for any other logic.",
      "firstSentences" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK Yes No SYSPLL No Yes High-level clock gating support ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "document_number" : "101870",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723680",
          "sysurihash" : "jvU8aGmhBWLtjodW",
          "urihash" : "jvU8aGmhBWLtjodW",
          "sysuri" : "https://developer.arm.com/documentation/101870/0000/en",
          "systransactionid" : 872614,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594208032000,
          "topparentid" : 3723680,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596194531000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "sysindexeddate" : 1650452044000,
          "permanentid" : "cceed603b88bbc2510b176e9ff99177010b319b71e99c35b3a8f26e08eea",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23fee3da9f9552000fa370",
          "transactionid" : 872614,
          "title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452044000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101870:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452044950684590,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4427,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650452002497,
          "syssize" : 4427,
          "sysdate" : 1650452044000,
          "haslayout" : "1",
          "topparent" : "3723680",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723680,
          "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452044000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101870/0000/?lang=en",
          "modified" : 1645008167000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452044950684590,
          "uri" : "https://developer.arm.com/documentation/101870/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Secure Enclave Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101870/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101870/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Secure Enclave Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SECENCCLK ",
        "document_number" : "101870",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723680",
        "sysurihash" : "WñNezRXZf2fS7Yqg",
        "urihash" : "WñNezRXZf2fS7Yqg",
        "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594208032000,
        "topparentid" : 3723680,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596194531000,
        "sysconcepts" : "using CRYPTOCLKOUT ; Crypto Accelerator ; SSE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3723680,
        "parentitem" : "5f23fee3da9f9552000fa370",
        "concepts" : "using CRYPTOCLKOUT ; Crypto Accelerator ; SSE",
        "documenttype" : "html",
        "isattachment" : "3723680",
        "sysindexeddate" : 1650452070000,
        "permanentid" : "0ccca2671f8698afb95104694822c393d1d038b8aa01e062a917922e9107",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23fee3da9f9552000fa386",
        "transactionid" : 872615,
        "title" : "SECENCCLK ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101870:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452070409482796,
        "sysisattachment" : "3723680",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723680,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650452002497,
        "syssize" : 551,
        "sysdate" : 1650452070000,
        "haslayout" : "1",
        "topparent" : "3723680",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723680,
        "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
        "modified" : 1645008167000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452070409482796,
        "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
        "syscollection" : "default"
      },
      "Title" : "SECENCCLK",
      "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description/Clocks/SECENCCLK?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description/Clocks/SECENCCLK",
      "Excerpt" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK ... They cannot be used for any other logic.",
      "FirstSentences" : "SECENCCLK The following table summarizes SECENCCLK. Table 2-5 SECENCCLK Clock name SECENCCLK Sources Name Default Divider Support SECENCREFCLK Yes No SYSPLL No Yes High-level clock gating support ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "101870",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3723680",
      "sysurihash" : "LOAltcAKC4ES1Uñ4",
      "urihash" : "LOAltcAKC4ES1Uñ4",
      "sysuri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1594208032000,
      "topparentid" : 3723680,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596194531000,
      "sysconcepts" : "Secure Enclave",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
      "attachmentparentid" : 3723680,
      "parentitem" : "5f23fee3da9f9552000fa370",
      "concepts" : "Secure Enclave",
      "documenttype" : "html",
      "isattachment" : "3723680",
      "sysindexeddate" : 1650452071000,
      "permanentid" : "e8692a12b965b9a973b2c5581a1101aebb26c9c35c78d0b7d4a77a0f72ce",
      "syslanguage" : [ "English" ],
      "itemid" : "5f23fee3da9f9552000fa377",
      "transactionid" : 872615,
      "title" : "Functional description ",
      "products" : [ "Corstone SSE-700" ],
      "date" : 1650452071000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101870:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452071083993907,
      "sysisattachment" : "3723680",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3723680,
      "size" : 226,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650452002497,
      "syssize" : 226,
      "sysdate" : 1650452071000,
      "haslayout" : "1",
      "topparent" : "3723680",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3723680,
      "content_description" : "This document describes Arm Corstone SSE-700, which is a flexible subsystem that provides a secure solution for rich Internet of Things (IoT) applications based on Arm Cortex-A32, Cortex-M, or other masters that are present in External Systems.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452071000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101870/0000/Functional-description?lang=en",
      "modified" : 1645008167000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452071083993907,
      "uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/101870/0000/Functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101870/0000/en/Functional-description",
    "Excerpt" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power .",
    "FirstSentences" : "Functional description This chapter provides a functional description of the Secure Enclave. It contains the following sections: Secure Enclave components Interfaces Clocks Power . Reset ..."
  }, {
    "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101418/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
    "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
    "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Output clocks",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "excerpt" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP ... the Secure Enclave HOSTAONEXPCLK: Driven by REFCLK Used only for logic connected to ...",
      "firstSentences" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP GICCLKOUT: Driven by GICCLK Used only in CLUSTOP DBGCLKOUT: Driven by DBGCLK Used only in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Output clocks ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "AuHrGoNkEx4FrRSw",
        "urihash" : "AuHrGoNkEx4FrRSw",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "9d8d32893e2171352705d41e6bae57627f969033639b2aa570d818c01aa7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a189500e883ab8e762c4",
        "transactionid" : 872615,
        "title" : "Output clocks ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069731339761,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 1031,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995087,
        "syssize" : 1031,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Clocks/Output-clocks?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069731339761,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
        "syscollection" : "default"
      },
      "Title" : "Output clocks",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Output-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Output-clocks",
      "Excerpt" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP ... the Secure Enclave HOSTAONEXPCLK: Driven by REFCLK Used only for logic connected to ...",
      "FirstSentences" : "Output clocks SSE-700 provides the following clock outputs: ACLKOUT: Driven by ACLK Used only in SYSTOP GICCLKOUT: Driven by GICCLK Used only in CLUSTOP DBGCLKOUT: Driven by DBGCLK Used only in ..."
    }, {
      "title" : "SYSPLL",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "excerpt" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. ... SYSPLL Corstone SSE-700",
      "firstSentences" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. The software is responsible for switching to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SYSPLL ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "2T5q1ll2iMX6IAñð",
        "urihash" : "2T5q1ll2iMX6IAñð",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "sysconcepts" : "clock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "concepts" : "clock",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "0ab6c6bb7616e2454b239f227f5e83b8979acacaf2c289be39f10a2c01cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a189500e883ab8e762b5",
        "transactionid" : 872615,
        "title" : "SYSPLL ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069693283584,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 457,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995087,
        "syssize" : 457,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069693283584,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
        "syscollection" : "default"
      },
      "Title" : "SYSPLL",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Clocks/Clock-inputs/SYSPLL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Clocks/Clock-inputs/SYSPLL",
      "Excerpt" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. ... SYSPLL Corstone SSE-700",
      "FirstSentences" : "SYSPLL SYSPLL is the clock output of the system PLL. It generates all clocks in the system. Alongside the SYSPLL input, there is the SYSPLLLOCK signal. The software is responsible for switching to ..."
    }, {
      "title" : "Bus protocol",
      "uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "printableUri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "clickUri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "excerpt" : "Only applies to read transactions, all write transactions are considered data ... Note These requirements apply independently of: The level of TE implemented The value of the property's ...",
      "firstSentences" : "Bus protocol This manual allows any bus protocol to be used on the interfaces to the Firewall Components. However, the bus protocol must meet the following requirements: Bus protocol must be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "document_number" : "101418",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3822803",
          "sysurihash" : "vW9NhMtzlpon6PnY",
          "urihash" : "vW9NhMtzlpon6PnY",
          "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
          "systransactionid" : 872615,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594916276000,
          "topparentid" : 3822803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596039560000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1650452069000,
          "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f21a188500e883ab8e76239",
          "transactionid" : 872615,
          "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
          "products" : [ "Corstone SSE-700" ],
          "date" : 1650452069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101418:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1650452069862294408,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4415,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1650451995099,
          "syssize" : 4415,
          "sysdate" : 1650452069000,
          "haslayout" : "1",
          "topparent" : "3822803",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3822803,
          "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1650452069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101418/0100/?lang=en",
          "modified" : 1636628430000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1650452069862294408,
          "uri" : "https://developer.arm.com/documentation/101418/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Bus protocol ",
        "document_number" : "101418",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3822803",
        "sysurihash" : "7pKlMnZ2Ks7Hg8Vg",
        "urihash" : "7pKlMnZ2Ks7Hg8Vg",
        "sysuri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
        "systransactionid" : 872615,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594916276000,
        "topparentid" : 3822803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596039560000,
        "sysconcepts" : "Firewall Components ; bus protocols ; transactions ; beat ; interfaces ; single master ; memory ; accesses ; configuration registers ; slave error ; programming ; non-transient ; write-no-allocate ; read-no-allocate ; translation ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
        "attachmentparentid" : 3822803,
        "parentitem" : "5f21a188500e883ab8e76239",
        "concepts" : "Firewall Components ; bus protocols ; transactions ; beat ; interfaces ; single master ; memory ; accesses ; configuration registers ; slave error ; programming ; non-transient ; write-no-allocate ; read-no-allocate ; translation ; instruction",
        "documenttype" : "html",
        "isattachment" : "3822803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1650452069000,
        "permanentid" : "10070362fb27441cc5ffa31ba0172cd70418262ace3bbf7791d81f6864c1",
        "syslanguage" : [ "English" ],
        "itemid" : "5f21a18b500e883ab8e7634c",
        "transactionid" : 872615,
        "title" : "Bus protocol ",
        "products" : [ "Corstone SSE-700" ],
        "date" : 1650452069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101418:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650452069516955053,
        "sysisattachment" : "3822803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3822803,
        "size" : 5041,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650451995038,
        "syssize" : 5041,
        "sysdate" : 1650452069000,
        "haslayout" : "1",
        "topparent" : "3822803",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3822803,
        "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
        "wordcount" : 230,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650452069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
        "modified" : 1636628430000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650452069516955053,
        "uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
        "syscollection" : "default"
      },
      "Title" : "Bus protocol",
      "Uri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "ClickUri" : "https://developer.arm.com/documentation/101418/0100/Firewall/About-the-Firewall/Bus-protocol?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en/Firewall/About-the-Firewall/Bus-protocol",
      "Excerpt" : "Only applies to read transactions, all write transactions are considered data ... Note These requirements apply independently of: The level of TE implemented The value of the property's ...",
      "FirstSentences" : "Bus protocol This manual allows any bus protocol to be used on the interfaces to the Firewall Components. However, the bus protocol must meet the following requirements: Bus protocol must be ..."
    } ],
    "totalNumberOfChildResults" : 349,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
      "document_number" : "101418",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3822803",
      "sysurihash" : "vW9NhMtzlpon6PnY",
      "urihash" : "vW9NhMtzlpon6PnY",
      "sysuri" : "https://developer.arm.com/documentation/101418/0100/en",
      "systransactionid" : 872615,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1594916276000,
      "topparentid" : 3822803,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596039560000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|6077082970edfb12a82b5919" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1650452069000,
      "permanentid" : "415bd25b0dc5c20ba9e9a09dce4814a7a840e327a30391f09a403e0a6da4",
      "syslanguage" : [ "English" ],
      "itemid" : "5f21a188500e883ab8e76239",
      "transactionid" : 872615,
      "title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual ",
      "products" : [ "Corstone SSE-700" ],
      "date" : 1650452069000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101418:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650452069862294408,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4415,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650451995099,
      "syssize" : 4415,
      "sysdate" : 1650452069000,
      "haslayout" : "1",
      "topparent" : "3822803",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3822803,
      "content_description" : "This book is the Technical Reference Manual for the Arm Corstone SSE-700 Subsystem.",
      "wordcount" : 294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-700 Subsystem" ],
      "document_revision" : "07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650452069000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101418/0100/?lang=en",
      "modified" : 1636628430000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650452069862294408,
      "uri" : "https://developer.arm.com/documentation/101418/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Corstone SSE-700 Subsystem Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101418/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101418/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/101418/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101418/0100/en",
    "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
    "FirstSentences" : "Arm\\u00AE Corstone\\u2122 SSE-700 Subsystem Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
  }, {
    "title" : "Watchpoints",
    "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "excerpt" : "If this happens, it is not possible to determine the instruction that caused the watchpoint. ... Figure 9.3. ... Watchpoint entry with branch Watchpoints ARM940T",
    "firstSentences" : "Watchpoints Entry into debug state following a watchpointed memory access is imprecise. This is necessary because of the nature of the pipeline and the timing of the watchpoint signal. After a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM920T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM920T Technical Reference Manual ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "AKsiw86rdPzz0M4W",
        "urihash" : "AKsiw86rdPzz0M4W",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151069000,
        "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5988295d1e18d38079",
        "transactionid" : 864308,
        "title" : "ARM920T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649151069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151069764581502,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150941262,
        "syssize" : 2029,
        "sysdate" : 1649151069000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151069764581502,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM920T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Watchpoints and exceptions",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints-and-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "excerpt" : "Watchpoints and exceptions If there is an abort in the data access together with a watchpoint, the ... If there is an interrupt pending, again the ARM920T processor allows the exception entry ...",
      "firstSentences" : "Watchpoints and exceptions If there is an abort in the data access together with a watchpoint, the watchpoint condition is latched, the exception entry sequence performed, and then the processor ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM920T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM920T Technical Reference Manual ",
          "document_number" : "ddi0151",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492466",
          "sysurihash" : "AKsiw86rdPzz0M4W",
          "urihash" : "AKsiw86rdPzz0M4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176473339000,
          "topparentid" : 3492466,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375257000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151069000,
          "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5988295d1e18d38079",
          "transactionid" : 864308,
          "title" : "ARM920T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649151069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0151:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151069764581502,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150941262,
          "syssize" : 2029,
          "sysdate" : 1649151069000,
          "haslayout" : "1",
          "topparent" : "3492466",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492466,
          "content_description" : "This document is the technical reference manual for the ARM920T processor.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0151/c/?lang=en",
          "modified" : 1638974209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151069764581502,
          "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM920T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Watchpoints and exceptions ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "0Kx6sM3X1CoYFxYU",
        "urihash" : "0Kx6sM3X1CoYFxYU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
        "systransactionid" : 861315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "entry sequence ; watchpoint ; data access ; pending",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3492466,
        "parentitem" : "5e8e2a5988295d1e18d38079",
        "concepts" : "entry sequence ; watchpoint ; data access ; pending",
        "documenttype" : "html",
        "isattachment" : "3492466",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720372000,
        "permanentid" : "7ed8fcb02cc6ac18ccd827dc0f362977f13e88930a6342965d5e299871ae",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5a88295d1e18d38104",
        "transactionid" : 861315,
        "title" : "Watchpoints and exceptions ",
        "products" : [ "ARM940T" ],
        "date" : 1648720372000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720372259768983,
        "sysisattachment" : "3492466",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492466,
        "size" : 385,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints-and-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720358969,
        "syssize" : 385,
        "sysdate" : 1648720372000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720372000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints-and-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/debug-support/debug-interface-signals/watchpoints-and-exceptions?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720372259768983,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Watchpoints and exceptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints-and-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints-and-exceptions",
      "Excerpt" : "Watchpoints and exceptions If there is an abort in the data access together with a watchpoint, the ... If there is an interrupt pending, again the ARM920T processor allows the exception entry ...",
      "FirstSentences" : "Watchpoints and exceptions If there is an abort in the data access together with a watchpoint, the watchpoint condition is latched, the exception entry sequence performed, and then the processor ..."
    }, {
      "title" : "Drain write buffer",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "excerpt" : "Drain write buffer You can drain the write buffer under software control, so that further instructions are not executed until the write buffer is drained, using ... Drain write buffer ARM940T",
      "firstSentences" : "Drain write buffer You can drain the write buffer under software control, so that further instructions are not executed until the write buffer is drained, using the following methods: store to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM920T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM920T Technical Reference Manual ",
          "document_number" : "ddi0151",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492466",
          "sysurihash" : "AKsiw86rdPzz0M4W",
          "urihash" : "AKsiw86rdPzz0M4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176473339000,
          "topparentid" : 3492466,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375257000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151069000,
          "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5988295d1e18d38079",
          "transactionid" : 864308,
          "title" : "ARM920T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649151069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0151:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151069764581502,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150941262,
          "syssize" : 2029,
          "sysdate" : 1649151069000,
          "haslayout" : "1",
          "topparent" : "3492466",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492466,
          "content_description" : "This document is the technical reference manual for the ARM920T processor.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0151/c/?lang=en",
          "modified" : 1638974209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151069764581502,
          "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM920T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Drain write buffer ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "ñDDAi3rFxADfLF1x",
        "urihash" : "ñDDAi3rFxADfLF1x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
        "systransactionid" : 861315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "noncachable memory ; buffer ; linefill ; c10 ; c7 ; p15 ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3492466,
        "parentitem" : "5e8e2a5988295d1e18d38079",
        "concepts" : "noncachable memory ; buffer ; linefill ; c10 ; c7 ; p15 ; instructions",
        "documenttype" : "html",
        "isattachment" : "3492466",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720372000,
        "permanentid" : "84c122be054736eb3829137adbce3065dc063edf9a4a95d308ef34fec905",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5988295d1e18d380d3",
        "transactionid" : 861315,
        "title" : "Drain write buffer ",
        "products" : [ "ARM940T" ],
        "date" : 1648720372000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720372231726764,
        "sysisattachment" : "3492466",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492466,
        "size" : 536,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720359016,
        "syssize" : 536,
        "sysdate" : 1648720372000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720372000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720372231726764,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
        "syscollection" : "default"
      },
      "Title" : "Drain write buffer",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/drain-write-buffer",
      "Excerpt" : "Drain write buffer You can drain the write buffer under software control, so that further instructions are not executed until the write buffer is drained, using ... Drain write buffer ARM940T",
      "FirstSentences" : "Drain write buffer You can drain the write buffer under software control, so that further instructions are not executed until the write buffer is drained, using the following methods: store to ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "excerpt" : "When examination is complete, you can restore the core and system state and resume ... This data can be serially shifted out without affecting the rest of the system. About debug ARM940T",
      "firstSentences" : "About debug Debug support is implemented using the ARM9TDMI CPU core embedded within the ARM920T. Throughout this chapter therefore, ARM9TDMI refers to this core. The ARM920T debug interface is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM920T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM920T Technical Reference Manual ",
          "document_number" : "ddi0151",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492466",
          "sysurihash" : "AKsiw86rdPzz0M4W",
          "urihash" : "AKsiw86rdPzz0M4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176473339000,
          "topparentid" : 3492466,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375257000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151069000,
          "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5988295d1e18d38079",
          "transactionid" : 864308,
          "title" : "ARM920T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649151069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0151:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151069764581502,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150941262,
          "syssize" : 2029,
          "sysdate" : 1649151069000,
          "haslayout" : "1",
          "topparent" : "3492466",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492466,
          "content_description" : "This document is the technical reference manual for the ARM920T processor.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0151/c/?lang=en",
          "modified" : 1638974209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151069764581502,
          "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM920T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "sJYokGQ6ipHrYnwD",
        "urihash" : "sJYokGQ6ipHrYnwD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
        "systransactionid" : 861315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "core ; ARM920T ; interface ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; JTAG-style serial ; EmbeddedICE macrocell ; functional unit ; program execution ; debugging features ; Boundary-Scan Architecture ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3492466,
        "parentitem" : "5e8e2a5988295d1e18d38079",
        "concepts" : "core ; ARM920T ; interface ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; JTAG-style serial ; EmbeddedICE macrocell ; functional unit ; program execution ; debugging features ; Boundary-Scan Architecture ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3492466",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720372000,
        "permanentid" : "9619953980ee36dd2a1b72ec7dfb3b938cc36c74bf394aa65d3539aa72cf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5a88295d1e18d380fb",
        "transactionid" : 861315,
        "title" : "About debug ",
        "products" : [ "ARM940T" ],
        "date" : 1648720372000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720372197487781,
        "sysisattachment" : "3492466",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492466,
        "size" : 1819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720358969,
        "syssize" : 1819,
        "sysdate" : 1648720372000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720372000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/debug-support/about-debug?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720372197487781,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/about-debug",
      "Excerpt" : "When examination is complete, you can restore the core and system state and resume ... This data can be serially shifted out without affecting the rest of the system. About debug ARM940T",
      "FirstSentences" : "About debug Debug support is implemented using the ARM9TDMI CPU core embedded within the ARM920T. Throughout this chapter therefore, ARM9TDMI refers to this core. The ARM920T debug interface is ..."
    } ],
    "totalNumberOfChildResults" : 235,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Watchpoints ",
      "document_number" : "ddi0151",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3492466",
      "sysurihash" : "BvW7xTmK1qñeI8Eq",
      "urihash" : "BvW7xTmK1qñeI8Eq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
      "systransactionid" : 861315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176473339000,
      "topparentid" : 3492466,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375257000,
      "sysconcepts" : "instructions ; entry ; timing ; execution ; pipeline ; code sequence ; data processing ; ARM920T core ; diagram showing ; Program Counter ; debugging session ; single-cycle data-processing ; continuation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3492466,
      "parentitem" : "5e8e2a5988295d1e18d38079",
      "concepts" : "instructions ; entry ; timing ; execution ; pipeline ; code sequence ; data processing ; ARM920T core ; diagram showing ; Program Counter ; debugging session ; single-cycle data-processing ; continuation",
      "documenttype" : "html",
      "isattachment" : "3492466",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720372000,
      "permanentid" : "50d04b748a94c8335f5d3ac14189f7b9d6bb2e19c76dff05ccefb0242bc3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2a5a88295d1e18d38103",
      "transactionid" : 861315,
      "title" : "Watchpoints ",
      "products" : [ "ARM940T" ],
      "date" : 1648720372000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0151:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720372293263872,
      "sysisattachment" : "3492466",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3492466,
      "size" : 1776,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720358969,
      "syssize" : 1776,
      "sysdate" : 1648720372000,
      "haslayout" : "1",
      "topparent" : "3492466",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3492466,
      "content_description" : "This document is the technical reference manual for the ARM920T processor.",
      "wordcount" : 116,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720372000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0151/c/debug-support/debug-interface-signals/watchpoints?lang=en",
      "modified" : 1638974209000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720372293263872,
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
      "syscollection" : "default"
    },
    "Title" : "Watchpoints",
    "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/debug-support/debug-interface-signals/watchpoints?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/debug-support/debug-interface-signals/watchpoints",
    "Excerpt" : "If this happens, it is not possible to determine the instruction that caused the watchpoint. ... Figure 9.3. ... Watchpoint entry with branch Watchpoints ARM940T",
    "FirstSentences" : "Watchpoints Entry into debug state following a watchpointed memory access is imprecise. This is necessary because of the nature of the pipeline and the timing of the watchpoint signal. After a ..."
  }, {
    "title" : "ARM1176JZ-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "excerpt" : "F ... Section 10.4.3 updated. Table 23-1 updated. ... Patch update for r0p4. Update for r0p6 release. ... Minor corrections and enhancements. Update for r0p7 maintenance release.",
    "firstSentences" : "ARM1176JZ-S Revision: r0p7 Technical Reference Manual Copyright © 2004-2009 ARM Limited. All rights reserved. ARM DDI 0333H (ID012410) ARM DDI 0333H ID012410 ARM1176JZ-S Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1176JZ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1176JZ-S Technical Reference Manual ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "8eQjgH1TqPv9NKQE",
        "urihash" : "8eQjgH1TqPv9NKQE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3583fd977155116a88e9",
        "transactionid" : 861314,
        "title" : "ARM1176JZ-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337192326492,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2726,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322284,
        "syssize" : 2726,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 205,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337192326492,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM1176JZ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1176JZ-S Technical Reference Manual ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "8eQjgH1TqPv9NKQE",
        "urihash" : "8eQjgH1TqPv9NKQE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3583fd977155116a88e9",
        "transactionid" : 861314,
        "title" : "ARM1176JZ-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337192326492,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2726,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322284,
        "syssize" : 2726,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 205,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337192326492,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Changes in instruction flow overview",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "excerpt" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction ... The dynamic branch predictor is a 128-entry direct-mapped branch predictor using VA ...",
      "firstSentences" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction flow, the processor includes a: dynamic branch predictor static branch predictor return stack.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZ-S Technical Reference Manual ",
          "document_number" : "ddi0333",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3504539",
          "sysurihash" : "8eQjgH1TqPv9NKQE",
          "urihash" : "8eQjgH1TqPv9NKQE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "systransactionid" : 861314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264294772000,
          "topparentid" : 3504539,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378115000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720337000,
          "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3583fd977155116a88e9",
          "transactionid" : 861314,
          "title" : "ARM1176JZ-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648720337000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0333:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720337192326492,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2726,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720322284,
          "syssize" : 2726,
          "sysdate" : 1648720337000,
          "haslayout" : "1",
          "topparent" : "3504539",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3504539,
          "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
          "wordcount" : 205,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720337000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0333/h/?lang=en",
          "modified" : 1639043535000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720337192326492,
          "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Changes in instruction flow overview ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "R1G3ZxdICDUUFHRO",
        "urihash" : "R1G3ZxdICDUUFHRO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "branch predictor ; stack ; instruction ; constant offset ; cycles ; entries ; predictions ; Iss stage ; unconditional returns ; two-bit saturating",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3504539,
        "parentitem" : "5e8e3583fd977155116a88e9",
        "concepts" : "branch predictor ; stack ; instruction ; constant offset ; cycles ; entries ; predictions ; Iss stage ; unconditional returns ; two-bit saturating",
        "documenttype" : "html",
        "isattachment" : "3504539",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "974cb170a0ddd8018bd97c6787cf032fa3839b99f429bcb47a5be525bbfc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3589fd977155116a8b00",
        "transactionid" : 861314,
        "title" : "Changes in instruction flow overview ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337178178199,
        "sysisattachment" : "3504539",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3504539,
        "size" : 1893,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322237,
        "syssize" : 1893,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 122,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337178178199,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
        "syscollection" : "default"
      },
      "Title" : "Changes in instruction flow overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "Excerpt" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction ... The dynamic branch predictor is a 128-entry direct-mapped branch predictor using VA ...",
      "FirstSentences" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction flow, the processor includes a: dynamic branch predictor static branch predictor return stack."
    }, {
      "title" : "Writing coprocessor registers",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "excerpt" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details.",
      "firstSentences" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details. Scan chain 5 and EXTEST are selected.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZ-S Technical Reference Manual ",
          "document_number" : "ddi0333",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3504539",
          "sysurihash" : "8eQjgH1TqPv9NKQE",
          "urihash" : "8eQjgH1TqPv9NKQE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "systransactionid" : 861314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264294772000,
          "topparentid" : 3504539,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378115000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720337000,
          "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3583fd977155116a88e9",
          "transactionid" : 861314,
          "title" : "ARM1176JZ-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648720337000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0333:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720337192326492,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2726,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720322284,
          "syssize" : 2726,
          "sysdate" : 1648720337000,
          "haslayout" : "1",
          "topparent" : "3504539",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3504539,
          "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
          "wordcount" : 205,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720337000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0333/h/?lang=en",
          "modified" : 1639043535000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720337192326492,
          "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Writing coprocessor registers ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "HL3grd4Bad0EsxDu",
        "urihash" : "HL3grd4Bad0EsxDu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "coprocessor registers ; R0 ; mode ARM ; standard sequence ; Scan ; R14 ; nITRSEL",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3504539,
        "parentitem" : "5e8e3583fd977155116a88e9",
        "concepts" : "coprocessor registers ; R0 ; mode ARM ; standard sequence ; Scan ; R14 ; nITRSEL",
        "documenttype" : "html",
        "isattachment" : "3504539",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "f459be9fb96a83a543d89b3510a83985badc001b0bb876c950ce8aed74dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3588fd977155116a8aec",
        "transactionid" : 861314,
        "title" : "Writing coprocessor registers ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337166898495,
        "sysisattachment" : "3504539",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3504539,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322190,
        "syssize" : 522,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337166898495,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
        "syscollection" : "default"
      },
      "Title" : "Writing coprocessor registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "Excerpt" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details.",
      "FirstSentences" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details. Scan chain 5 and EXTEST are selected."
    } ],
    "totalNumberOfChildResults" : 592,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM1176JZ-S Technical Reference Manual ",
      "document_number" : "ddi0333",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3504539",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "8x8aHg0FHIðufbm9",
      "urihash" : "8x8aHg0FHIðufbm9",
      "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
      "keywords" : "ARM 11, ARM1176, TrustZone, ARM1176JZ-S, TRM, macrocell, \"ARM instruction\", Thumb, SIMD, \"virtual memory\", MMU, \"Thumb instruction\", security, \"Intelligent Energy Management\", IEM, AMBA, AXI",
      "systransactionid" : 861315,
      "copyright" : "Copyright ©€2004-2009 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1264294772000,
      "topparentid" : 3504539,
      "numberofpages" : 658,
      "sysconcepts" : "instructions ; registers ; accesses ; exceptions ; Non-secure ; memory ; translation ; cores ; arrangements ; ARM1176JZF ; attempted access ; lists ; Undefined exception ; controls ; interfaces ; architectures",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3504539,
      "parentitem" : "5e8e3583fd977155116a88e9",
      "concepts" : "instructions ; registers ; accesses ; exceptions ; Non-secure ; memory ; translation ; cores ; arrangements ; ARM1176JZF ; attempted access ; lists ; Undefined exception ; controls ; interfaces ; architectures",
      "documenttype" : "pdf",
      "isattachment" : "3504539",
      "sysindexeddate" : 1648720352000,
      "permanentid" : "feafd1b788d109c839be46e270037ae3385e8f2561ed9d52168be6c4a090",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e358afd977155116a8b47",
      "transactionid" : 861315,
      "title" : "ARM1176JZ-S Technical Reference Manual ",
      "subject" : "Technical Reference Manual for ARM1176JZ-S processor. The processor provides TrustZone security extensions. It supports the ARM and Thumb instruction sets with SIMD DSP instructions, and implements Jazelle technology to provide direct execution of Java bytecodes. ",
      "date" : 1648720351000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0333:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720351581651746,
      "sysisattachment" : "3504539",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3504539,
      "size" : 4465006,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720329392,
      "syssubject" : "Technical Reference Manual for ARM1176JZ-S processor. The processor provides TrustZone security extensions. It supports the ARM and Thumb instruction sets with SIMD DSP instructions, and implements Jazelle technology to provide direct execution of Java bytecodes. ",
      "syssize" : 4465006,
      "sysdate" : 1648720351000,
      "topparent" : "3504539",
      "author" : "ARM Limited",
      "label_version" : "r0p7",
      "systopparentid" : 3504539,
      "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
      "wordcount" : 5221,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720352000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720351581651746,
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1176JZ-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "Excerpt" : "F ... Section 10.4.3 updated. Table 23-1 updated. ... Patch update for r0p4. Update for r0p6 release. ... Minor corrections and enhancements. Update for r0p7 maintenance release.",
    "FirstSentences" : "ARM1176JZ-S Revision: r0p7 Technical Reference Manual Copyright © 2004-2009 ARM Limited. All rights reserved. ARM DDI 0333H (ID012410) ARM DDI 0333H ID012410 ARM1176JZ-S Technical Reference Manual"
  }, {
    "title" : "Programmers Model",
    "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A57",
    "firstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
        "urihash" : "UGjW4v9ñ51Qsn6Ih",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526869000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a958259fe2368e2b122",
        "transactionid" : 861313,
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "products" : [ "Cortex-A57" ],
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242632043213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4459,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720240851,
        "syssize" : 4459,
        "sysdate" : 1648720242000,
        "haslayout" : "1",
        "topparent" : "4990154",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0514/g/?lang=en",
        "modified" : 1639138634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242632043213,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "firstSentences" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "ddi0514",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990154",
          "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
          "urihash" : "UGjW4v9ñ51Qsn6Ih",
          "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "systransactionid" : 861313,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1450386177000,
          "topparentid" : 4990154,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526869000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720247000,
          "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a958259fe2368e2b122",
          "transactionid" : 861313,
          "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A57" ],
          "date" : 1648720242000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0514:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720242632043213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4459,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720240851,
          "syssize" : 4459,
          "sysdate" : 1648720242000,
          "haslayout" : "1",
          "topparent" : "4990154",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990154,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720247000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0514/g/?lang=en",
          "modified" : 1639138634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720242632043213,
          "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysurihash" : "buKmebaSmHMbBHðl",
        "urihash" : "buKmebaSmHMbBHðl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526869000,
        "sysconcepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; A57 processor ; subsections ; Cortex ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "attachmentparentid" : 4990154,
        "parentitem" : "5e907a958259fe2368e2b122",
        "concepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; A57 processor ; subsections ; Cortex ; programmers",
        "documenttype" : "html",
        "isattachment" : "4990154",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "02e6784b2ccf42fec39b05d23dc73936f6e19bfb0f2e01262f9570ff818e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b129",
        "transactionid" : 861313,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A57" ],
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242931780857,
        "sysisattachment" : "4990154",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990154,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720240851,
        "syssize" : 326,
        "sysdate" : 1648720242000,
        "haslayout" : "1",
        "topparent" : "4990154",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1639138634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242931780857,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "FirstSentences" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ..."
    }, {
      "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "excerpt" : "Change ... Second release for r1p3 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has ...",
      "firstSentences" : "ARM® Cortex®-A57 MPCore Processor Cryptography Extension Revision: r1p3 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM DDI0514G ARM DDI0514G ARM® Cortex®-A57 MPCore ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "ddi0514",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990154",
          "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
          "urihash" : "UGjW4v9ñ51Qsn6Ih",
          "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "systransactionid" : 861313,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1450386177000,
          "topparentid" : 4990154,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526869000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720247000,
          "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a958259fe2368e2b122",
          "transactionid" : 861313,
          "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A57" ],
          "date" : 1648720242000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0514:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720242632043213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4459,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720240851,
          "syssize" : 4459,
          "sysdate" : 1648720242000,
          "haslayout" : "1",
          "topparent" : "4990154",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990154,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720247000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0514/g/?lang=en",
          "modified" : 1639138634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720242632043213,
          "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysauthor" : "ARM",
        "sysurihash" : "8fIwM5wqAuPs8qEN",
        "urihash" : "8fIwM5wqAuPs8qEN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
        "keywords" : "Cortex-A, Cortex-A57",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "numberofpages" : 12,
        "sysconcepts" : "cryptography extension ; arm ; SHA1 ; instructions ; technical changes ; written agreement ; export laws ; party patents ; accelerator ; provisions ; conflicting ; Advanced SIMD ; trademark usage ; subsections ; functionality ; algorithms",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "attachmentparentid" : 4990154,
        "parentitem" : "5e907a958259fe2368e2b122",
        "concepts" : "cryptography extension ; arm ; SHA1 ; instructions ; technical changes ; written agreement ; export laws ; party patents ; accelerator ; provisions ; conflicting ; Advanced SIMD ; trademark usage ; subsections ; functionality ; algorithms",
        "documenttype" : "pdf",
        "isattachment" : "4990154",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "dd322c398b9c0c58320dd392b9db8660a522d8ed0ddcc5d956b379ec14de",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12f",
        "transactionid" : 861313,
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "subject" : "This document describes the instructions for the Cortex-A57 processor Cryptography extensions.",
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242810356471,
        "sysisattachment" : "4990154",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990154,
        "size" : 325346,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720242188,
        "syssubject" : "This document describes the instructions for the Cortex-A57 processor Cryptography extensions.",
        "syssize" : 325346,
        "sysdate" : 1648720242000,
        "topparent" : "4990154",
        "author" : "ARM",
        "label_version" : "r1p3",
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 450,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242810356471,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "Excerpt" : "Change ... Second release for r1p3 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has ...",
      "FirstSentences" : "ARM® Cortex®-A57 MPCore Processor Cryptography Extension Revision: r1p3 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM DDI0514G ARM DDI0514G ARM® Cortex®-A57 MPCore ..."
    }, {
      "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
        "urihash" : "UGjW4v9ñ51Qsn6Ih",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526869000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a958259fe2368e2b122",
        "transactionid" : 861313,
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "products" : [ "Cortex-A57" ],
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242632043213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4459,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720240851,
        "syssize" : 4459,
        "sysdate" : 1648720242000,
        "haslayout" : "1",
        "topparent" : "4990154",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0514/g/?lang=en",
        "modified" : 1639138634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242632043213,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Programmers Model ",
      "document_number" : "ddi0514",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990154",
      "sysurihash" : "s6kWvqI8hKDhII4R",
      "urihash" : "s6kWvqI8hKDhII4R",
      "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
      "systransactionid" : 861313,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1450386177000,
      "topparentid" : 4990154,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586526869000,
      "sysconcepts" : "engine ; programmers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
      "attachmentparentid" : 4990154,
      "parentitem" : "5e907a958259fe2368e2b122",
      "concepts" : "engine ; programmers",
      "documenttype" : "html",
      "isattachment" : "4990154",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720247000,
      "permanentid" : "1a25875dcb483a3368b87b1df0c5bc0f1aa3c9fd10067b1ffcd89643909d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a968259fe2368e2b128",
      "transactionid" : 861313,
      "title" : "Programmers Model ",
      "products" : [ "Cortex-A57" ],
      "date" : 1648720242000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0514:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720242964522165,
      "sysisattachment" : "4990154",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990154,
      "size" : 228,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720240851,
      "syssize" : 228,
      "sysdate" : 1648720242000,
      "haslayout" : "1",
      "topparent" : "4990154",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4990154,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720247000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0514/g/programmers-model?lang=en",
      "modified" : 1639138634000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720242964522165,
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
      "syscollection" : "default"
    },
    "Title" : "Programmers Model",
    "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "Excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A57",
    "FirstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model."
  }, {
    "title" : "ARM CoreTile Express A94 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e9db8569931941038de23d8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "excerpt" : "Date ... D ... First release for V2P-CA9 ... Eighth release for V2P-CA9 ... Ninth release for V2P-CA9 ... This document is protected by copyright and other related rights and the practice or ...",
    "firstSentences" : "ARM CoreTile Express A9×4 ... Cortex -A9 MPCore (V2P-CA9) Technical Reference Manual Copyright © 2009-2015, ARM. All rights reserved. ARM DUI 0448I (ID052115) ARM DUI 0448I ID052115 ARM CoreTile ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreTile Express A94 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A94 Technical Reference Manual ",
        "document_number" : "dui0448",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489154",
        "sysurihash" : "wWK64neGñFkjZEMd",
        "urihash" : "wWK64neGñFkjZEMd",
        "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432227361000,
        "topparentid" : 4489154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394645000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720221000,
        "permanentid" : "17a201f654d16eccb03c659540a30ef24812ea60f24cb757d694826f396a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8559931941038de2394",
        "transactionid" : 861312,
        "title" : "ARM CoreTile Express A94 Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648720221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0448:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720221694002108,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5569,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720219814,
        "syssize" : 5569,
        "sysdate" : 1648720221000,
        "haslayout" : "1",
        "topparent" : "4489154",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489154,
        "content_description" : "This book is for CoreTile Express A94 daughterboard.",
        "wordcount" : 380,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0448/i/?lang=en",
        "modified" : 1641902326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720221694002108,
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A94 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A9\\u00D74 ... It contains the following sections: Overview of the CoreTile Express A9\\u00D74 ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A9\\u00D74 daughterboard. It contains the following sections: Overview of the CoreTile Express A9\\u00D74 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A94 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A94 Technical Reference Manual ",
          "document_number" : "dui0448",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4489154",
          "sysurihash" : "wWK64neGñFkjZEMd",
          "urihash" : "wWK64neGñFkjZEMd",
          "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432227361000,
          "topparentid" : 4489154,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394645000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720221000,
          "permanentid" : "17a201f654d16eccb03c659540a30ef24812ea60f24cb757d694826f396a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db8559931941038de2394",
          "transactionid" : 861312,
          "title" : "ARM CoreTile Express A94 Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648720221000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0448:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720221694002108,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5569,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720219814,
          "syssize" : 5569,
          "sysdate" : 1648720221000,
          "haslayout" : "1",
          "topparent" : "4489154",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4489154,
          "content_description" : "This book is for CoreTile Express A94 daughterboard.",
          "wordcount" : 380,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720221000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0448/i/?lang=en",
          "modified" : 1641902326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720221694002108,
          "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A94 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "dui0448",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489154",
        "sysurihash" : "BceykO8lmkhCkFðf",
        "urihash" : "BceykO8lmkhCkFðf",
        "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432227361000,
        "topparentid" : 4489154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394645000,
        "sysconcepts" : "u00D74 daughterboard ; A9 MPCore test chip ; hardware ; power monitoring ; Powerup configuration ; Voltage ; Clocks",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4489154,
        "parentitem" : "5e9db8559931941038de2394",
        "concepts" : "u00D74 daughterboard ; A9 MPCore test chip ; hardware ; power monitoring ; Powerup configuration ; Voltage ; Clocks",
        "documenttype" : "html",
        "isattachment" : "4489154",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720221000,
        "permanentid" : "a077feec3ff75617ac3ddc36735bd05ba7317fa978c819640935d5f48714",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8559931941038de23a6",
        "transactionid" : 861312,
        "title" : "Hardware Description ",
        "products" : [ "Logictile Express" ],
        "date" : 1648720221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0448:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720221737703872,
        "sysisattachment" : "4489154",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4489154,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720219814,
        "syssize" : 409,
        "sysdate" : 1648720221000,
        "haslayout" : "1",
        "topparent" : "4489154",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489154,
        "content_description" : "This book is for CoreTile Express A94 daughterboard.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0448/i/hardware-description?lang=en",
        "modified" : 1641902326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720221737703872,
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "Excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A9\\u00D74 ... It contains the following sections: Overview of the CoreTile Express A9\\u00D74 ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A9\\u00D74 daughterboard. It contains the following sections: Overview of the CoreTile Express A9\\u00D74 ..."
    }, {
      "title" : "ARM CoreTile Express A94 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A94 Technical Reference Manual ",
        "document_number" : "dui0448",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489154",
        "sysurihash" : "wWK64neGñFkjZEMd",
        "urihash" : "wWK64neGñFkjZEMd",
        "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432227361000,
        "topparentid" : 4489154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394645000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720221000,
        "permanentid" : "17a201f654d16eccb03c659540a30ef24812ea60f24cb757d694826f396a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8559931941038de2394",
        "transactionid" : 861312,
        "title" : "ARM CoreTile Express A94 Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648720221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0448:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720221694002108,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5569,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720219814,
        "syssize" : 5569,
        "sysdate" : 1648720221000,
        "haslayout" : "1",
        "topparent" : "4489154",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489154,
        "content_description" : "This book is for CoreTile Express A94 daughterboard.",
        "wordcount" : 380,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0448/i/?lang=en",
        "modified" : 1641902326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720221694002108,
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A94 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    }, {
      "title" : "External clocks",
      "uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description/clocks/external-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "excerpt" : "External clocks Table 2-4 shows the external bus clocks generated by the motherboard and the optional ... External clock sources Function Frequency default, range Description AXISCLK 30MHz, ...",
      "firstSentences" : "External clocks Table 2-4 shows the external bus clocks generated by the motherboard and the optional daughterboard in Site 2: Table 2.4. External clock sources Function Frequency default, range ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A94 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A94 Technical Reference Manual ",
          "document_number" : "dui0448",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4489154",
          "sysurihash" : "wWK64neGñFkjZEMd",
          "urihash" : "wWK64neGñFkjZEMd",
          "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432227361000,
          "topparentid" : 4489154,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394645000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720221000,
          "permanentid" : "17a201f654d16eccb03c659540a30ef24812ea60f24cb757d694826f396a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db8559931941038de2394",
          "transactionid" : 861312,
          "title" : "ARM CoreTile Express A94 Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648720221000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0448:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720221694002108,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5569,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720219814,
          "syssize" : 5569,
          "sysdate" : 1648720221000,
          "haslayout" : "1",
          "topparent" : "4489154",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4489154,
          "content_description" : "This book is for CoreTile Express A94 daughterboard.",
          "wordcount" : 380,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720221000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0448/i/?lang=en",
          "modified" : 1641902326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720221694002108,
          "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A94 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "External clocks ",
        "document_number" : "dui0448",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489154",
        "sysurihash" : "sBDygztps5gebñMl",
        "urihash" : "sBDygztps5gebñMl",
        "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432227361000,
        "topparentid" : 4489154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394645000,
        "sysconcepts" : "test chip ; external clock ; motherboard ; AXI ; optimum timing ; generated double-rate ; slave port ; tile site ; Function Frequency ; optional daughterboard",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4489154,
        "parentitem" : "5e9db8559931941038de2394",
        "concepts" : "test chip ; external clock ; motherboard ; AXI ; optimum timing ; generated double-rate ; slave port ; tile site ; Function Frequency ; optional daughterboard",
        "documenttype" : "html",
        "isattachment" : "4489154",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720221000,
        "permanentid" : "c8f7a41462f25242ab050b140e82de94e980535af1240f90360f4e6e12dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8559931941038de23b0",
        "transactionid" : 861312,
        "title" : "External clocks ",
        "products" : [ "Logictile Express" ],
        "date" : 1648720221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0448:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720221700967117,
        "sysisattachment" : "4489154",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4489154,
        "size" : 711,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description/clocks/external-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720219796,
        "syssize" : 711,
        "sysdate" : 1648720221000,
        "haslayout" : "1",
        "topparent" : "4489154",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489154,
        "content_description" : "This book is for CoreTile Express A94 daughterboard.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description/clocks/external-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0448/i/hardware-description/clocks/external-clocks?lang=en",
        "modified" : 1641902326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720221700967117,
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
        "syscollection" : "default"
      },
      "Title" : "External clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description/clocks/external-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "Excerpt" : "External clocks Table 2-4 shows the external bus clocks generated by the motherboard and the optional ... External clock sources Function Frequency default, range Description AXISCLK 30MHz, ...",
      "FirstSentences" : "External clocks Table 2-4 shows the external bus clocks generated by the motherboard and the optional daughterboard in Site 2: Table 2.4. External clock sources Function Frequency default, range ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreTile Express A94 Technical Reference Manual ",
      "document_number" : "dui0448",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4489154",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "7UqEQ8SDakHg05CA",
      "urihash" : "7UqEQ8SDakHg05CA",
      "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
      "keywords" : "Versatile Express, CoreTile Express",
      "systransactionid" : 861312,
      "copyright" : "Copyright ©€2009-2015,  ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1432227361000,
      "topparentid" : 4489154,
      "numberofpages" : 62,
      "sysconcepts" : "daughterboards ; test chip ; interfaces ; motherboard ; shows ; signals ; frequencies ; display resolutions ; controller ; peripherals ; connectors ; configuration registers ; assignments ; arm ; documentation ; timing diagrams",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 4489154,
      "parentitem" : "5e9db8559931941038de2394",
      "concepts" : "daughterboards ; test chip ; interfaces ; motherboard ; shows ; signals ; frequencies ; display resolutions ; controller ; peripherals ; connectors ; configuration registers ; assignments ; arm ; documentation ; timing diagrams",
      "documenttype" : "pdf",
      "isattachment" : "4489154",
      "sysindexeddate" : 1648720222000,
      "permanentid" : "015200317d331c2818381bd17a4b57692915095fbbbd50f29e284585aa4e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9db8569931941038de23d8",
      "transactionid" : 861312,
      "title" : "ARM CoreTile Express A94 Technical Reference Manual ",
      "subject" : "CoreTile Express A9x4 Technical ReferenceManual for experienced hardware and software developers to aid the development of ARM-based products using the CoreTile Express A9x4 daughterboard with the Motherboard Express µATX as part of a development system.",
      "date" : 1648720222000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0448:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720222577504182,
      "sysisattachment" : "4489154",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4489154,
      "size" : 636649,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e9db8569931941038de23d8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720221433,
      "syssubject" : "CoreTile Express A9x4 Technical ReferenceManual for experienced hardware and software developers to aid the development of ARM-based products using the CoreTile Express A9x4 daughterboard with the Motherboard Express µATX as part of a development system.",
      "syssize" : 636649,
      "sysdate" : 1648720222000,
      "topparent" : "4489154",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4489154,
      "content_description" : "This book is for CoreTile Express A94 daughterboard.",
      "wordcount" : 1768,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720222000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e9db8569931941038de23d8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720222577504182,
      "uri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreTile Express A94 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e9db8569931941038de23d8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "Excerpt" : "Date ... D ... First release for V2P-CA9 ... Eighth release for V2P-CA9 ... Ninth release for V2P-CA9 ... This document is protected by copyright and other related rights and the practice or ...",
    "FirstSentences" : "ARM CoreTile Express A9×4 ... Cortex -A9 MPCore (V2P-CA9) Technical Reference Manual Copyright © 2009-2015, ARM. All rights reserved. ARM DUI 0448I (ID052115) ARM DUI 0448I ID052115 ARM CoreTile ..."
  }, {
    "title" : "CoreSight ETM-M4 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8ecc36c5ee7d4a00693f2f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "excerpt" : "Copyright © 2009, 2010 ARM Limited. ... Contents ... CoreSight ETM-M4 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0440C ... ID070610 ... 1.4",
    "firstSentences" : "CoreSight ETM-M4 Revision: r0p1 Technical Reference Manual Copyright © 2009, 2010 ARM Limited. All rights reserved. ARM DDI 0440C (ID070610) ARM DDI 0440C ID070610 CoreSight ETM-M4 Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-M4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
      "excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-M4 Technical Reference Manual ",
        "document_number" : "ddi0440",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509559",
        "sysurihash" : "CjuEDtfibXS18ðXI",
        "urihash" : "CjuEDtfibXS18ðXI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1278436313000,
        "topparentid" : 3509559,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586416690000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720195000,
        "permanentid" : "0957aab2a41d09241fd1606afc773438b2d3a48a3afecc14c4331e894ceb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ecc32c5ee7d4a00693e5f",
        "transactionid" : 861312,
        "title" : "CoreSight ETM-M4 Technical Reference Manual ",
        "products" : [ "Cortex-M4" ],
        "date" : 1648720195000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0440:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720195179570673,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720192476,
        "syssize" : 1961,
        "sysdate" : 1648720195000,
        "haslayout" : "1",
        "topparent" : "3509559",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509559,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0440/c/?lang=en",
        "modified" : 1639131504000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720195179570673,
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-M4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
      "Excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM-M4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
      "excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-M4 Technical Reference Manual ",
        "document_number" : "ddi0440",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509559",
        "sysurihash" : "CjuEDtfibXS18ðXI",
        "urihash" : "CjuEDtfibXS18ðXI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1278436313000,
        "topparentid" : 3509559,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586416690000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720195000,
        "permanentid" : "0957aab2a41d09241fd1606afc773438b2d3a48a3afecc14c4331e894ceb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ecc32c5ee7d4a00693e5f",
        "transactionid" : 861312,
        "title" : "CoreSight ETM-M4 Technical Reference Manual ",
        "products" : [ "Cortex-M4" ],
        "date" : 1648720195000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0440:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720195179570673,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720192476,
        "syssize" : 1961,
        "sysdate" : 1648720195000,
        "haslayout" : "1",
        "topparent" : "3509559",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509559,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0440/c/?lang=en",
        "modified" : 1639131504000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720195179570673,
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-M4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
      "Excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    }, {
      "title" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0",
      "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "excerpt" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 The ETM_ITATBCTR0 characteristics are: Purpose Integration test. Usage constraints You must set bit [0] of ETMITCTRL to use this register.",
      "firstSentences" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 The ETM_ITATBCTR0 characteristics are: Purpose Integration test. Usage constraints You must set bit [0] of ETMITCTRL to use this register.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-M4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
        "excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-M4 Technical Reference Manual ",
          "document_number" : "ddi0440",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509559",
          "sysurihash" : "CjuEDtfibXS18ðXI",
          "urihash" : "CjuEDtfibXS18ðXI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1278436313000,
          "topparentid" : 3509559,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586416690000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720195000,
          "permanentid" : "0957aab2a41d09241fd1606afc773438b2d3a48a3afecc14c4331e894ceb",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ecc32c5ee7d4a00693e5f",
          "transactionid" : 861312,
          "title" : "CoreSight ETM-M4 Technical Reference Manual ",
          "products" : [ "Cortex-M4" ],
          "date" : 1648720195000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0440:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720195179570673,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720192476,
          "syssize" : 1961,
          "sysdate" : 1648720195000,
          "haslayout" : "1",
          "topparent" : "3509559",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509559,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720195000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0440/c/?lang=en",
          "modified" : 1639131504000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720195179570673,
          "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-M4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
        "Excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 ",
        "document_number" : "ddi0440",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509559",
        "sysurihash" : "AZNyOmVRpRk4pP5u",
        "urihash" : "AZNyOmVRpRk4pP5u",
        "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1278436313000,
        "topparentid" : 3509559,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586416690000,
        "sysconcepts" : "ETM ; assignments ; ITATBCTR0 ; register ; Usage constraints ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "attachmentparentid" : 3509559,
        "parentitem" : "5e8ecc32c5ee7d4a00693e5f",
        "concepts" : "ETM ; assignments ; ITATBCTR0 ; register ; Usage constraints ; Configurations",
        "documenttype" : "html",
        "isattachment" : "3509559",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720195000,
        "permanentid" : "fd594af1db1ce9a2df03d5a83cd3e5a9beb6b38a78beb15e5ff7e60d8be7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ecc35c5ee7d4a00693ee9",
        "transactionid" : 861312,
        "title" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1648720195000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0440:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720195160323393,
        "sysisattachment" : "3509559",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509559,
        "size" : 707,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720192429,
        "syssize" : 707,
        "sysdate" : 1648720195000,
        "haslayout" : "1",
        "topparent" : "3509559",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509559,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0440/c/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0?lang=en",
        "modified" : 1639131504000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720195160323393,
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
        "syscollection" : "default"
      },
      "Title" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0",
      "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "Excerpt" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 The ETM_ITATBCTR0 characteristics are: Purpose Integration test. Usage constraints You must set bit [0] of ETMITCTRL to use this register.",
      "FirstSentences" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 The ETM_ITATBCTR0 characteristics are: Purpose Integration test. Usage constraints You must set bit [0] of ETMITCTRL to use this register."
    }, {
      "title" : "Main Control Register, ETMCR",
      "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/main-control-register--etmcr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "excerpt" : "[9] Debug request control When set to 1 and the trigger event occurs, the ETMDBGRQ output ... This enables the ARM processor to be forced into Debug state. ... An ETM reset sets this bit to 0.",
      "firstSentences" : "Main Control Register, ETMCR The ETMCR characteristics are: Purpose Controls general operation of the ETM, such as whether tracing is enabled. Usage constraints There are no usage constraints.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-M4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
        "excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-M4 Technical Reference Manual ",
          "document_number" : "ddi0440",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509559",
          "sysurihash" : "CjuEDtfibXS18ðXI",
          "urihash" : "CjuEDtfibXS18ðXI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1278436313000,
          "topparentid" : 3509559,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586416690000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720195000,
          "permanentid" : "0957aab2a41d09241fd1606afc773438b2d3a48a3afecc14c4331e894ceb",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ecc32c5ee7d4a00693e5f",
          "transactionid" : 861312,
          "title" : "CoreSight ETM-M4 Technical Reference Manual ",
          "products" : [ "Cortex-M4" ],
          "date" : 1648720195000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0440:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720195179570673,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720192476,
          "syssize" : 1961,
          "sysdate" : 1648720195000,
          "haslayout" : "1",
          "topparent" : "3509559",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509559,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720195000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0440/c/?lang=en",
          "modified" : 1639131504000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720195179570673,
          "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-M4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
        "Excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Main Control Register, ETMCR ",
        "document_number" : "ddi0440",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509559",
        "sysurihash" : "mGgBo9zs9wbdñPQ4",
        "urihash" : "mGgBo9zs9wbdñPQ4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1278436313000,
        "topparentid" : 3509559,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586416690000,
        "sysconcepts" : "ETM ; registers ; usage constraints ; shows the ETMCR ; assignments ; FIFOFULL output ; trace ; software tools ; external pins ; program flow ; trigger event ; request control ; memory image of the code ; corruption",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "attachmentparentid" : 3509559,
        "parentitem" : "5e8ecc32c5ee7d4a00693e5f",
        "concepts" : "ETM ; registers ; usage constraints ; shows the ETMCR ; assignments ; FIFOFULL output ; trace ; software tools ; external pins ; program flow ; trigger event ; request control ; memory image of the code ; corruption",
        "documenttype" : "html",
        "isattachment" : "3509559",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720195000,
        "permanentid" : "ef7fe9264d05a51640cb96dca66974959e661200134a8238ed3f3a9cc499",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ecc35c5ee7d4a00693ec0",
        "transactionid" : 861312,
        "title" : "Main Control Register, ETMCR ",
        "products" : [ "Cortex-M4" ],
        "date" : 1648720195000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0440:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720195144796148,
        "sysisattachment" : "3509559",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509559,
        "size" : 3499,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/main-control-register--etmcr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720192429,
        "syssize" : 3499,
        "sysdate" : 1648720195000,
        "haslayout" : "1",
        "topparent" : "3509559",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509559,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
        "wordcount" : 218,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/main-control-register--etmcr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0440/c/programmers-model/register-descriptions/main-control-register--etmcr?lang=en",
        "modified" : 1639131504000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720195144796148,
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
        "syscollection" : "default"
      },
      "Title" : "Main Control Register, ETMCR",
      "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/main-control-register--etmcr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "Excerpt" : "[9] Debug request control When set to 1 and the trigger event occurs, the ETMDBGRQ output ... This enables the ARM processor to be forced into Debug state. ... An ETM reset sets this bit to 0.",
      "FirstSentences" : "Main Control Register, ETMCR The ETMCR characteristics are: Purpose Controls general operation of the ETM, such as whether tracing is enabled. Usage constraints There are no usage constraints."
    } ],
    "totalNumberOfChildResults" : 41,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight ETM-M4 Technical Reference Manual ",
      "document_number" : "ddi0440",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3509559",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "KCMZDðrxLXoaVwix",
      "urihash" : "KCMZDðrxLXoaVwix",
      "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
      "keywords" : "Trace Macrocells (ETM), CoreSight for Cortex-M, CoreSight, CoreSight Architecture, On-chip Debug & Trace",
      "systransactionid" : 861312,
      "copyright" : "Copyright ©€2009, 2010 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1278436313000,
      "topparentid" : 3509559,
      "numberofpages" : 55,
      "sysconcepts" : "instructions ; ETM ; functionality ; programming ; architecture ; assignments ; register summary ; usage constraints ; controllers ; books ; configuration options ; documentation ; ARM ; integration ; M4 ; macrocell",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "attachmentparentid" : 3509559,
      "parentitem" : "5e8ecc32c5ee7d4a00693e5f",
      "concepts" : "instructions ; ETM ; functionality ; programming ; architecture ; assignments ; register summary ; usage constraints ; controllers ; books ; configuration options ; documentation ; ARM ; integration ; M4 ; macrocell",
      "documenttype" : "pdf",
      "isattachment" : "3509559",
      "sysindexeddate" : 1648720196000,
      "permanentid" : "1b59e3cb940257dc48dd48724f5faad9e6cda214fa3627d5e2358fca5d5c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8ecc36c5ee7d4a00693f2f",
      "transactionid" : 861312,
      "title" : "CoreSight ETM-M4 Technical Reference Manual ",
      "subject" : "ARM CoreSight ETM-M4 Technical Reference Manual, TRM. The guide is PDF reference documentation for the Embedded Trace Macrocell and provides functional descriptions and register and signal definitions. It also describes its interface to the Cortex-M4 processor.",
      "date" : 1648720196000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0440:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720196685454634,
      "sysisattachment" : "3509559",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3509559,
      "size" : 456972,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8ecc36c5ee7d4a00693f2f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720193936,
      "syssubject" : "ARM CoreSight ETM-M4 Technical Reference Manual, TRM. The guide is PDF reference documentation for the Embedded Trace Macrocell and provides functional descriptions and register and signal definitions. It also describes its interface to the Cortex-M4 processor.",
      "syssize" : 456972,
      "sysdate" : 1648720196000,
      "topparent" : "3509559",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3509559,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
      "wordcount" : 1431,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720196000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8ecc36c5ee7d4a00693f2f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720196685454634,
      "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-M4 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8ecc36c5ee7d4a00693f2f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "Excerpt" : "Copyright © 2009, 2010 ARM Limited. ... Contents ... CoreSight ETM-M4 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0440C ... ID070610 ... 1.4",
    "FirstSentences" : "CoreSight ETM-M4 Revision: r0p1 Technical Reference Manual Copyright © 2009, 2010 ARM Limited. All rights reserved. ARM DDI 0440C (ID070610) ARM DDI 0440C ID070610 CoreSight ETM-M4 Technical ..."
  }, {
    "title" : "ETM11RV Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "excerpt" : "B ... ARM DDI 0233B Contents ... Chapter 3 ... ARM DDI 0233B ... Preface ... About this book ... x Feedback ... xiv ... Introduction ... About the ETM11RV ... 1-2 ETM11RV configuration ... 1-3",
    "firstSentences" : "ETM11RV Revision: r0p1 Technical Reference Manual Copyright © 2002-2003 ARM Limited. All rights reserved. ARM DDI 0233B ii ETM11RV Technical Reference Manual Copyright © 2002-2003 ARM Limited. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM11RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM11RV Technical Reference Manual ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "6urSg9SMtwhwH74s",
        "urihash" : "6urSg9SMtwhwH74s",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720188000,
        "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a3174",
        "transactionid" : 861312,
        "title" : "ETM11RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720188000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720188005634461,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1838,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185735,
        "syssize" : 1838,
        "sysdate" : 1648720188000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720188000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720188005634461,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM11RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM11RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM11RV Technical Reference Manual ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "6urSg9SMtwhwH74s",
        "urihash" : "6urSg9SMtwhwH74s",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720188000,
        "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a3174",
        "transactionid" : 861312,
        "title" : "ETM11RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720188000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720188005634461,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1838,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185735,
        "syssize" : 1838,
        "sysdate" : 1648720188000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720188000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720188005634461,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM11RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Trace port timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "excerpt" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% ... Figure B.2.",
      "firstSentences" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% Tohtracedata TRACEDATA output hold ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM11RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM11RV Technical Reference Manual ",
          "document_number" : "ddi0233",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474455",
          "sysurihash" : "6urSg9SMtwhwH74s",
          "urihash" : "6urSg9SMtwhwH74s",
          "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176470857000,
          "topparentid" : 3474455,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369341000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720188000,
          "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e133dfd977155116a3174",
          "transactionid" : 861312,
          "title" : "ETM11RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648720188000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0233:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720188005634461,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1838,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720185735,
          "syssize" : 1838,
          "sysdate" : 1648720188000,
          "haslayout" : "1",
          "topparent" : "3474455",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474455,
          "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720188000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0233/b/?lang=en",
          "modified" : 1638976728000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720188005634461,
          "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM11RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trace port timing parameters ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "UCxðWQJvmrOtgpkm",
        "urihash" : "UCxðWQJvmrOtgpkm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "timing parameters ; TRACEREADY input ; ETMEN output ; rising ; Tohtrigger TRIGGER",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3474455,
        "parentitem" : "5e8e133dfd977155116a3174",
        "concepts" : "timing parameters ; TRACEREADY input ; ETMEN output ; rising ; Tohtrigger TRIGGER",
        "documenttype" : "html",
        "isattachment" : "3474455",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720187000,
        "permanentid" : "028ac4fb31e8f748277004c06631f6a3a0a41a134473bf66a95cb84cbd0a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a319c",
        "transactionid" : 861312,
        "title" : "Trace port timing parameters ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720187000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720187966459545,
        "sysisattachment" : "3474455",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474455,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185722,
        "syssize" : 1017,
        "sysdate" : 1648720187000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720187966459545,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Trace port timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "Excerpt" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% ... Figure B.2.",
      "FirstSentences" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% Tohtracedata TRACEDATA output hold ..."
    }, {
      "title" : "Control signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "excerpt" : "Control signal timing parameters Table B.5 shows the control signal parameters. Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ... Figure B.5.",
      "firstSentences" : "Control signal timing parameters Table B.5 shows the control signal parameters. Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ETMPWRUP output hold ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM11RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM11RV Technical Reference Manual ",
          "document_number" : "ddi0233",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474455",
          "sysurihash" : "6urSg9SMtwhwH74s",
          "urihash" : "6urSg9SMtwhwH74s",
          "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176470857000,
          "topparentid" : 3474455,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369341000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720188000,
          "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e133dfd977155116a3174",
          "transactionid" : 861312,
          "title" : "ETM11RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648720188000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0233:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720188005634461,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1838,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720185735,
          "syssize" : 1838,
          "sysdate" : 1648720188000,
          "haslayout" : "1",
          "topparent" : "3474455",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474455,
          "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720188000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0233/b/?lang=en",
          "modified" : 1638976728000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720188005634461,
          "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM11RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Control signal timing parameters ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "EcntpqkEAP1qy1uW",
        "urihash" : "EcntpqkEAP1qy1uW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "control signal ; timing parameters ; shows",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3474455,
        "parentitem" : "5e8e133dfd977155116a3174",
        "concepts" : "control signal ; timing parameters ; shows",
        "documenttype" : "html",
        "isattachment" : "3474455",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720187000,
        "permanentid" : "80f07a6b6c935b93df9df18cb3695edb27f9da2fc1b965c6f6916f243cd5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a319f",
        "transactionid" : 861312,
        "title" : "Control signal timing parameters ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720187000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720187965425501,
        "sysisattachment" : "3474455",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474455,
        "size" : 723,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185735,
        "syssize" : 723,
        "sysdate" : 1648720187000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720187965425501,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Control signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "Excerpt" : "Control signal timing parameters Table B.5 shows the control signal parameters. Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ... Figure B.5.",
      "FirstSentences" : "Control signal timing parameters Table B.5 shows the control signal parameters. Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ETMPWRUP output hold ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ETM11RV Technical Reference Manual ",
      "document_number" : "ddi0233",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474455",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "aL7P1t1N4lLLe7y5",
      "urihash" : "aL7P1t1N4lLLe7y5",
      "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
      "keywords" : "Embedded Trace Macrocell, ETM11RV",
      "systransactionid" : 861312,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176470857000,
      "topparentid" : 3474455,
      "numberofpages" : 68,
      "sysconcepts" : "ETM ; registers ; scan chain ; controlling ; programming ; ARM ; documentation ; ETM11RV ; manuals ; tracing ; conventions ; corrections ; trigger condition ; JTAG ; external inputs ; coprocessor accesses",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 3474455,
      "parentitem" : "5e8e133dfd977155116a3174",
      "concepts" : "ETM ; registers ; scan chain ; controlling ; programming ; ARM ; documentation ; ETM11RV ; manuals ; tracing ; conventions ; corrections ; trigger condition ; JTAG ; external inputs ; coprocessor accesses",
      "documenttype" : "pdf",
      "isattachment" : "3474455",
      "sysindexeddate" : 1648720189000,
      "permanentid" : "3415bb35e8777a44054bf82dd23ea50c8fc98484084930658715e8371bc3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e133dfd977155116a31a7",
      "transactionid" : 861312,
      "title" : "ETM11RV Technical Reference Manual ",
      "subject" : "Embedded Trace Macrocell ",
      "date" : 1648720189000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0233:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720189194968126,
      "sysisattachment" : "3474455",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474455,
      "size" : 798409,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720187316,
      "syssubject" : "Embedded Trace Macrocell ",
      "syssize" : 798409,
      "sysdate" : 1648720189000,
      "topparent" : "3474455",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3474455,
      "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
      "wordcount" : 1288,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720189000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720189194968126,
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
      "syscollection" : "default"
    },
    "Title" : "ETM11RV Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "Excerpt" : "B ... ARM DDI 0233B Contents ... Chapter 3 ... ARM DDI 0233B ... Preface ... About this book ... x Feedback ... xiv ... Introduction ... About the ETM11RV ... 1-2 ETM11RV configuration ... 1-3",
    "FirstSentences" : "ETM11RV Revision: r0p1 Technical Reference Manual Copyright © 2002-2003 ARM Limited. All rights reserved. ARM DDI 0233B ii ETM11RV Technical Reference Manual Copyright © 2002-2003 ARM Limited. All ..."
  }, {
    "title" : "Jazelle Main Configuration Register",
    "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "excerpt" : "Table 5.4. ... Otherwise, call the appropriate handlers in the VM Implementation Table. ... [25:1] ... <Rd>, c2, c0, 0 ; Write JMCR Jazelle Main Configuration Register Cortex-A5",
    "firstSentences" : "Jazelle Main Configuration Register The JMCR characteristics are: Purpose Describes the Jazelle hardware configuration and its behavior. Usage constraints Only accessible in privileged modes.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A5 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
      "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "gpPinfi9XBT7tZME",
        "urihash" : "gpPinfi9XBT7tZME",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083383000,
        "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0888295d1e18d387d5",
        "transactionid" : 863734,
        "title" : "Cortex-A5 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649083383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083383985174602,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1843,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083237075,
        "syssize" : 1843,
        "sysdate" : 1649083383000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083383985174602,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A5 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
      "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
    },
    "childResults" : [ {
      "title" : "TLB Type Register",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "excerpt" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of ... The Cortex-A5 MPCore processor does not implement this feature, so this register always ...",
      "firstSentences" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of lockable entries for the TLB. The Cortex-A5 MPCore processor does not implement this feature, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
          "document_number" : "ddi0434",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4986612",
          "sysurihash" : "gpPinfi9XBT7tZME",
          "urihash" : "gpPinfi9XBT7tZME",
          "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1455116973000,
          "topparentid" : 4986612,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375688000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083383000,
          "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0888295d1e18d387d5",
          "transactionid" : 863734,
          "title" : "Cortex-A5 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649083383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0434:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083383985174602,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1843,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083237075,
          "syssize" : 1843,
          "sysdate" : 1649083383000,
          "haslayout" : "1",
          "topparent" : "4986612",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4986612,
          "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0434/c/?lang=en",
          "modified" : 1639130481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083383985174602,
          "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TLB Type Register ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "6MILWNMuziwecqVA",
        "urihash" : "6MILWNMuziwecqVA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
        "systransactionid" : 861270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "MPCore processor ; RAZ ; register ; feature ; Cortex",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4986612,
        "parentitem" : "5e8e2c0888295d1e18d387d5",
        "concepts" : "MPCore processor ; RAZ ; register ; feature ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4986612",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718135000,
        "permanentid" : "1a5b1f8d571aa0e53294d26631c23248f173702cf955e050e6eb09378afd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0988295d1e18d38861",
        "transactionid" : 861270,
        "title" : "TLB Type Register ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718135409265721,
        "sysisattachment" : "4986612",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4986612,
        "size" : 251,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718121023,
        "syssize" : 251,
        "sysdate" : 1648718135000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718135409265721,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
        "syscollection" : "default"
      },
      "Title" : "TLB Type Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "Excerpt" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of ... The Cortex-A5 MPCore processor does not implement this feature, so this register always ...",
      "FirstSentences" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of lockable entries for the TLB. The Cortex-A5 MPCore processor does not implement this feature, ..."
    }, {
      "title" : "Authentication signals",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "excerpt" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along ... Authentication signals are used to configure the processor so its activity can only ...",
      "firstSentences" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along with their associated debug permissions. Authentication signals are used to configure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
          "document_number" : "ddi0434",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4986612",
          "sysurihash" : "gpPinfi9XBT7tZME",
          "urihash" : "gpPinfi9XBT7tZME",
          "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1455116973000,
          "topparentid" : 4986612,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375688000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083383000,
          "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0888295d1e18d387d5",
          "transactionid" : 863734,
          "title" : "Cortex-A5 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649083383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0434:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083383985174602,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1843,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083237075,
          "syssize" : 1843,
          "sysdate" : 1649083383000,
          "haslayout" : "1",
          "topparent" : "4986612",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4986612,
          "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0434/c/?lang=en",
          "modified" : 1639130481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083383985174602,
          "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Authentication signals ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "FtMjqmMABQpyQ07r",
        "urihash" : "FtMjqmMABQpyQ07r",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
        "systransactionid" : 861270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "Authentication signals ; DBGEN ; security ; Non-secure ; performance counters ; equals b00 ; restrictions SPIDEN ; behavior of the core ; list of the valid",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4986612,
        "parentitem" : "5e8e2c0888295d1e18d387d5",
        "concepts" : "Authentication signals ; DBGEN ; security ; Non-secure ; performance counters ; equals b00 ; restrictions SPIDEN ; behavior of the core ; list of the valid",
        "documenttype" : "html",
        "isattachment" : "4986612",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718135000,
        "permanentid" : "968e1aaa29d2a5179699b92a9f8943a755a26eb488a0feeb695676e89e2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0a88295d1e18d38926",
        "transactionid" : 861270,
        "title" : "Authentication signals ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718135406570390,
        "sysisattachment" : "4986612",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4986612,
        "size" : 1283,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718121289,
        "syssize" : 1283,
        "sysdate" : 1648718135000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718135406570390,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
        "syscollection" : "default"
      },
      "Title" : "Authentication signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "Excerpt" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along ... Authentication signals are used to configure the processor so its activity can only ...",
      "FirstSentences" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along with their associated debug permissions. Authentication signals are used to configure the ..."
    }, {
      "title" : "Data side memory system",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "excerpt" : "O Owned. ... Writing large blocks of data like this can pollute the cache with unnecessary data. ... In parallel to the data cache invalidate, the DCU also sends an invalidate-all request to ...",
      "firstSentences" : "Data side memory system The data side memory system is described in: Data Cache Unit Store Buffer Bus Interface Unit and SCU interface. Data Cache Unit The Data Cache Unit (DCU) consists of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
          "document_number" : "ddi0434",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4986612",
          "sysurihash" : "gpPinfi9XBT7tZME",
          "urihash" : "gpPinfi9XBT7tZME",
          "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1455116973000,
          "topparentid" : 4986612,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375688000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083383000,
          "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0888295d1e18d387d5",
          "transactionid" : 863734,
          "title" : "Cortex-A5 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649083383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0434:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083383985174602,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1843,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083237075,
          "syssize" : 1843,
          "sysdate" : 1649083383000,
          "haslayout" : "1",
          "topparent" : "4986612",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4986612,
          "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0434/c/?lang=en",
          "modified" : 1639130481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083383985174602,
          "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Data side memory system ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "pf255TRSJ3VRkB5w",
        "urihash" : "pf255TRSJ3VRkB5w",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
        "systransactionid" : 861270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "data cache ; DCU ; accesses ; memory ; dirty ; requesting ; RAMs ; A5 MPCore ; SCU interface ; linefills ; local processor ; instructions ; transactions ; L1RSTDISABLE ; functionality ; coherency",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4986612,
        "parentitem" : "5e8e2c0888295d1e18d387d5",
        "concepts" : "data cache ; DCU ; accesses ; memory ; dirty ; requesting ; RAMs ; A5 MPCore ; SCU interface ; linefills ; local processor ; instructions ; transactions ; L1RSTDISABLE ; functionality ; coherency",
        "documenttype" : "html",
        "isattachment" : "4986612",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718135000,
        "permanentid" : "c48c324bb616127df840c9c892a098d78cf0a8ef5fe374b03b0aa7d3126d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0888295d1e18d3881c",
        "transactionid" : 861270,
        "title" : "Data side memory system ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718135396209291,
        "sysisattachment" : "4986612",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4986612,
        "size" : 5260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718121289,
        "syssize" : 5260,
        "sysdate" : 1648718135000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 307,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718135396209291,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
        "syscollection" : "default"
      },
      "Title" : "Data side memory system",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "Excerpt" : "O Owned. ... Writing large blocks of data like this can pollute the cache with unnecessary data. ... In parallel to the data cache invalidate, the DCU also sends an invalidate-all request to ...",
      "FirstSentences" : "Data side memory system The data side memory system is described in: Data Cache Unit Store Buffer Bus Interface Unit and SCU interface. Data Cache Unit The Data Cache Unit (DCU) consists of the ..."
    } ],
    "totalNumberOfChildResults" : 297,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Jazelle Main Configuration Register ",
      "document_number" : "ddi0434",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4986612",
      "sysurihash" : "HVo2tðKqwCanpzTh",
      "urihash" : "HVo2tðKqwCanpzTh",
      "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
      "systransactionid" : 861270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1455116973000,
      "topparentid" : 4986612,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375688000,
      "sysconcepts" : "assignments ; shows ; object field ; Jazelle state ; floating-point opcodes ; handlers ; array operations ; register summary",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4986612,
      "parentitem" : "5e8e2c0888295d1e18d387d5",
      "concepts" : "assignments ; shows ; object field ; Jazelle state ; floating-point opcodes ; handlers ; array operations ; register summary",
      "documenttype" : "html",
      "isattachment" : "4986612",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718135000,
      "permanentid" : "6552fcdc76fa82546937c2ca05347224f62ac82888022512bc04aab11fce",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c0988295d1e18d38898",
      "transactionid" : 861270,
      "title" : "Jazelle Main Configuration Register ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648718135000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0434:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718135434778246,
      "sysisattachment" : "4986612",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4986612,
      "size" : 2524,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718121195,
      "syssize" : 2524,
      "sysdate" : 1648718135000,
      "haslayout" : "1",
      "topparent" : "4986612",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4986612,
      "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
      "wordcount" : 143,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718135000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
      "modified" : 1639130481000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718135434778246,
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
      "syscollection" : "default"
    },
    "Title" : "Jazelle Main Configuration Register",
    "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "Excerpt" : "Table 5.4. ... Otherwise, call the appropriate handlers in the VM Implementation Table. ... [25:1] ... <Rd>, c2, c0, 0 ; Write JMCR Jazelle Main Configuration Register Cortex-A5",
    "FirstSentences" : "Jazelle Main Configuration Register The JMCR characteristics are: Purpose Describes the Jazelle hardware configuration and its behavior. Usage constraints Only accessible in privileged modes."
  }, {
    "title" : "Programmers model",
    "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "excerpt" : "Reading from the TIMERXLOAD register at any time after the two writes have occurred ... Figure 4.9. ... Table 4.10. ... [7] Timer Enable Enable bit: 0 Timer disabled, default. ... Table 4.11.",
    "firstSentences" : "Programmers model Table 4.9 shows the timer registers. Table 4.9. Timer memory map Name Base offset Type Width Reset value Description TIMER1LOAD 0x00 RW 32 0x00000000 See LOAD register.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
      "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "FOx72KHCsH3ZUYLA",
        "urihash" : "FOx72KHCsH3ZUYLA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083350000,
        "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224a7100066a414f7727",
        "transactionid" : 863734,
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1649083350000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083350277391210,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4162,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083223814,
        "syssize" : 4162,
        "sysdate" : 1649083350000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083350000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083350277391210,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
      "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Limitations",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "excerpt" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not ... Limitations Cortex-M System Design Kit",
      "firstSentences" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not selected. Limitations Cortex-M System Design Kit",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "document_number" : "ddi0479",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4886451",
          "sysurihash" : "FOx72KHCsH3ZUYLA",
          "urihash" : "FOx72KHCsH3ZUYLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1510004889000,
          "topparentid" : 4886451,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586438730000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083350000,
          "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f224a7100066a414f7727",
          "transactionid" : 863734,
          "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "products" : [ "Cortex-M System Design Kit" ],
          "date" : 1649083350000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0479:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083350277391210,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4162,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083223814,
          "syssize" : 4162,
          "sysdate" : 1649083350000,
          "haslayout" : "1",
          "topparent" : "4886451",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4886451,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083350000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0479/d/?lang=en",
          "modified" : 1639134142000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083350277391210,
          "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Limitations ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "iirkSVYpNPZTplnT",
        "urihash" : "iirkSVYpNPZTplnT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
        "systransactionid" : 861269,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "limitations ; downstream slave ; AHB bit-band",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "attachmentparentid" : 4886451,
        "parentitem" : "5e8f224a7100066a414f7727",
        "concepts" : "limitations ; downstream slave ; AHB bit-band",
        "documenttype" : "html",
        "isattachment" : "4886451",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718124000,
        "permanentid" : "633b7c0beed3c269541ec36b92c5b12ef1bb372b77a46285a896b0e3221b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224b7100066a414f7757",
        "transactionid" : 861269,
        "title" : "Limitations ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1648718124000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718124742873063,
        "sysisattachment" : "4886451",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4886451,
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718113405,
        "syssize" : 194,
        "sysdate" : 1648718124000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718124000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718124742873063,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
        "syscollection" : "default"
      },
      "Title" : "Limitations",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "Excerpt" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not ... Limitations Cortex-M System Design Kit",
      "FirstSentences" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not selected. Limitations Cortex-M System Design Kit"
    }, {
      "title" : "Reset requirements",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "excerpt" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master ... The slave reset must be asserted for at least two slave clock cycles.",
      "firstSentences" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master resets must become asserted together, from not asserted. The slave reset must be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "document_number" : "ddi0479",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4886451",
          "sysurihash" : "FOx72KHCsH3ZUYLA",
          "urihash" : "FOx72KHCsH3ZUYLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1510004889000,
          "topparentid" : 4886451,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586438730000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083350000,
          "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f224a7100066a414f7727",
          "transactionid" : 863734,
          "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "products" : [ "Cortex-M System Design Kit" ],
          "date" : 1649083350000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0479:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083350277391210,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4162,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083223814,
          "syssize" : 4162,
          "sysdate" : 1649083350000,
          "haslayout" : "1",
          "topparent" : "4886451",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4886451,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083350000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0479/d/?lang=en",
          "modified" : 1639134142000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083350277391210,
          "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Reset requirements ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "TdzxcPdDðk9hXkmO",
        "urihash" : "TdzxcPdDðk9hXkmO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
        "systransactionid" : 861269,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "reset ; deasserted synchronously ; clock cycles ; AHB ; asynchronous bridge ; shows",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "attachmentparentid" : 4886451,
        "parentitem" : "5e8f224a7100066a414f7727",
        "concepts" : "reset ; deasserted synchronously ; clock cycles ; AHB ; asynchronous bridge ; shows",
        "documenttype" : "html",
        "isattachment" : "4886451",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718123000,
        "permanentid" : "6d9355abecdc48ee02817f6de7d9b5a1657b339a81baea0dd4a0862d5fb7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224b7100066a414f778a",
        "transactionid" : 861269,
        "title" : "Reset requirements ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1648718123000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718123964502654,
        "sysisattachment" : "4886451",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4886451,
        "size" : 617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718113468,
        "syssize" : 617,
        "sysdate" : 1648718123000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718123000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718123964502654,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
        "syscollection" : "default"
      },
      "Title" : "Reset requirements",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "Excerpt" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master ... The slave reset must be asserted for at least two slave clock cycles.",
      "FirstSentences" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master resets must become asserted together, from not asserted. The slave reset must be ..."
    }, {
      "title" : "AHB default slave",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "excerpt" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus ... A zero wait state OKAY response is generated for IDLE or BUSY transfers, and an ERROR ...",
      "firstSentences" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus master accesses an undefined address. A zero wait state OKAY response is generated for IDLE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "document_number" : "ddi0479",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4886451",
          "sysurihash" : "FOx72KHCsH3ZUYLA",
          "urihash" : "FOx72KHCsH3ZUYLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1510004889000,
          "topparentid" : 4886451,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586438730000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083350000,
          "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f224a7100066a414f7727",
          "transactionid" : 863734,
          "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "products" : [ "Cortex-M System Design Kit" ],
          "date" : 1649083350000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0479:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083350277391210,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4162,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083223814,
          "syssize" : 4162,
          "sysdate" : 1649083350000,
          "haslayout" : "1",
          "topparent" : "4886451",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4886451,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083350000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0479/d/?lang=en",
          "modified" : 1639134142000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083350277391210,
          "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB default slave ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "U3xULNJV0SzIPdL5",
        "urihash" : "U3xULNJV0SzIPdL5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
        "systransactionid" : 861269,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "ahb ; slave module ; transfers ; response ; shows ; state OKAY ; undefined address ; master accesses",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "attachmentparentid" : 4886451,
        "parentitem" : "5e8f224a7100066a414f7727",
        "concepts" : "ahb ; slave module ; transfers ; response ; shows ; state OKAY ; undefined address ; master accesses",
        "documenttype" : "html",
        "isattachment" : "4886451",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718123000,
        "permanentid" : "81d4d994c2a13e1c265490e7005e7349fdde7b0ac4182169443d7ea4206c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224a7100066a414f7743",
        "transactionid" : 861269,
        "title" : "AHB default slave ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1648718123000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718123926837260,
        "sysisattachment" : "4886451",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4886451,
        "size" : 631,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718113405,
        "syssize" : 631,
        "sysdate" : 1648718123000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718123000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718123926837260,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
        "syscollection" : "default"
      },
      "Title" : "AHB default slave",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "Excerpt" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus ... A zero wait state OKAY response is generated for IDLE or BUSY transfers, and an ERROR ...",
      "FirstSentences" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus master accesses an undefined address. A zero wait state OKAY response is generated for IDLE ..."
    } ],
    "totalNumberOfChildResults" : 115,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Programmers model ",
      "document_number" : "ddi0479",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4886451",
      "sysurihash" : "KzEeHzðNnfxVFypq",
      "urihash" : "KzEeHzðNnfxVFypq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
      "systransactionid" : 861269,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1510004889000,
      "topparentid" : 4886451,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586438730000,
      "sysconcepts" : "registers ; timers ; shows ; integration test ; assignments ; stages of prescale ; count ; rising edge ; decrementing ; Background Load ; alternative method ; Programmers model",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
      "attachmentparentid" : 4886451,
      "parentitem" : "5e8f224a7100066a414f7727",
      "concepts" : "registers ; timers ; shows ; integration test ; assignments ; stages of prescale ; count ; rising edge ; decrementing ; Background Load ; alternative method ; Programmers model",
      "documenttype" : "html",
      "isattachment" : "4886451",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718124000,
      "permanentid" : "42a4dc339a2fcc6990dfbf47ca2585ef953dc6d8402bcea158a94a452120",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f224b7100066a414f7764",
      "transactionid" : 861269,
      "title" : "Programmers model ",
      "products" : [ "Cortex-M System Design Kit" ],
      "date" : 1648718124000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0479:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718124745867273,
      "sysisattachment" : "4886451",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4886451,
      "size" : 7562,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718113437,
      "syssize" : 7562,
      "sysdate" : 1648718124000,
      "haslayout" : "1",
      "topparent" : "4886451",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4886451,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
      "wordcount" : 276,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718124000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
      "modified" : 1639134142000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718124745867273,
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
      "syscollection" : "default"
    },
    "Title" : "Programmers model",
    "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "Excerpt" : "Reading from the TIMERXLOAD register at any time after the two writes have occurred ... Figure 4.9. ... Table 4.10. ... [7] Timer Enable Enable bit: 0 Timer disabled, default. ... Table 4.11.",
    "FirstSentences" : "Programmers model Table 4.9 shows the timer registers. Table 4.9. Timer memory map Name Base offset Type Width Reset value Description TIMER1LOAD 0x00 RW 32 0x00000000 See LOAD register."
  }, {
    "title" : "Product revisions",
    "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "excerpt" : "Product revisions This section describes the differences in functionality between product ... r0p1 There are no differences in functionality for this release. Product revisions Cortex-M23",
    "firstSentences" : "Product revisions This section describes the differences in functionality between product revisions: r0p0 First release. r0p1 There are no differences in functionality for this release. Product ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
      "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "0044Lectm2aWEPuW",
        "urihash" : "0044Lectm2aWEPuW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "systransactionid" : 863733,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083321000,
        "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762029",
        "transactionid" : 863733,
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
        "products" : [ "Cortex-M23" ],
        "date" : 1649083321000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083321220177574,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083116768,
        "syssize" : 4026,
        "sysdate" : 1649083321000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 267,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083321000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083321220177574,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
      "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
    },
    "childResults" : [ {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "excerpt" : "Intended audience This book is written for: Designers of development tools providing ... Implementation-specific behavior is described in this document. ... Intended audience Cortex-M23",
      "firstSentences" : "Intended audience This book is written for: Designers of development tools providing support for ETM functionality. Implementation-specific behavior is described in this document. You can find ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "document_number" : "ddi0563",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523805",
          "sysurihash" : "0044Lectm2aWEPuW",
          "urihash" : "0044Lectm2aWEPuW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "systransactionid" : 863733,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763489000,
          "topparentid" : 3523805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083321000,
          "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762029",
          "transactionid" : 863733,
          "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649083321000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0563:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083321220177574,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083116768,
          "syssize" : 4026,
          "sysdate" : 1649083321000,
          "haslayout" : "1",
          "topparent" : "3523805",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523805,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083321000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0563/c/?lang=en",
          "modified" : 1639140948000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083321220177574,
          "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "pZOWBze4YZez00TN",
        "urihash" : "pZOWBze4YZez00TN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
        "systransactionid" : 861267,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "macrocell ; M23 processor ; software engineers ; complementary information ; Implementation-specific behavior ; ETM functionality ; development tools ; Intended audience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3523805,
        "parentitem" : "5e90936ec8052b1608762029",
        "concepts" : "macrocell ; M23 processor ; software engineers ; complementary information ; Implementation-specific behavior ; ETM functionality ; development tools ; Intended audience",
        "documenttype" : "html",
        "isattachment" : "3523805",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718039000,
        "permanentid" : "4594a7de7344d69fd10c7fcc6c1b3c352af60e431b7563fadb6d2b6c523e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b160876202e",
        "transactionid" : 861267,
        "title" : "Intended audience ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648718039000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718039294512350,
        "sysisattachment" : "3523805",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523805,
        "size" : 431,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718028654,
        "syssize" : 431,
        "sysdate" : 1648718039000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 49,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718039000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718039294512350,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "Excerpt" : "Intended audience This book is written for: Designers of development tools providing ... Implementation-specific behavior is described in this document. ... Intended audience Cortex-M23",
      "FirstSentences" : "Intended audience This book is written for: Designers of development tools providing support for ETM functionality. Implementation-specific behavior is described in this document. You can find ..."
    }, {
      "title" : "Product revision status",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "excerpt" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, ... p n Identifies the minor revision or modification status of the product.",
      "firstSentences" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, where: r n Identifies the major revision of the product. p n Identifies the minor ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "document_number" : "ddi0563",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523805",
          "sysurihash" : "0044Lectm2aWEPuW",
          "urihash" : "0044Lectm2aWEPuW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "systransactionid" : 863733,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763489000,
          "topparentid" : 3523805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083321000,
          "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762029",
          "transactionid" : 863733,
          "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649083321000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0563:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083321220177574,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083116768,
          "syssize" : 4026,
          "sysdate" : 1649083321000,
          "haslayout" : "1",
          "topparent" : "3523805",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523805,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083321000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0563/c/?lang=en",
          "modified" : 1639140948000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083321220177574,
          "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Product revision status ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "BRuhaPiBnrVUShFZ",
        "urihash" : "BRuhaPiBnrVUShFZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
        "systransactionid" : 861267,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "identifier",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3523805,
        "parentitem" : "5e90936ec8052b1608762029",
        "concepts" : "identifier",
        "documenttype" : "html",
        "isattachment" : "3523805",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718036000,
        "permanentid" : "200aa9754fe55124ded0954ea8adf36e28828f39c18ef0c4501e26cafc8d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b160876202d",
        "transactionid" : 861267,
        "title" : "Product revision status ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648718036000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718036727112982,
        "sysisattachment" : "3523805",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523805,
        "size" : 277,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718028654,
        "syssize" : 277,
        "sysdate" : 1648718036000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718036000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718036727112982,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
        "syscollection" : "default"
      },
      "Title" : "Product revision status",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "Excerpt" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, ... p n Identifies the minor revision or modification status of the product.",
      "FirstSentences" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, where: r n Identifies the major revision of the product. p n Identifies the minor ..."
    }, {
      "title" : "Configurable options",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "excerpt" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum ... Whether the system supports the FIFOFULL mechanism for stalling the processor, see Table ...",
      "firstSentences" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum number of external inputs, see External inputs. Whether the system supports the FIFOFULL ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "document_number" : "ddi0563",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523805",
          "sysurihash" : "0044Lectm2aWEPuW",
          "urihash" : "0044Lectm2aWEPuW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "systransactionid" : 863733,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763489000,
          "topparentid" : 3523805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083321000,
          "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762029",
          "transactionid" : 863733,
          "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649083321000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0563:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083321220177574,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083116768,
          "syssize" : 4026,
          "sysdate" : 1649083321000,
          "haslayout" : "1",
          "topparent" : "3523805",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523805,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083321000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0563/c/?lang=en",
          "modified" : 1639140948000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083321220177574,
          "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configurable options ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "XQXtdpyPlUEtCq4M",
        "urihash" : "XQXtdpyPlUEtCq4M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
        "systransactionid" : 861267,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "external inputs ; configuration ; FIFOFULL mechanism ; M23 macrocell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3523805,
        "parentitem" : "5e90936ec8052b1608762029",
        "concepts" : "external inputs ; configuration ; FIFOFULL mechanism ; M23 macrocell",
        "documenttype" : "html",
        "isattachment" : "3523805",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718036000,
        "permanentid" : "ff9e7962a033b4230826bced81dc9c361d27b31166e25011c277db8d60e5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762042",
        "transactionid" : 861267,
        "title" : "Configurable options ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648718036000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718036241277701,
        "sysisattachment" : "3523805",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523805,
        "size" : 273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718028654,
        "syssize" : 273,
        "sysdate" : 1648718036000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718036000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/introduction/configurable-options?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718036241277701,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
        "syscollection" : "default"
      },
      "Title" : "Configurable options",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "Excerpt" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum ... Whether the system supports the FIFOFULL mechanism for stalling the processor, see Table ...",
      "FirstSentences" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum number of external inputs, see External inputs. Whether the system supports the FIFOFULL ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Product revisions ",
      "document_number" : "ddi0563",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3523805",
      "sysurihash" : "tD2N3NmM4UñuvHAA",
      "urihash" : "tD2N3NmM4UñuvHAA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
      "systransactionid" : 861267,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1479763489000,
      "topparentid" : 3523805,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533230000,
      "sysconcepts" : "product revisions ; release ; functionality ; r0p0 First ; r0p1",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "attachmentparentid" : 3523805,
      "parentitem" : "5e90936ec8052b1608762029",
      "concepts" : "product revisions ; release ; functionality ; r0p0 First ; r0p1",
      "documenttype" : "html",
      "isattachment" : "3523805",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718041000,
      "permanentid" : "040ff4a96842c5d59db0202299fb8097240958788021c7ba2e0ebf3a3419",
      "syslanguage" : [ "English" ],
      "itemid" : "5e90936ec8052b160876205e",
      "transactionid" : 861267,
      "title" : "Product revisions ",
      "products" : [ "Cortex-M23" ],
      "date" : 1648718041000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0563:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718041238525517,
      "sysisattachment" : "3523805",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3523805,
      "size" : 214,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718028654,
      "syssize" : 214,
      "sysdate" : 1648718041000,
      "haslayout" : "1",
      "topparent" : "3523805",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3523805,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718041000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0563/c/introduction/product-revisions?lang=en",
      "modified" : 1639140948000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718041238525517,
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
      "syscollection" : "default"
    },
    "Title" : "Product revisions",
    "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "Excerpt" : "Product revisions This section describes the differences in functionality between product ... r0p1 There are no differences in functionality for this release. Product revisions Cortex-M23",
    "FirstSentences" : "Product revisions This section describes the differences in functionality between product revisions: r0p0 First release. r0p1 There are no differences in functionality for this release. Product ..."
  }, {
    "title" : "ARM11 MPCore Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "excerpt" : "ii ... The product described in this document is subject to continuous developments and ... Some material in this document is based on IEEE Standard for Binary Floating-Point ... Std 754-1985.",
    "firstSentences" : "ARM11 MPCore Processor Revision: r2p0 Technical Reference Manual Copyright © 2005, 2006, 2008. All rights reserved. ARM DDI 0360F ii ARM11 MPCore Processor Technical Reference Manual Copyright © ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM11 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
      "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
      "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "3aoOYAmbUws4Mcq3",
        "urihash" : "3aoOYAmbUws4Mcq3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "systransactionid" : 861262,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717819000,
        "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1dfd88295d1e18d365e5",
        "transactionid" : 861262,
        "title" : "ARM11 MPCore Processor Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648717819000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717819666791194,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2632,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 2632,
        "sysdate" : 1648717819000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717819000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717819666791194,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM11 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
      "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
      "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Clocking",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "excerpt" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK.",
      "firstSentences" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK. The Distributed Interrupt Controller, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM11 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0360",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483309",
          "sysurihash" : "3aoOYAmbUws4Mcq3",
          "urihash" : "3aoOYAmbUws4Mcq3",
          "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "systransactionid" : 861262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1225577716000,
          "topparentid" : 3483309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372093000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717819000,
          "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1dfd88295d1e18d365e5",
          "transactionid" : 861262,
          "title" : "ARM11 MPCore Processor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648717819000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0360:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717819666791194,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717793165,
          "syssize" : 2632,
          "sysdate" : 1648717819000,
          "haslayout" : "1",
          "topparent" : "3483309",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483309,
          "content_description" : "This book is for the ARM11 MPCore Processor.",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717819000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0360/f/?lang=en",
          "modified" : 1639048365000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717819666791194,
          "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM11 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocking ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "wVkwGUPfLilfJGZu",
        "urihash" : "wVkwGUPfLilfJGZu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
        "systransactionid" : 861263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "private timers ; MP11 CPUs ; cycle ; ic ; watchdog ; Controller ; SCU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3483309,
        "parentitem" : "5e8e1dfd88295d1e18d365e5",
        "concepts" : "private timers ; MP11 CPUs ; cycle ; ic ; watchdog ; Controller ; SCU",
        "documenttype" : "html",
        "isattachment" : "3483309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717829000,
        "permanentid" : "be9142f7632d748ad7f3b8bd1528ed968ee3aef1906365c3272ff9c59e11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e0088295d1e18d36707",
        "transactionid" : 861263,
        "title" : "Clocking ",
        "products" : [ "Arm11" ],
        "date" : 1648717829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717829553270667,
        "sysisattachment" : "3483309",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483309,
        "size" : 346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 346,
        "sysdate" : 1648717829000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717829553270667,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
        "syscollection" : "default"
      },
      "Title" : "Clocking",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "Excerpt" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK.",
      "FirstSentences" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK. The Distributed Interrupt Controller, and ..."
    }, {
      "title" : "Synchronous clocking",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "excerpt" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.",
      "firstSentences" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK. The fact ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM11 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0360",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483309",
          "sysurihash" : "3aoOYAmbUws4Mcq3",
          "urihash" : "3aoOYAmbUws4Mcq3",
          "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "systransactionid" : 861262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1225577716000,
          "topparentid" : 3483309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372093000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717819000,
          "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1dfd88295d1e18d365e5",
          "transactionid" : 861262,
          "title" : "ARM11 MPCore Processor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648717819000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0360:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717819666791194,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717793165,
          "syssize" : 2632,
          "sysdate" : 1648717819000,
          "haslayout" : "1",
          "topparent" : "3483309",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483309,
          "content_description" : "This book is for the ARM11 MPCore Processor.",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717819000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0360/f/?lang=en",
          "modified" : 1639048365000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717819666791194,
          "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM11 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Synchronous clocking ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "C2quzMz0oYB3BCjR",
        "urihash" : "C2quzMz0oYB3BCjR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
        "systransactionid" : 861263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "clock domain ; AXI bus ; MPCore processor ; signals ; core ; run ; interfaces ; higher speeds ; Controller ; Distributed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3483309,
        "parentitem" : "5e8e1dfd88295d1e18d365e5",
        "concepts" : "clock domain ; AXI bus ; MPCore processor ; signals ; core ; run ; interfaces ; higher speeds ; Controller ; Distributed",
        "documenttype" : "html",
        "isattachment" : "3483309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717829000,
        "permanentid" : "0ee189b55fb833e7f0ad350788feaa316089381860a352a20ea2567837a4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e0088295d1e18d36708",
        "transactionid" : 861263,
        "title" : "Synchronous clocking ",
        "products" : [ "Arm11" ],
        "date" : 1648717829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717829426015898,
        "sysisattachment" : "3483309",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483309,
        "size" : 646,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 646,
        "sysdate" : 1648717829000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717829426015898,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
        "syscollection" : "default"
      },
      "Title" : "Synchronous clocking",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "Excerpt" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.",
      "FirstSentences" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK. The fact ..."
    }, {
      "title" : "Shutdown mode",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "excerpt" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, ... The part is returned to the run state by the assertion of reset. ... Shutdown mode Arm11",
      "firstSentences" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, must be saved externally by software. The part is returned to the run state by the assertion of reset.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM11 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0360",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483309",
          "sysurihash" : "3aoOYAmbUws4Mcq3",
          "urihash" : "3aoOYAmbUws4Mcq3",
          "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "systransactionid" : 861262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1225577716000,
          "topparentid" : 3483309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372093000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717819000,
          "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1dfd88295d1e18d365e5",
          "transactionid" : 861262,
          "title" : "ARM11 MPCore Processor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648717819000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0360:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717819666791194,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717793165,
          "syssize" : 2632,
          "sysdate" : 1648717819000,
          "haslayout" : "1",
          "topparent" : "3483309",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483309,
          "content_description" : "This book is for the ARM11 MPCore Processor.",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717819000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0360/f/?lang=en",
          "modified" : 1639048365000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717819666791194,
          "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM11 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Shutdown mode ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "PjFRDiN457So4IoK",
        "urihash" : "PjFRDiN457So4IoK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
        "systransactionid" : 861263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "Shutdown mode ; entering dormant ; power controller ; MP11 CPU ; Memory Barrier ; assertion of reset ; manner ; run",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3483309,
        "parentitem" : "5e8e1dfd88295d1e18d365e5",
        "concepts" : "Shutdown mode ; entering dormant ; power controller ; MP11 CPU ; Memory Barrier ; assertion of reset ; manner ; run",
        "documenttype" : "html",
        "isattachment" : "3483309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717829000,
        "permanentid" : "b1961f98100b42f08b2e96813a8d2e64f12667ed512c1273b21126786bfe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e0088295d1e18d36715",
        "transactionid" : 861263,
        "title" : "Shutdown mode ",
        "products" : [ "Arm11" ],
        "date" : 1648717829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717829415869891,
        "sysisattachment" : "3483309",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483309,
        "size" : 481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 481,
        "sysdate" : 1648717829000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717829415869891,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
        "syscollection" : "default"
      },
      "Title" : "Shutdown mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "Excerpt" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, ... The part is returned to the run state by the assertion of reset. ... Shutdown mode Arm11",
      "FirstSentences" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, must be saved externally by software. The part is returned to the run state by the assertion of reset."
    } ],
    "totalNumberOfChildResults" : 380,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
      "document_number" : "ddi0360",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3483309",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "PykHiitYS4vd6tW3",
      "urihash" : "PykHiitYS4vd6tW3",
      "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
      "keywords" : "ARM, ARM11MPCore, reference, manual, processor, registers, programming, instruction, cycle, timing, interlocks, level one memory system, level two memory system, caches, TLBs, AXI, transfers, MPCore",
      "systransactionid" : 861263,
      "copyright" : "Copyright ©€2005, 2006, 2008. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1225577716000,
      "topparentid" : 3483309,
      "numberofpages" : 728,
      "sysconcepts" : "instructions ; registers ; exceptions ; MP11 CPUs ; MPCore processor ; controls ; VFP11 coprocessor ; shows ; translations ; memory ; Unpredictable ; support code ; watchpoints ; accesses ; destination ; little-endian",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3483309,
      "parentitem" : "5e8e1dfd88295d1e18d365e5",
      "concepts" : "instructions ; registers ; exceptions ; MP11 CPUs ; MPCore processor ; controls ; VFP11 coprocessor ; shows ; translations ; memory ; Unpredictable ; support code ; watchpoints ; accesses ; destination ; little-endian",
      "documenttype" : "pdf",
      "isattachment" : "3483309",
      "sysindexeddate" : 1648717831000,
      "permanentid" : "7992559d10558f59e39f9c4e538f0bdf09372a964d3ed093670ede010292",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1e0388295d1e18d368b2",
      "transactionid" : 861263,
      "title" : "ARM11 MPCore Processor Technical Reference Manual ",
      "subject" : "ARM11 MPCore Technical Reference Manual. Available in PDF. This manual gives reference documentation for the ARM11 MPCore processor. It describes registers and programming details, level one memory system, level two memory system, caches, TLBs, AXI transfers.",
      "date" : 1648717831000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0360:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717831203733634,
      "sysisattachment" : "3483309",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3483309,
      "size" : 4530848,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717799736,
      "syssubject" : "ARM11 MPCore Technical Reference Manual. Available in PDF. This manual gives reference documentation for the ARM11 MPCore processor. It describes registers and programming details, level one memory system, level two memory system, caches, TLBs, AXI transfers.",
      "syssize" : 4530848,
      "sysdate" : 1648717831000,
      "topparent" : "3483309",
      "author" : "ARM Limited",
      "label_version" : "r2p0",
      "systopparentid" : 3483309,
      "content_description" : "This book is for the ARM11 MPCore Processor.",
      "wordcount" : 5351,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717831000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717831203733634,
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM11 MPCore Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "Excerpt" : "ii ... The product described in this document is subject to continuous developments and ... Some material in this document is based on IEEE Standard for Binary Floating-Point ... Std 754-1985.",
    "FirstSentences" : "ARM11 MPCore Processor Revision: r2p0 Technical Reference Manual Copyright © 2005, 2006, 2008. All rights reserved. ARM DDI 0360F ii ARM11 MPCore Processor Technical Reference Manual Copyright © ..."
  }, {
    "title" : "ATB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/about-the-functions/atb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "excerpt" : "ATB interface This block reads up to four or eight bytes of packet information from the FIFO and sends them over the ATB interface. ATB interface Cortex-R7",
    "firstSentences" : "ATB interface This block reads up to four or eight bytes of packet information from the FIFO and sends them over the ATB interface. ATB interface Cortex-R7",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-R7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "Sh18ñCA9JCAsqQdL",
        "urihash" : "Sh18ñCA9JCAsqQdL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "systransactionid" : 864245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148086000,
        "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a00694476",
        "transactionid" : 864245,
        "title" : "CoreSight ETM-R7 Technical Reference Manual ",
        "products" : [ "Cortex-R7" ],
        "date" : 1649148086000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148086372726523,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147909021,
        "syssize" : 1835,
        "sysdate" : 1649148086000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148086372726523,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Parallel instruction execution",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/parallel-instruction-execution?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "excerpt" : "Parallel instruction execution The Cortex-R7 MPCore processor supports parallel instruction execution. This means the macrocell is capable of tracing two instructions per cycle.",
      "firstSentences" : "Parallel instruction execution The Cortex-R7 MPCore processor supports parallel instruction execution. This means the macrocell is capable of tracing two instructions per cycle. Although the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
          "document_number" : "ddi0459",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508588",
          "sysurihash" : "Sh18ñCA9JCAsqQdL",
          "urihash" : "Sh18ñCA9JCAsqQdL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "systransactionid" : 864245,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508259994000,
          "topparentid" : 3508588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586419423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148086000,
          "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ed6dfc5ee7d4a00694476",
          "transactionid" : 864245,
          "title" : "CoreSight ETM-R7 Technical Reference Manual ",
          "products" : [ "Cortex-R7" ],
          "date" : 1649148086000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0459:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148086372726523,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147909021,
          "syssize" : 1835,
          "sysdate" : 1649148086000,
          "haslayout" : "1",
          "topparent" : "3508588",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508588,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0459/b/?lang=en",
          "modified" : 1639131897000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148086372726523,
          "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Parallel instruction execution ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "MkvUWPc3u4HyURVN",
        "urihash" : "MkvUWPc3u4HyURVN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
        "systransactionid" : 861261,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "instructions ; ViewData ; macrocell ; multiple load ; core ; store ; ViewInst ; cycle",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "attachmentparentid" : 3508588,
        "parentitem" : "5e8ed6dfc5ee7d4a00694476",
        "concepts" : "instructions ; ViewData ; macrocell ; multiple load ; core ; store ; ViewInst ; cycle",
        "documenttype" : "html",
        "isattachment" : "3508588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717712000,
        "permanentid" : "e31ae4bb471fc46c1b7f1e3f2d3e5a81466a0aa296411aa95b5d31f0f7c5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a006944a5",
        "transactionid" : 861261,
        "title" : "Parallel instruction execution ",
        "products" : [ "Cortex-R7" ],
        "date" : 1648717710000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717710161031552,
        "sysisattachment" : "3508588",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508588,
        "size" : 704,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/parallel-instruction-execution?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717693954,
        "syssize" : 704,
        "sysdate" : 1648717710000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/parallel-instruction-execution?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/functional-description/operation/parallel-instruction-execution?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717710161031552,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
        "syscollection" : "default"
      },
      "Title" : "Parallel instruction execution",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/parallel-instruction-execution?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/parallel-instruction-execution",
      "Excerpt" : "Parallel instruction execution The Cortex-R7 MPCore processor supports parallel instruction execution. This means the macrocell is capable of tracing two instructions per cycle.",
      "FirstSentences" : "Parallel instruction execution The Cortex-R7 MPCore processor supports parallel instruction execution. This means the macrocell is capable of tracing two instructions per cycle. Although the ..."
    }, {
      "title" : "CPU PMU connectivity",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/interfaces/cpu-pmu-connectivity?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "excerpt" : "CPU PMU connectivity Table 2.1 shows the connection of the ETMEVENT inputs. These come from the CTI, the processor Performance Monitoring Unit (PMU), and ECC monitoring logic, if present.",
      "firstSentences" : "CPU PMU connectivity Table 2.1 shows the connection of the ETMEVENT inputs. These come from the CTI, the processor Performance Monitoring Unit (PMU), and ECC monitoring logic, if present. Table 2.1.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
          "document_number" : "ddi0459",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508588",
          "sysurihash" : "Sh18ñCA9JCAsqQdL",
          "urihash" : "Sh18ñCA9JCAsqQdL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "systransactionid" : 864245,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508259994000,
          "topparentid" : 3508588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586419423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148086000,
          "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ed6dfc5ee7d4a00694476",
          "transactionid" : 864245,
          "title" : "CoreSight ETM-R7 Technical Reference Manual ",
          "products" : [ "Cortex-R7" ],
          "date" : 1649148086000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0459:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148086372726523,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147909021,
          "syssize" : 1835,
          "sysdate" : 1649148086000,
          "haslayout" : "1",
          "topparent" : "3508588",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508588,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0459/b/?lang=en",
          "modified" : 1639131897000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148086372726523,
          "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CPU PMU connectivity ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "JF8TQ3107hdZkIdM",
        "urihash" : "JF8TQ3107hdZkIdM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
        "systransactionid" : 861261,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "monitor events ; connectivity ; PMU ; present ; shows ; ETM ; CTI ; output resources ; Technical Reference Manual ; R7 MPCore ; regardless",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "attachmentparentid" : 3508588,
        "parentitem" : "5e8ed6dfc5ee7d4a00694476",
        "concepts" : "monitor events ; connectivity ; PMU ; present ; shows ; ETM ; CTI ; output resources ; Technical Reference Manual ; R7 MPCore ; regardless",
        "documenttype" : "html",
        "isattachment" : "3508588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717712000,
        "permanentid" : "c8a963cdd94a39f9b725d1776a7434429916835bfb89a324ca4d558958db",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a0069449c",
        "transactionid" : 861261,
        "title" : "CPU PMU connectivity ",
        "products" : [ "Cortex-R7" ],
        "date" : 1648717710000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717710128958343,
        "sysisattachment" : "3508588",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508588,
        "size" : 1106,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/interfaces/cpu-pmu-connectivity?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717693954,
        "syssize" : 1106,
        "sysdate" : 1648717710000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 85,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/interfaces/cpu-pmu-connectivity?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/functional-description/interfaces/cpu-pmu-connectivity?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717710128958343,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
        "syscollection" : "default"
      },
      "Title" : "CPU PMU connectivity",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/interfaces/cpu-pmu-connectivity?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/interfaces/cpu-pmu-connectivity",
      "Excerpt" : "CPU PMU connectivity Table 2.1 shows the connection of the ETMEVENT inputs. These come from the CTI, the processor Performance Monitoring Unit (PMU), and ECC monitoring logic, if present.",
      "FirstSentences" : "CPU PMU connectivity Table 2.1 shows the connection of the ETMEVENT inputs. These come from the CTI, the processor Performance Monitoring Unit (PMU), and ECC monitoring logic, if present. Table 2.1."
    }, {
      "title" : "Cycle counter",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/cycle-counter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "excerpt" : "Cycle counter The cycle counter is a 12 bit counter. It does not count when non-invasive debug is disabled, or when the processor is in a low power state. Cycle counter Cortex-R7",
      "firstSentences" : "Cycle counter The cycle counter is a 12 bit counter. It does not count when non-invasive debug is disabled, or when the processor is in a low power state. Cycle counter Cortex-R7",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
          "document_number" : "ddi0459",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508588",
          "sysurihash" : "Sh18ñCA9JCAsqQdL",
          "urihash" : "Sh18ñCA9JCAsqQdL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "systransactionid" : 864245,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508259994000,
          "topparentid" : 3508588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586419423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148086000,
          "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ed6dfc5ee7d4a00694476",
          "transactionid" : 864245,
          "title" : "CoreSight ETM-R7 Technical Reference Manual ",
          "products" : [ "Cortex-R7" ],
          "date" : 1649148086000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0459:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148086372726523,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147909021,
          "syssize" : 1835,
          "sysdate" : 1649148086000,
          "haslayout" : "1",
          "topparent" : "3508588",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508588,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0459/b/?lang=en",
          "modified" : 1639131897000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148086372726523,
          "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cycle counter ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "xzX44IRgeurhñTvP",
        "urihash" : "xzX44IRgeurhñTvP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
        "systransactionid" : 861260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "cycle ; power state",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "attachmentparentid" : 3508588,
        "parentitem" : "5e8ed6dfc5ee7d4a00694476",
        "concepts" : "cycle ; power state",
        "documenttype" : "html",
        "isattachment" : "3508588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717704000,
        "permanentid" : "c397f7014191a35be6000c962b80b08a39ce33216999015e803241453981",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a006944ae",
        "transactionid" : 861260,
        "title" : "Cycle counter ",
        "products" : [ "Cortex-R7" ],
        "date" : 1648717704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717704500693850,
        "sysisattachment" : "3508588",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508588,
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/cycle-counter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717693954,
        "syssize" : 178,
        "sysdate" : 1648717704000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/cycle-counter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/functional-description/operation/cycle-counter?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717704500693850,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
        "syscollection" : "default"
      },
      "Title" : "Cycle counter",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/operation/cycle-counter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/operation/cycle-counter",
      "Excerpt" : "Cycle counter The cycle counter is a 12 bit counter. It does not count when non-invasive debug is disabled, or when the processor is in a low power state. Cycle counter Cortex-R7",
      "FirstSentences" : "Cycle counter The cycle counter is a 12 bit counter. It does not count when non-invasive debug is disabled, or when the processor is in a low power state. Cycle counter Cortex-R7"
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ATB interface ",
      "document_number" : "ddi0459",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508588",
      "sysurihash" : "cbWSZaFñAcDpXWYN",
      "urihash" : "cbWSZaFñAcDpXWYN",
      "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
      "systransactionid" : 861261,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1508259994000,
      "topparentid" : 3508588,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586419423000,
      "sysconcepts" : "ATB interface ; packet information ; FIFO",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
      "attachmentparentid" : 3508588,
      "parentitem" : "5e8ed6dfc5ee7d4a00694476",
      "concepts" : "ATB interface ; packet information ; FIFO",
      "documenttype" : "html",
      "isattachment" : "3508588",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717712000,
      "permanentid" : "78fa4c5d947e7dfb2f47af486f9edb754d51a309a5e8e768fc9f3fc425b9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8ed6dfc5ee7d4a00694498",
      "transactionid" : 861261,
      "title" : "ATB interface ",
      "products" : [ "Cortex-R7" ],
      "date" : 1648717710000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0459:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717710210320118,
      "sysisattachment" : "3508588",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508588,
      "size" : 155,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/about-the-functions/atb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717693954,
      "syssize" : 155,
      "sysdate" : 1648717710000,
      "haslayout" : "1",
      "topparent" : "3508588",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508588,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717712000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/about-the-functions/atb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0459/b/functional-description/about-the-functions/atb-interface?lang=en",
      "modified" : 1639131897000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717710210320118,
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
      "syscollection" : "default"
    },
    "Title" : "ATB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/about-the-functions/atb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/about-the-functions/atb-interface",
    "Excerpt" : "ATB interface This block reads up to four or eight bytes of packet information from the FIFO and sends them over the ATB interface. ATB interface Cortex-R7",
    "FirstSentences" : "ATB interface This block reads up to four or eight bytes of packet information from the FIFO and sends them over the ATB interface. ATB interface Cortex-R7"
  }, {
    "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016, 2017, 2019 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® Cortex®-A32 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "BzghwQLzlf9SAHwo",
        "urihash" : "BzghwQLzlf9SAHwo",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614c8",
        "transactionid" : 861258,
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555605477484,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 4366,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 288,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555605477484,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "BzghwQLzlf9SAHwo",
        "urihash" : "BzghwQLzlf9SAHwo",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614c8",
        "transactionid" : 861258,
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555605477484,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 4366,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 288,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555605477484,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "About the Advanced SIMD and floating-point support",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "excerpt" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the ... The Cortex-A32 floating-point implementation: Does not generate floating-point ... Flush-to-zero.",
      "firstSentences" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the Advanced SIMD and floating-point instructions in the A32 and T32 instruction sets. The Cortex-A32 floating- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100243",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444450",
          "sysurihash" : "BzghwQLzlf9SAHwo",
          "urihash" : "BzghwQLzlf9SAHwo",
          "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549009358000,
          "topparentid" : 3444450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302190000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717555000,
          "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dcaaea3736a0d2e8614c8",
          "transactionid" : 861258,
          "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1648717555000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100243:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717555605477484,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4366,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717553786,
          "syssize" : 4366,
          "sysdate" : 1648717555000,
          "haslayout" : "1",
          "topparent" : "3444450",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444450,
          "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717555000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100243/0100/?lang=en",
          "modified" : 1636123267000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717555605477484,
          "uri" : "https://developer.arm.com/documentation/100243/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the Advanced SIMD and floating-point support ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "UYK1TeFðZrxzBPOð",
        "urihash" : "UYK1TeFðZrxzBPOð",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "Advanced SIMD ; A32 ; floating-point ; instructions ; Rounding modes ; scalar operations ; Flush-to-zero ; hardware",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 3444450,
        "parentitem" : "5e7dcaaea3736a0d2e8614c8",
        "concepts" : "Advanced SIMD ; A32 ; floating-point ; instructions ; Rounding modes ; scalar operations ; Flush-to-zero ; hardware",
        "documenttype" : "html",
        "isattachment" : "3444450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "814e883123683f1ddeb2da7f87bb036c5b2fbb8ef1deeb6645918b2e4004",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614ce",
        "transactionid" : 861258,
        "title" : "About the Advanced SIMD and floating-point support ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555568351857,
        "sysisattachment" : "3444450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444450,
        "size" : 472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 472,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555568351857,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
        "syscollection" : "default"
      },
      "Title" : "About the Advanced SIMD and floating-point support",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "Excerpt" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the ... The Cortex-A32 floating-point implementation: Does not generate floating-point ... Flush-to-zero.",
      "FirstSentences" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the Advanced SIMD and floating-point instructions in the A32 and T32 instruction sets. The Cortex-A32 floating- ..."
    }, {
      "title" : "Accessing the AArch32 feature identification registers",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "excerpt" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and ... You can access the feature identification registers in the AArch32 execution state using ...",
      "firstSentences" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and floating-point features using the feature identification registers in the AArch32 execution state.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100243",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444450",
          "sysurihash" : "BzghwQLzlf9SAHwo",
          "urihash" : "BzghwQLzlf9SAHwo",
          "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549009358000,
          "topparentid" : 3444450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302190000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717555000,
          "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dcaaea3736a0d2e8614c8",
          "transactionid" : 861258,
          "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1648717555000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100243:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717555605477484,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4366,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717553786,
          "syssize" : 4366,
          "sysdate" : 1648717555000,
          "haslayout" : "1",
          "topparent" : "3444450",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444450,
          "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717555000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100243/0100/?lang=en",
          "modified" : 1636123267000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717555605477484,
          "uri" : "https://developer.arm.com/documentation/100243/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Accessing the AArch32 feature identification registers ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "qHH4rLFk6ATIVMk2",
        "urihash" : "qHH4rLFk6ATIVMk2",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "feature identification ; AArch32 ; See Media ; execution state ; Advanced SIMD ; registers Software",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 3444450,
        "parentitem" : "5e7dcaaea3736a0d2e8614c8",
        "concepts" : "feature identification ; AArch32 ; See Media ; execution state ; Advanced SIMD ; registers Software",
        "documenttype" : "html",
        "isattachment" : "3444450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "f07f85e4ab15601be99d792a38909924786148ed403b06fddf0a712c2ad8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614d0",
        "transactionid" : 861258,
        "title" : "Accessing the AArch32 feature identification registers ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555565037191,
        "sysisattachment" : "3444450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444450,
        "size" : 841,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 841,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555565037191,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Accessing the AArch32 feature identification registers",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "Excerpt" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and ... You can access the feature identification registers in the AArch32 execution state using ...",
      "FirstSentences" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and floating-point features using the feature identification registers in the AArch32 execution state."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
      "document_number" : "100243",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3444450",
      "sysauthor" : "ARM",
      "sysurihash" : "T8dEgIHLJSs77ORH",
      "urihash" : "T8dEgIHLJSs77ORH",
      "sysuri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1549009358000,
      "topparentid" : 3444450,
      "numberofpages" : 28,
      "sysconcepts" : "Advanced SIMD ; floating-point support ; documentation ; AArch32 execution ; arm ; feature identification ; written agreement ; export laws ; third party ; implementations ; conflicting ; applications ; floating-point ; register ; hardware ; cumulative exception",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 3444450,
      "parentitem" : "5e7dcaaea3736a0d2e8614c8",
      "concepts" : "Advanced SIMD ; floating-point support ; documentation ; AArch32 execution ; arm ; feature identification ; written agreement ; export laws ; third party ; implementations ; conflicting ; applications ; floating-point ; register ; hardware ; cumulative exception",
      "documenttype" : "pdf",
      "isattachment" : "3444450",
      "sysindexeddate" : 1648717555000,
      "permanentid" : "cff27401109914cd36f4de19debb6e5c0886cdad959118e9cd7170ed0201",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dcaaea3736a0d2e8614db",
      "transactionid" : 861258,
      "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
      "subject" : "This book is for the Cortex®‑A32 processor Advanced SIMD and floating-point support.",
      "date" : 1648717555000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100243:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717555809889659,
      "sysisattachment" : "3444450",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3444450,
      "size" : 414436,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717555131,
      "syssubject" : "This book is for the Cortex®‑A32 processor Advanced SIMD and floating-point support.",
      "syssize" : 414436,
      "sysdate" : 1648717555000,
      "topparent" : "3444450",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3444450,
      "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
      "wordcount" : 832,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717555000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717555809889659,
      "uri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "Excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016, 2017, 2019 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® Cortex®-A32 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved."
  }, {
    "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "excerpt" : "Date ... Change history ... Third issue of TRM that relates to r0p0\\ First issue of TRM that relates to r1p0 ... Second issue of TRM that relates to r2p0 ... THIS DOCUMENT IS PROVIDED “AS IS”.",
    "firstSentences" : "Juno r2 ARM Development Platform SoC Revision: r2p0 Technical Reference Manual Copyright © 2014-2016. All rights reserved. ARM DDI 0515F (ID052716) ARM DDI 0515F ID052716 Juno r2 ARM Development ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "document_number" : "ddi0515",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5022737",
        "sysurihash" : "Z5Cbñf0w3W0LI5Rh",
        "urihash" : "Z5Cbñf0w3W0LI5Rh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1464310861000,
        "topparentid" : 5022737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590760499000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717528000,
        "permanentid" : "fefbda29a238570d341d9e10f3c8cf6c6c7e2723fd7e1fa9ddc56b0cecfd",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11433ca06a95ce53f8ece",
        "transactionid" : 861258,
        "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1648717528000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0515:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717528979087000,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 224,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717527248,
        "syssize" : 224,
        "sysdate" : 1648717528000,
        "haslayout" : "1",
        "topparent" : "5022737",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022737,
        "content_description" : "This book is for the Juno r2 ARM Development Platform (ADP) SoC. It provides a high-level overview of the ADP. It describes all architectural information, and as such, facilitates the creation of ADP software.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717528000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0515/f/?lang=en",
        "modified" : 1639138720000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717528979087000,
        "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "syscollection" : "default"
      },
      "Title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "Excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ..."
    },
    "childResults" : [ {
      "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "document_number" : "ddi0515",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5022737",
        "sysurihash" : "Z5Cbñf0w3W0LI5Rh",
        "urihash" : "Z5Cbñf0w3W0LI5Rh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1464310861000,
        "topparentid" : 5022737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590760499000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717528000,
        "permanentid" : "fefbda29a238570d341d9e10f3c8cf6c6c7e2723fd7e1fa9ddc56b0cecfd",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11433ca06a95ce53f8ece",
        "transactionid" : 861258,
        "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1648717528000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0515:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717528979087000,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 224,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717527248,
        "syssize" : 224,
        "sysdate" : 1648717528000,
        "haslayout" : "1",
        "topparent" : "5022737",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022737,
        "content_description" : "This book is for the Juno r2 ARM Development Platform (ADP) SoC. It provides a high-level overview of the ADP. It describes all architectural information, and as such, facilitates the creation of ADP software.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717528000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0515/f/?lang=en",
        "modified" : 1639138720000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717528979087000,
        "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "syscollection" : "default"
      },
      "Title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "Excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
      "document_number" : "ddi0515",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5022737",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "W999k4Vf2Sñ7DO1A",
      "urihash" : "W999k4Vf2Sñ7DO1A",
      "sysuri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
      "keywords" : "Cortex-A72, Cortex-A53, Cortex-M3, CCI-400, CoreLink 400, TrustZone, On-chip Debug & Trace, Dynamic Memory, Interconnect, CoreSight, ARMv8, big.LITTLE",
      "systransactionid" : 861258,
      "copyright" : "Copyright ©€2014-2016. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1464310861000,
      "topparentid" : 5022737,
      "numberofpages" : 223,
      "sysconcepts" : "shows ; registers ; assignments ; usage constraints ; controllers ; transactions ; configurations ; ADP ; cross references ; peripherals ; memory map ; signals ; interfaces ; frame buffer ; programmers model ; address translation",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 5022737,
      "parentitem" : "5ed11433ca06a95ce53f8ece",
      "concepts" : "shows ; registers ; assignments ; usage constraints ; controllers ; transactions ; configurations ; ADP ; cross references ; peripherals ; memory map ; signals ; interfaces ; frame buffer ; programmers model ; address translation",
      "documenttype" : "pdf",
      "isattachment" : "5022737",
      "sysindexeddate" : 1648717530000,
      "permanentid" : "14f2fdae4f308800294fc757f42c77d232d5a3b08f13d94cd10f20751830",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11433ca06a95ce53f8ed0",
      "transactionid" : 861258,
      "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
      "subject" : "Juno ARM Development Platform (ADP) SoC Technical Reference Manual. This Guide provides programming information for the big.LITTLE v8 system that contains Cortex-A72, Cortex-A53, Cortex-M3 processors, Mali-T600 Series GPU, interconnects and other fabric system IP delivered as PDF documentation.",
      "date" : 1648717529000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0515:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717529694501069,
      "sysisattachment" : "5022737",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5022737,
      "size" : 1706918,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717528697,
      "syssubject" : "Juno ARM Development Platform (ADP) SoC Technical Reference Manual. This Guide provides programming information for the big.LITTLE v8 system that contains Cortex-A72, Cortex-A53, Cortex-M3 processors, Mali-T600 Series GPU, interconnects and other fabric system IP delivered as PDF documentation.",
      "syssize" : 1706918,
      "sysdate" : 1648717529000,
      "topparent" : "5022737",
      "author" : "ARM Limited",
      "label_version" : "r2p0",
      "systopparentid" : 5022737,
      "content_description" : "This book is for the Juno r2 ARM Development Platform (ADP) SoC. It provides a high-level overview of the ADP. It describes all architectural information, and as such, facilitates the creation of ADP software.",
      "wordcount" : 3528,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717530000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717529694501069,
      "uri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "Excerpt" : "Date ... Change history ... Third issue of TRM that relates to r0p0\\ First issue of TRM that relates to r1p0 ... Second issue of TRM that relates to r2p0 ... THIS DOCUMENT IS PROVIDED “AS IS”.",
    "FirstSentences" : "Juno r2 ARM Development Platform SoC Revision: r2p0 Technical Reference Manual Copyright © 2014-2016. All rights reserved. ARM DDI 0515F (ID052716) ARM DDI 0515F ID052716 Juno r2 ARM Development ..."
  }, {
    "title" : "AMBA ASB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "excerpt" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read ... AMBA ASB interface Static Memory Controllers",
    "firstSentences" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read and write transfers to registers from the AMBA ASB.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SC054 ASB Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
      "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SC054 ASB Technical Reference Manual ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "in8bJWhPKGdcG3Dð",
        "urihash" : "in8bJWhPKGdcG3Dð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
        "documenttype" : "html",
        "sysindexeddate" : 1648717492000,
        "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a8591",
        "transactionid" : 861257,
        "title" : "SC054 ASB Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717492000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717492066339586,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2385,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 2385,
        "sysdate" : 1648717492000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 184,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717492000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717492066339586,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "syscollection" : "default"
      },
      "Title" : "SC054 ASB Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
      "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "Bus response state machine",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "excerpt" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from ... Bus response state machine Static Memory Controllers",
      "firstSentences" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from other blocks. Bus response state machine Static Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SC054 ASB Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "SC054 ASB Technical Reference Manual ",
          "document_number" : "ddi0176",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987481",
          "sysurihash" : "in8bJWhPKGdcG3Dð",
          "urihash" : "in8bJWhPKGdcG3Dð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368127000,
          "topparentid" : 4987481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377649000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1648717492000,
          "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e33b1fd977155116a8591",
          "transactionid" : 861257,
          "title" : "SC054 ASB Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648717492000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0176:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717492066339586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717476359,
          "syssize" : 2385,
          "sysdate" : 1648717492000,
          "haslayout" : "1",
          "topparent" : "4987481",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987481,
          "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717492000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0176/d/?lang=en",
          "modified" : 1645013517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717492066339586,
          "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "syscollection" : "default"
        },
        "Title" : "SC054 ASB Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Bus response state machine ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "wefNUn10GDToejDb",
        "urihash" : "wefNUn10GDToejDb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "bus response ; control information ; BLAST ; BWAIT",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4987481,
        "parentitem" : "5e8e33b1fd977155116a8591",
        "concepts" : "bus response ; control information ; BLAST ; BWAIT",
        "documenttype" : "html",
        "isattachment" : "4987481",
        "sysindexeddate" : 1648717494000,
        "permanentid" : "d9d925c88ed2a8279e64b0994cc3f474f33717f9683d4c50f284911c2171",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a85a4",
        "transactionid" : 861257,
        "title" : "Bus response state machine ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717494846494148,
        "sysisattachment" : "4987481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987481,
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 200,
        "sysdate" : 1648717494000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717494846494148,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
        "syscollection" : "default"
      },
      "Title" : "Bus response state machine",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "Excerpt" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from ... Bus response state machine Static Memory Controllers",
      "FirstSentences" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from other blocks. Bus response state machine Static Memory ..."
    }, {
      "title" : "External bus request interface",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "excerpt" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus ... It raises a request signal (SMBUSREQ) when it requires access to the external bus.",
      "firstSentences" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus architectures. It raises a request signal (SMBUSREQ) when it requires access to the external bus.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SC054 ASB Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "SC054 ASB Technical Reference Manual ",
          "document_number" : "ddi0176",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987481",
          "sysurihash" : "in8bJWhPKGdcG3Dð",
          "urihash" : "in8bJWhPKGdcG3Dð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368127000,
          "topparentid" : 4987481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377649000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1648717492000,
          "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e33b1fd977155116a8591",
          "transactionid" : 861257,
          "title" : "SC054 ASB Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648717492000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0176:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717492066339586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717476359,
          "syssize" : 2385,
          "sysdate" : 1648717492000,
          "haslayout" : "1",
          "topparent" : "4987481",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987481,
          "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717492000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0176/d/?lang=en",
          "modified" : 1645013517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717492066339586,
          "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "syscollection" : "default"
        },
        "Title" : "SC054 ASB Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "External bus request interface ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "WD3c14BnRmðvGVzp",
        "urihash" : "WD3c14BnRmðvGVzp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "external bus ; request interface ; accesses ; EBRI ; signals ; taken LOW ; shared memory",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4987481,
        "parentitem" : "5e8e33b1fd977155116a8591",
        "concepts" : "external bus ; request interface ; accesses ; EBRI ; signals ; taken LOW ; shared memory",
        "documenttype" : "html",
        "isattachment" : "4987481",
        "sysindexeddate" : 1648717494000,
        "permanentid" : "f8ccff646ae1c46b2f01602c2b4a94fc2b0f5486c2c9a39da7c4043aae04",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a85a7",
        "transactionid" : 861257,
        "title" : "External bus request interface ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717494148144745,
        "sysisattachment" : "4987481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987481,
        "size" : 502,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 502,
        "sysdate" : 1648717494000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717494148144745,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
        "syscollection" : "default"
      },
      "Title" : "External bus request interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "Excerpt" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus ... It raises a request signal (SMBUSREQ) when it requires access to the external bus.",
      "FirstSentences" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus architectures. It raises a request signal (SMBUSREQ) when it requires access to the external bus."
    }, {
      "title" : "External memory control logic",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "excerpt" : "External memory control logic External memory banks control logic gets the asynchronous wait input during ... External memory banks control logic generates the following control signals: chip ...",
      "firstSentences" : "External memory control logic External memory banks control logic gets the asynchronous wait input during the external wait control mode. External memory banks control logic generates the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SC054 ASB Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "SC054 ASB Technical Reference Manual ",
          "document_number" : "ddi0176",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987481",
          "sysurihash" : "in8bJWhPKGdcG3Dð",
          "urihash" : "in8bJWhPKGdcG3Dð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368127000,
          "topparentid" : 4987481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377649000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1648717492000,
          "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e33b1fd977155116a8591",
          "transactionid" : 861257,
          "title" : "SC054 ASB Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648717492000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0176:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717492066339586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717476359,
          "syssize" : 2385,
          "sysdate" : 1648717492000,
          "haslayout" : "1",
          "topparent" : "4987481",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987481,
          "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717492000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0176/d/?lang=en",
          "modified" : 1645013517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717492066339586,
          "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "syscollection" : "default"
        },
        "Title" : "SC054 ASB Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "External memory control logic ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "qXñdR3T14vxrCP1L",
        "urihash" : "qXñdR3T14vxrCP1L",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "external memory ; control logic ; wait ; internal buffers ; chip",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4987481,
        "parentitem" : "5e8e33b1fd977155116a8591",
        "concepts" : "external memory ; control logic ; wait ; internal buffers ; chip",
        "documenttype" : "html",
        "isattachment" : "4987481",
        "sysindexeddate" : 1648717493000,
        "permanentid" : "1886d9f8367bfa7fcb2cbabe05f6cd3e3733dc59d200340348ed3bbf0993",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a85a5",
        "transactionid" : 861257,
        "title" : "External memory control logic ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717493000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717493915576696,
        "sysisattachment" : "4987481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987481,
        "size" : 608,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 608,
        "sysdate" : 1648717493000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717493000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717493915576696,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
        "syscollection" : "default"
      },
      "Title" : "External memory control logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "Excerpt" : "External memory control logic External memory banks control logic gets the asynchronous wait input during ... External memory banks control logic generates the following control signals: chip ...",
      "FirstSentences" : "External memory control logic External memory banks control logic gets the asynchronous wait input during the external wait control mode. External memory banks control logic generates the ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA ASB interface ",
      "document_number" : "ddi0176",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4987481",
      "sysurihash" : "XeT4IVñ1YX5Vl7TE",
      "urihash" : "XeT4IVñ1YX5Vl7TE",
      "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1183368127000,
      "topparentid" : 4987481,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377649000,
      "sysconcepts" : "banks ; controls read ; configuration registers ; external memory",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 4987481,
      "parentitem" : "5e8e33b1fd977155116a8591",
      "concepts" : "banks ; controls read ; configuration registers ; external memory",
      "documenttype" : "html",
      "isattachment" : "4987481",
      "sysindexeddate" : 1648717495000,
      "permanentid" : "15fd7cf3b7bb4e3d9f9bd6f792972fc9fd0284dee71679eb4be990383465",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e33b1fd977155116a85a1",
      "transactionid" : 861257,
      "title" : "AMBA ASB interface ",
      "products" : [ "Static Memory Controllers" ],
      "date" : 1648717495000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0176:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717495111913391,
      "sysisattachment" : "4987481",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4987481,
      "size" : 237,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717476359,
      "syssize" : 237,
      "sysdate" : 1648717495000,
      "haslayout" : "1",
      "topparent" : "4987481",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4987481,
      "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717495000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
      "modified" : 1645013517000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717495111913391,
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA ASB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "Excerpt" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read ... AMBA ASB interface Static Memory Controllers",
    "FirstSentences" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read and write transfers to registers from the AMBA ASB."
  }, {
    "title" : "Configuration environment",
    "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "clickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "excerpt" : "NOR flash on the Motherboard Express, V2M-P1. ... Configuration files. Updating motherboard firmware. MCC command-line interface. Configuration environment Logictile Express",
    "firstSentences" : "Configuration environment This section describes the configuration environment and hardware of the Versatile Express system using the Motherboard Express \\u03BCATX and CoreTile Express and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "CuhhmFaTbKWgmwAb",
        "urihash" : "CuhhmFaTbKWgmwAb",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de2314",
        "transactionid" : 861256,
        "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433790932672,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 3468,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 262,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433790932672,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the Motherboard Express \\ ... It contains the following sections: Motherboard architecture and buses Power up, on\\/ ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the Motherboard Express \\u00B5ATX. It contains the following sections: Motherboard architecture and buses Power up, on\\/off ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "document_number" : "dui0447",
          "document_version" : "j",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4489212",
          "sysurihash" : "CuhhmFaTbKWgmwAb",
          "urihash" : "CuhhmFaTbKWgmwAb",
          "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "systransactionid" : 861256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355988000,
          "topparentid" : 4489212,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394247000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717433000,
          "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db6c79931941038de2314",
          "transactionid" : 861256,
          "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648717433000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0447:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717433790932672,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3468,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717418352,
          "syssize" : 3468,
          "sysdate" : 1648717433000,
          "haslayout" : "1",
          "topparent" : "4489212",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4489212,
          "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
          "wordcount" : 262,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717433000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0447/j/?lang=en",
          "modified" : 1641902272000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717433790932672,
          "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "oem3T0ekfELm3acV",
        "urihash" : "oem3T0ekfELm3acV",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "motherboard ; architecture ; hardware ; signals ; test connectors ; Power Peripherals ; interfaces ; buses",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4489212,
        "parentitem" : "5e9db6c79931941038de2314",
        "concepts" : "motherboard ; architecture ; hardware ; signals ; test connectors ; Power Peripherals ; interfaces ; buses",
        "documenttype" : "html",
        "isattachment" : "4489212",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "2dddf6bebf8cceaf0d9088a36673f43c00042bb2283cae364cde964d4ea0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de2327",
        "transactionid" : 861256,
        "title" : "Hardware Description ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434633055366,
        "sysisattachment" : "4489212",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4489212,
        "size" : 378,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 378,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/hardware-description?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434633055366,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "Excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the Motherboard Express \\ ... It contains the following sections: Motherboard architecture and buses Power up, on\\/ ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the Motherboard Express \\u00B5ATX. It contains the following sections: Motherboard architecture and buses Power up, on\\/off ..."
    }, {
      "title" : "Configuration",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "excerpt" : "Chapter 3. Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any ... It contains the following section: Configuration environment.",
      "firstSentences" : "Chapter 3. Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any attached daughterboards. It contains the following section: Configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "document_number" : "dui0447",
          "document_version" : "j",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4489212",
          "sysurihash" : "CuhhmFaTbKWgmwAb",
          "urihash" : "CuhhmFaTbKWgmwAb",
          "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "systransactionid" : 861256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355988000,
          "topparentid" : 4489212,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394247000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717433000,
          "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db6c79931941038de2314",
          "transactionid" : 861256,
          "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648717433000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0447:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717433790932672,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3468,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717418352,
          "syssize" : 3468,
          "sysdate" : 1648717433000,
          "haslayout" : "1",
          "topparent" : "4489212",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4489212,
          "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
          "wordcount" : 262,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717433000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0447/j/?lang=en",
          "modified" : 1641902272000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717433790932672,
          "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configuration ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "fðJoz5mvQieOfzPf",
        "urihash" : "fðJoz5mvQieOfzPf",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "configuration ; Motherboard Express ; daughterboards ; u00B5ATX",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4489212,
        "parentitem" : "5e9db6c79931941038de2314",
        "concepts" : "configuration ; Motherboard Express ; daughterboards ; u00B5ATX",
        "documenttype" : "html",
        "isattachment" : "4489212",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "e6e23fe5176dd94df818d4c185ae72d9b46578ade2a8eb7bc25a42efa720",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de233a",
        "transactionid" : 861256,
        "title" : "Configuration ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433855303940,
        "sysisattachment" : "4489212",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4489212,
        "size" : 239,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 239,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/configuration?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433855303940,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
        "syscollection" : "default"
      },
      "Title" : "Configuration",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "Excerpt" : "Chapter 3. Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any ... It contains the following section: Configuration environment.",
      "FirstSentences" : "Chapter 3. Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any attached daughterboards. It contains the following section: Configuration ..."
    }, {
      "title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "CuhhmFaTbKWgmwAb",
        "urihash" : "CuhhmFaTbKWgmwAb",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de2314",
        "transactionid" : 861256,
        "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433790932672,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 3468,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 262,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433790932672,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    } ],
    "totalNumberOfChildResults" : 48,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Configuration environment ",
      "document_number" : "dui0447",
      "document_version" : "j",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4489212",
      "sysurihash" : "CCSNvSCsñmVqgiaS",
      "urihash" : "CCSNvSCsñmVqgiaS",
      "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1401355988000,
      "topparentid" : 4489212,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1587394247000,
      "sysconcepts" : "Express daughterboards ; configuration environment ; P1 ; V2M ; hardware ; Technical Reference Manuals ; Power-on sequence ; HDRY headers",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 4489212,
      "parentitem" : "5e9db6c79931941038de2314",
      "concepts" : "Express daughterboards ; configuration environment ; P1 ; V2M ; hardware ; Technical Reference Manuals ; Power-on sequence ; HDRY headers",
      "documenttype" : "html",
      "isattachment" : "4489212",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717435000,
      "permanentid" : "5bc02a9c0f04c009e79c9e37a092a13798e17f9a0631e18a85e127901573",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9db6c79931941038de233b",
      "transactionid" : 861256,
      "title" : "Configuration environment ",
      "products" : [ "Logictile Express" ],
      "date" : 1648717435000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0447:j:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717435597317852,
      "sysisattachment" : "4489212",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4489212,
      "size" : 1687,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717418352,
      "syssize" : 1687,
      "sysdate" : 1648717435000,
      "haslayout" : "1",
      "topparent" : "4489212",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4489212,
      "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
      "wordcount" : 82,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "j",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717435000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0447/j/configuration/configuration-environment?lang=en",
      "modified" : 1641902272000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717435597317852,
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
      "syscollection" : "default"
    },
    "Title" : "Configuration environment",
    "Uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "Excerpt" : "NOR flash on the Motherboard Express, V2M-P1. ... Configuration files. Updating motherboard firmware. MCC command-line interface. Configuration environment Logictile Express",
    "FirstSentences" : "Configuration environment This section describes the configuration environment and hardware of the Versatile Express system using the Motherboard Express \\u03BCATX and CoreTile Express and ..."
  }, {
    "title" : "MOVE interface",
    "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "excerpt" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. All other system connectivity, such as AMBA or interrupts, are handled using the ARM ...",
    "firstSentences" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. All other system connectivity, such as AMBA or interrupts, are handled using the ARM processor.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "MOVE Coprocessor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
      "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MOVE Coprocessor Technical Reference Manual ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "4BfW8UKcdHbQxR8b",
        "urihash" : "4BfW8UKcdHbQxR8b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "systransactionid" : 861255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717418000,
        "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e08",
        "transactionid" : 861255,
        "title" : "MOVE Coprocessor Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648717418000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717418529714705,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1863,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 1863,
        "sysdate" : 1648717418000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717418000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717418529714705,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "syscollection" : "default"
      },
      "Title" : "MOVE Coprocessor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
      "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "excerpt" : "Intended audience This manual has been written for hardware and software engineers implementing System ... It provides information to enable designers to integrate the peripheral into a target ...",
      "firstSentences" : "Intended audience This manual has been written for hardware and software engineers implementing System-on-Chip designs. It provides information to enable designers to integrate the peripheral into ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MOVE Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MOVE Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0235",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472404",
          "sysurihash" : "4BfW8UKcdHbQxR8b",
          "urihash" : "4BfW8UKcdHbQxR8b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176304489000,
          "topparentid" : 3472404,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369603000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717418000,
          "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e144388295d1e18d34e08",
          "transactionid" : 861255,
          "title" : "MOVE Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648717418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0235:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717418529714705,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1863,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717400886,
          "syssize" : 1863,
          "sysdate" : 1648717418000,
          "haslayout" : "1",
          "topparent" : "3472404",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472404,
          "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0235/c/?lang=en",
          "modified" : 1638976881000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717418529714705,
          "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "syscollection" : "default"
        },
        "Title" : "MOVE Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "OFseQERBJkfamGZq",
        "urihash" : "OFseQERBJkfamGZq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "designers ; target system ; software engineers ; Intended audience ; hardware",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3472404,
        "parentitem" : "5e8e144388295d1e18d34e08",
        "concepts" : "designers ; target system ; software engineers ; Intended audience ; hardware",
        "documenttype" : "html",
        "isattachment" : "3472404",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "f69d8c880ee149a0f2940d1e58c7ca3c34e393c0f8a1c53eb6b8c9b62463",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e0c",
        "transactionid" : 861256,
        "title" : "Intended audience ",
        "products" : [ "Arm9" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434596550717,
        "sysisattachment" : "3472404",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472404,
        "size" : 259,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 259,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434596550717,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "Excerpt" : "Intended audience This manual has been written for hardware and software engineers implementing System ... It provides information to enable designers to integrate the peripheral into a target ...",
      "FirstSentences" : "Intended audience This manual has been written for hardware and software engineers implementing System-on-Chip designs. It provides information to enable designers to integrate the peripheral into ..."
    }, {
      "title" : "Feedback on this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "excerpt" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the ... ARM Limited also welcomes general suggestions for additions and improvements.",
      "firstSentences" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the title the number the relevant page number(s) to which your comments apply a concise ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MOVE Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MOVE Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0235",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472404",
          "sysurihash" : "4BfW8UKcdHbQxR8b",
          "urihash" : "4BfW8UKcdHbQxR8b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176304489000,
          "topparentid" : 3472404,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369603000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717418000,
          "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e144388295d1e18d34e08",
          "transactionid" : 861255,
          "title" : "MOVE Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648717418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0235:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717418529714705,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1863,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717400886,
          "syssize" : 1863,
          "sysdate" : 1648717418000,
          "haslayout" : "1",
          "topparent" : "3472404",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472404,
          "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0235/c/?lang=en",
          "modified" : 1638976881000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717418529714705,
          "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "syscollection" : "default"
        },
        "Title" : "MOVE Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Feedback on this manual ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "Uðg4eeiPHWAQEnOS",
        "urihash" : "Uðg4eeiPHWAQEnOS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "comments ; arm ; welcomes general ; concise explanation ; send email ; errata ; Feedback",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3472404,
        "parentitem" : "5e8e144388295d1e18d34e08",
        "concepts" : "comments ; arm ; welcomes general ; concise explanation ; send email ; errata ; Feedback",
        "documenttype" : "html",
        "isattachment" : "3472404",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "e7b670a4a5a8fd957393b2798350e9f83c1e30bea54b26dbd0aae4084333",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e12",
        "transactionid" : 861256,
        "title" : "Feedback on this manual ",
        "products" : [ "Arm9" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434290975738,
        "sysisattachment" : "3472404",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472404,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 326,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434290975738,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
        "syscollection" : "default"
      },
      "Title" : "Feedback on this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "Excerpt" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the ... ARM Limited also welcomes general suggestions for additions and improvements.",
      "FirstSentences" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the title the number the relevant page number(s) to which your comments apply a concise ..."
    }, {
      "title" : "Using this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "excerpt" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction ... Functional Description Read this chapter for a description of the major functional ...",
      "firstSentences" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction to the MOVE coprocessor and its features. Functional Description Read this chapter for a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MOVE Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MOVE Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0235",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472404",
          "sysurihash" : "4BfW8UKcdHbQxR8b",
          "urihash" : "4BfW8UKcdHbQxR8b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176304489000,
          "topparentid" : 3472404,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369603000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717418000,
          "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e144388295d1e18d34e08",
          "transactionid" : 861255,
          "title" : "MOVE Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648717418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0235:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717418529714705,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1863,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717400886,
          "syssize" : 1863,
          "sysdate" : 1648717418000,
          "haslayout" : "1",
          "topparent" : "3472404",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472404,
          "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0235/c/?lang=en",
          "modified" : 1638976881000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717418529714705,
          "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "syscollection" : "default"
        },
        "Title" : "MOVE Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Using this manual ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "w1xorSYRcTñgZXlZ",
        "urihash" : "w1xorSYRcTñgZXlZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "MOVE coprocessor ; signals ; System Connectivity ; Programmer ; features",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3472404,
        "parentitem" : "5e8e144388295d1e18d34e08",
        "concepts" : "MOVE coprocessor ; signals ; System Connectivity ; Programmer ; features",
        "documenttype" : "html",
        "isattachment" : "3472404",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "b9e2078689d667146c1637d96af9b6f8706506065e91d9a430fd042021a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e0d",
        "transactionid" : 861256,
        "title" : "Using this manual ",
        "products" : [ "Arm9" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434072122452,
        "sysisattachment" : "3472404",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472404,
        "size" : 495,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 495,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434072122452,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
        "syscollection" : "default"
      },
      "Title" : "Using this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "Excerpt" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction ... Functional Description Read this chapter for a description of the major functional ...",
      "FirstSentences" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction to the MOVE coprocessor and its features. Functional Description Read this chapter for a ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "MOVE interface ",
      "document_number" : "ddi0235",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3472404",
      "sysurihash" : "8ggQ4VrfpoHz0bðF",
      "urihash" : "8ggQ4VrfpoHz0bðF",
      "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176304489000,
      "topparentid" : 3472404,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369603000,
      "sysconcepts" : "ARM processor ; coprocessor interface ; connectivity ; MOVE ; AMBA",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3472404,
      "parentitem" : "5e8e144388295d1e18d34e08",
      "concepts" : "ARM processor ; coprocessor interface ; connectivity ; MOVE ; AMBA",
      "documenttype" : "html",
      "isattachment" : "3472404",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717434000,
      "permanentid" : "9455dd787e87ede6e894e716c1b224e985b612efd7541233c5a7021e132d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e144388295d1e18d34e16",
      "transactionid" : 861256,
      "title" : "MOVE interface ",
      "products" : [ "Arm9" ],
      "date" : 1648717434000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0235:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717434660407896,
      "sysisattachment" : "3472404",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3472404,
      "size" : 398,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717400886,
      "syssize" : 398,
      "sysdate" : 1648717434000,
      "haslayout" : "1",
      "topparent" : "3472404",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3472404,
      "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
      "wordcount" : 41,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717434000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0235/c/introduction/move-interface?lang=en",
      "modified" : 1638976881000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717434660407896,
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
      "syscollection" : "default"
    },
    "Title" : "MOVE interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "Excerpt" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. All other system connectivity, such as AMBA or interrupts, are handled using the ARM ...",
    "FirstSentences" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. All other system connectivity, such as AMBA or interrupts, are handled using the ARM processor."
  }, {
    "title" : "Determining the core and system state",
    "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "excerpt" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core ... Before you can examine the core and system state, the debugger must determine whether ...",
    "firstSentences" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core and system state by forcing the load and store multiples into the instruction pipeline. Before ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM966E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
      "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM966E-S Technical Reference Manual ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "WqwiVG0ðFxE2wnyn",
        "urihash" : "WqwiVG0ðFxE2wnyn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082778000,
        "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a7557",
        "transactionid" : 863721,
        "title" : "ARM966E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649082778000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082778850511051,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1782,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082607966,
        "syssize" : 1782,
        "sysdate" : 1649082778000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082778000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082778850511051,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM966E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
      "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Monitor mode debug",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "excerpt" : "The vector catching hardware may be used but must not be configured to catch the ... In the event that the watchpoint registers are written to during an access, all ... Monitor mode debug Arm9",
      "firstSentences" : "Monitor mode debug The ARM9E-S within ARM966E-S contains logic which allows the debugging of a system without stopping the core entirely. This allows the continued servicing of critical interrupt ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0164",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497874",
          "sysurihash" : "WqwiVG0ðFxE2wnyn",
          "urihash" : "WqwiVG0ðFxE2wnyn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389486000,
          "topparentid" : 3497874,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376347000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082778000,
          "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9bfd977155116a7557",
          "transactionid" : 863721,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649082778000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0164:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082778850511051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082607966,
          "syssize" : 1782,
          "sysdate" : 1649082778000,
          "haslayout" : "1",
          "topparent" : "3497874",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497874,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082778000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0164/a/?lang=en",
          "modified" : 1638974614000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082778850511051,
          "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Monitor mode debug ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "MsvXesiH84lzyIn0",
        "urihash" : "MsvXesiH84lzyIn0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
        "systransactionid" : 861251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "monitor mode ; watchpoints ; registers ; breakpoints ; core ; ARM9E ; prefetch ; ARM ; real-time ; debugging ; unpredictable behavior ; functionality ; external memory ; use of the range ; coprocessor ; exceptions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497874,
        "parentitem" : "5e8e2e9bfd977155116a7557",
        "concepts" : "monitor mode ; watchpoints ; registers ; breakpoints ; core ; ARM9E ; prefetch ; ARM ; real-time ; debugging ; unpredictable behavior ; functionality ; external memory ; use of the range ; coprocessor ; exceptions",
        "documenttype" : "html",
        "isattachment" : "3497874",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717176000,
        "permanentid" : "83065d09f4ba9fe53d686ce01c3506dbf2f5839f035709c7e3ba96ff5289",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9cfd977155116a7648",
        "transactionid" : 861251,
        "title" : "Monitor mode debug ",
        "products" : [ "Arm9" ],
        "date" : 1648717176000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717176192794928,
        "sysisattachment" : "3497874",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497874,
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717171492,
        "syssize" : 2504,
        "sysdate" : 1648717176000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 188,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717176000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717176192794928,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
        "syscollection" : "default"
      },
      "Title" : "Monitor mode debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "Excerpt" : "The vector catching hardware may be used but must not be configured to catch the ... In the event that the watchpoint registers are written to during an access, all ... Monitor mode debug Arm9",
      "FirstSentences" : "Monitor mode debug The ARM9E-S within ARM966E-S contains logic which allows the debugging of a system without stopping the core entirely. This allows the continued servicing of critical interrupt ..."
    }, {
      "title" : "The protocol converter",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "excerpt" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S ... The messages broadcast over this connection must be converted to the interface ...",
      "firstSentences" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S development system. The messages broadcast over this connection must be converted to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0164",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497874",
          "sysurihash" : "WqwiVG0ðFxE2wnyn",
          "urihash" : "WqwiVG0ðFxE2wnyn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389486000,
          "topparentid" : 3497874,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376347000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082778000,
          "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9bfd977155116a7557",
          "transactionid" : 863721,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649082778000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0164:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082778850511051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082607966,
          "syssize" : 1782,
          "sysdate" : 1649082778000,
          "haslayout" : "1",
          "topparent" : "3497874",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497874,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082778000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0164/a/?lang=en",
          "modified" : 1638974614000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082778850511051,
          "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "The protocol converter ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "Jy908DVmkðCUhHmB",
        "urihash" : "Jy908DVmkðCUhHmB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
        "systransactionid" : 861251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "protocol converter ; ARM966E ; interface ; development system ; parallel port ; conversion ; connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497874,
        "parentitem" : "5e8e2e9bfd977155116a7557",
        "concepts" : "protocol converter ; ARM966E ; interface ; development system ; parallel port ; conversion ; connection",
        "documenttype" : "html",
        "isattachment" : "3497874",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717176000,
        "permanentid" : "72fba11d0135a9ff53d0cdf5b64d6dedf099724edabec2cb27b24cead644",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9cfd977155116a7635",
        "transactionid" : 861251,
        "title" : "The protocol converter ",
        "products" : [ "Arm9" ],
        "date" : 1648717176000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717176193761667,
        "sysisattachment" : "3497874",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497874,
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717171492,
        "syssize" : 303,
        "sysdate" : 1648717176000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717176000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717176193761667,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
        "syscollection" : "default"
      },
      "Title" : "The protocol converter",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "Excerpt" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S ... The messages broadcast over this connection must be converted to the interface ...",
      "FirstSentences" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S development system. The messages broadcast over this connection must be converted to the ..."
    }, {
      "title" : "Enabling the write buffer",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "excerpt" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register ... Once this bit has been set, all writes to bufferable address locations use the write ...",
      "firstSentences" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register. Once this bit has been set, all writes to bufferable address locations use the write buffer.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0164",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497874",
          "sysurihash" : "WqwiVG0ðFxE2wnyn",
          "urihash" : "WqwiVG0ðFxE2wnyn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389486000,
          "topparentid" : 3497874,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376347000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082778000,
          "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9bfd977155116a7557",
          "transactionid" : 863721,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649082778000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0164:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082778850511051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082607966,
          "syssize" : 1782,
          "sysdate" : 1649082778000,
          "haslayout" : "1",
          "topparent" : "3497874",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497874,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082778000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0164/a/?lang=en",
          "modified" : 1638974614000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082778850511051,
          "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Enabling the write buffer ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "ñlyVjKihGOkilL7x",
        "urihash" : "ñlyVjKihGOkilL7x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
        "systransactionid" : 861251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "AHB Data ; bufferable regions ; debugging purposes ; slave peripheral ; address locations ; control register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497874,
        "parentitem" : "5e8e2e9bfd977155116a7557",
        "concepts" : "AHB Data ; bufferable regions ; debugging purposes ; slave peripheral ; address locations ; control register",
        "documenttype" : "html",
        "isattachment" : "3497874",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717175000,
        "permanentid" : "58865a17643791690a08dbb4490109d2757697afbcbb5831a2f941d773cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9cfd977155116a75c9",
        "transactionid" : 861251,
        "title" : "Enabling the write buffer ",
        "products" : [ "Arm9" ],
        "date" : 1648717175000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717175949809395,
        "sysisattachment" : "3497874",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497874,
        "size" : 487,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717171521,
        "syssize" : 487,
        "sysdate" : 1648717175000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 52,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717175000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717175949809395,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
        "syscollection" : "default"
      },
      "Title" : "Enabling the write buffer",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "Excerpt" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register ... Once this bit has been set, all writes to bufferable address locations use the write ...",
      "FirstSentences" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register. Once this bit has been set, all writes to bufferable address locations use the write buffer."
    } ],
    "totalNumberOfChildResults" : 117,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Determining the core and system state ",
      "document_number" : "ddi0164",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497874",
      "sysurihash" : "BYYkt45el6QI3RAW",
      "urihash" : "BYYkt45el6QI3RAW",
      "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
      "systransactionid" : 861251,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176389486000,
      "topparentid" : 3497874,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376347000,
      "sysconcepts" : "core ; processor entered ; instruction pipeline ; store multiples ; register ; EmbeddedICE-RT ; debugger ; load",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3497874,
      "parentitem" : "5e8e2e9bfd977155116a7557",
      "concepts" : "core ; processor entered ; instruction pipeline ; store multiples ; register ; EmbeddedICE-RT ; debugger ; load",
      "documenttype" : "html",
      "isattachment" : "3497874",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717176000,
      "permanentid" : "893381c7a490536e3fe015448c41cd551286841d2a1680676f761d70343d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e9cfd977155116a7640",
      "transactionid" : 861251,
      "title" : "Determining the core and system state ",
      "products" : [ "Arm9" ],
      "date" : 1648717176000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0164:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717176327292086,
      "sysisattachment" : "3497874",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497874,
      "size" : 505,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717171492,
      "syssize" : 505,
      "sysdate" : 1648717176000,
      "haslayout" : "1",
      "topparent" : "3497874",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497874,
      "content_description" : "This document is a reference manual for the ARM966E-S.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717176000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
      "modified" : 1638974614000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717176327292086,
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
      "syscollection" : "default"
    },
    "Title" : "Determining the core and system state",
    "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "Excerpt" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core ... Before you can examine the core and system state, the debugger must determine whether ...",
    "FirstSentences" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core and system state by forcing the load and store multiples into the instruction pipeline. Before ..."
  }, {
    "title" : "CoreSight Management Registers",
    "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "clickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "excerpt" : "CoreSight Management Registers Here are the CoreSight Management registers. These registers are the same for each variant with the following exceptions: The COM-AP component does not ...",
    "firstSentences" : "CoreSight Management Registers Here are the CoreSight Management registers. These registers are the same for each variant with the following exceptions: The COM-AP component does not implement ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "JiñyBWD01yñP5ñeL",
        "urihash" : "JiñyBWD01yñP5ñeL",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
        "systransactionid" : 863717,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082597000,
        "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c636da9f9552000f9bdd",
        "transactionid" : 863717,
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1649082597000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082597843259849,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082485178,
        "syssize" : 4435,
        "sysdate" : 1649082597000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 288,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082597000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082597843259849,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "excerpt" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name ... DAPBUS Target slave interface on COM-AP programming interfaces and register access ...",
      "firstSentences" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name Description AMBA4 APB Target slave interface on all programming interfaces (except for COM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "document_number" : "101130",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3836114",
          "sysurihash" : "JiñyBWD01yñP5ñeL",
          "urihash" : "JiñyBWD01yñP5ñeL",
          "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
          "systransactionid" : 863717,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1544788977000,
          "topparentid" : 3836114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596180022000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082597000,
          "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23c636da9f9552000f9bdd",
          "transactionid" : 863717,
          "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
          "date" : 1649082597000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101130:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082597843259849,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4435,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082485178,
          "syssize" : 4435,
          "sysdate" : 1649082597000,
          "haslayout" : "1",
          "topparent" : "3836114",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3836114,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082597000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101130/0002/?lang=en",
          "modified" : 1636970668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082597843259849,
          "uri" : "https://developer.arm.com/documentation/101130/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "b5nphwk3S9GV9Yky",
        "urihash" : "b5nphwk3S9GV9Yky",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
        "systransactionid" : 861249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "slave interface ; Cortex-M ; APB ; servicing agent ; processor cores ; ongoing transaction ; low-cost transport ; low-power usage ; non-AHB mode ; access infrastructure ; communication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "attachmentparentid" : 3836114,
        "parentitem" : "5f23c636da9f9552000f9bdd",
        "concepts" : "slave interface ; Cortex-M ; APB ; servicing agent ; processor cores ; ongoing transaction ; low-cost transport ; low-power usage ; non-AHB mode ; access infrastructure ; communication",
        "documenttype" : "html",
        "isattachment" : "3836114",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717083000,
        "permanentid" : "e2e3471c0a890aa4ecb8cae4af5e9a13ae9a63d7efe3fc75e36c54b3d1d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c637da9f9552000f9be4",
        "transactionid" : 861249,
        "title" : "Interfaces ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1648717083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717083395469777,
        "sysisattachment" : "3836114",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3836114,
        "size" : 1397,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717081075,
        "syssize" : 1397,
        "sysdate" : 1648717083000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/Introduction/Interfaces?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717083395469777,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "Excerpt" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name ... DAPBUS Target slave interface on COM-AP programming interfaces and register access ...",
      "FirstSentences" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name Description AMBA4 APB Target slave interface on all programming interfaces (except for COM ..."
    }, {
      "title" : "Signals for the sdc600_apbcom_ext",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "excerpt" : "Indicates the completion of a transfer. RX_DATA[7:0] Input Data line from Internal APBCOM's TxEngine. ... REMRR Output Remote reboot request to the power control unit.",
      "firstSentences" : "Signals for the sdc600_apbcom_ext The following tables show the signals of the ADIv6 External APBCOM component. Table A-1 External APBCOM, system signals Name Direction Description PCLK Input The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "document_number" : "101130",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3836114",
          "sysurihash" : "JiñyBWD01yñP5ñeL",
          "urihash" : "JiñyBWD01yñP5ñeL",
          "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
          "systransactionid" : 863717,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1544788977000,
          "topparentid" : 3836114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596180022000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082597000,
          "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23c636da9f9552000f9bdd",
          "transactionid" : 863717,
          "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
          "date" : 1649082597000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101130:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082597843259849,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4435,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082485178,
          "syssize" : 4435,
          "sysdate" : 1649082597000,
          "haslayout" : "1",
          "topparent" : "3836114",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3836114,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082597000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101130/0002/?lang=en",
          "modified" : 1636970668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082597843259849,
          "uri" : "https://developer.arm.com/documentation/101130/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Signals for the sdc600_apbcom_ext ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "buADBCOSVoYrbNU9",
        "urihash" : "buADBCOSVoYrbNU9",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
        "systransactionid" : 861249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "Remote reboot ; External APBCOM ; signals ; Port components ; request ; RRDIS ; control unit ; synchronizer flops ; slave interface ; new transaction ; Address bus ; static configuration ; RxEngine FIFO ; glitch-free",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "attachmentparentid" : 3836114,
        "parentitem" : "5f23c636da9f9552000f9bdd",
        "concepts" : "Remote reboot ; External APBCOM ; signals ; Port components ; request ; RRDIS ; control unit ; synchronizer flops ; slave interface ; new transaction ; Address bus ; static configuration ; RxEngine FIFO ; glitch-free",
        "documenttype" : "html",
        "isattachment" : "3836114",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717083000,
        "permanentid" : "52ac0802dca296e39c019c98315b94e3c6027d6c6e9038596ee52a03808e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c637da9f9552000f9c0c",
        "transactionid" : 861249,
        "title" : "Signals for the sdc600_apbcom_ext ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1648717083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717083354378068,
        "sysisattachment" : "3836114",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3836114,
        "size" : 4014,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717081028,
        "syssize" : 4014,
        "sysdate" : 1648717083000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717083354378068,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
        "syscollection" : "default"
      },
      "Title" : "Signals for the sdc600_apbcom_ext",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "Excerpt" : "Indicates the completion of a transfer. RX_DATA[7:0] Input Data line from Internal APBCOM's TxEngine. ... REMRR Output Remote reboot request to the power control unit.",
      "FirstSentences" : "Signals for the sdc600_apbcom_ext The following tables show the signals of the ADIv6 External APBCOM component. Table A-1 External APBCOM, system signals Name Direction Description PCLK Input The ..."
    }, {
      "title" : "Feature ID TxEngine Register",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "excerpt" : "The defined value of this bit is: 0x0 TxEngine does not support 8-bit wide writes. [7:4] ... [3:2] - res0. ... Feature ID TxEngine Register CoreSight SDC-600 Secure Debug Channel",
      "firstSentences" : "Feature ID TxEngine Register This register provides information about the features implemented in the COM Port TxEngine. The FIDTXR characteristics are: Usage constraints There are no usage ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "document_number" : "101130",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3836114",
          "sysurihash" : "JiñyBWD01yñP5ñeL",
          "urihash" : "JiñyBWD01yñP5ñeL",
          "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
          "systransactionid" : 863717,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1544788977000,
          "topparentid" : 3836114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596180022000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082597000,
          "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23c636da9f9552000f9bdd",
          "transactionid" : 863717,
          "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
          "date" : 1649082597000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101130:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082597843259849,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4435,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082485178,
          "syssize" : 4435,
          "sysdate" : 1649082597000,
          "haslayout" : "1",
          "topparent" : "3836114",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3836114,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082597000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101130/0002/?lang=en",
          "modified" : 1636970668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082597843259849,
          "uri" : "https://developer.arm.com/documentation/101130/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Feature ID TxEngine Register ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "jk5WrMnaadJ0ð7zG",
        "urihash" : "jk5WrMnaadJ0ð7zG",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
        "systransactionid" : 861249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "assignments ; TxEngine ; Port modules ; register located ; read-only memory-mapped ; functionality ; 0xAFAFAF12 ; APB",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "attachmentparentid" : 3836114,
        "parentitem" : "5f23c636da9f9552000f9bdd",
        "concepts" : "assignments ; TxEngine ; Port modules ; register located ; read-only memory-mapped ; functionality ; 0xAFAFAF12 ; APB",
        "documenttype" : "html",
        "isattachment" : "3836114",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717083000,
        "permanentid" : "373b407287b4f87545b5e20a98d13b04b63852194cbd062724ed7a9f34ec",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c637da9f9552000f9c01",
        "transactionid" : 861249,
        "title" : "Feature ID TxEngine Register ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1648717083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717083345275858,
        "sysisattachment" : "3836114",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3836114,
        "size" : 1883,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717081059,
        "syssize" : 1883,
        "sysdate" : 1648717083000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717083345275858,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
        "syscollection" : "default"
      },
      "Title" : "Feature ID TxEngine Register",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "Excerpt" : "The defined value of this bit is: 0x0 TxEngine does not support 8-bit wide writes. [7:4] ... [3:2] - res0. ... Feature ID TxEngine Register CoreSight SDC-600 Secure Debug Channel",
      "FirstSentences" : "Feature ID TxEngine Register This register provides information about the features implemented in the COM Port TxEngine. The FIDTXR characteristics are: Usage constraints There are no usage ..."
    } ],
    "totalNumberOfChildResults" : 55,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight Management Registers ",
      "document_number" : "101130",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3836114",
      "sysurihash" : "U2PJE7mrR7pElLKp",
      "urihash" : "U2PJE7mrR7pElLKp",
      "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
      "systransactionid" : 861249,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1544788977000,
      "topparentid" : 3836114,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596180022000,
      "sysconcepts" : "DAP variants ; Integrated Cortex-M ; registers ; WI ; RAZ ; DEVID ; RO ; Peripheral ID ; Device Configuration ; Lock Access ; Claim Tag Set ; COM-AP component ; Authentication ; exceptions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
      "attachmentparentid" : 3836114,
      "parentitem" : "5f23c636da9f9552000f9bdd",
      "concepts" : "DAP variants ; Integrated Cortex-M ; registers ; WI ; RAZ ; DEVID ; RO ; Peripheral ID ; Device Configuration ; Lock Access ; Claim Tag Set ; COM-AP component ; Authentication ; exceptions",
      "documenttype" : "html",
      "isattachment" : "3836114",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717083000,
      "permanentid" : "6fa73978572ad3eec6d17d06828456f1db955f5a08f360cef1a66704cb0b",
      "syslanguage" : [ "English" ],
      "itemid" : "5f23c637da9f9552000f9c07",
      "transactionid" : 861249,
      "title" : "CoreSight Management Registers ",
      "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
      "date" : 1648717083000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101130:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717083437801988,
      "sysisattachment" : "3836114",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3836114,
      "size" : 2373,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717081059,
      "syssize" : 2373,
      "sysdate" : 1648717083000,
      "haslayout" : "1",
      "topparent" : "3836114",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3836114,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
      "wordcount" : 165,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717083000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
      "modified" : 1636970668000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717083437801988,
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
      "syscollection" : "default"
    },
    "Title" : "CoreSight Management Registers",
    "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "Excerpt" : "CoreSight Management Registers Here are the CoreSight Management registers. These registers are the same for each variant with the following exceptions: The COM-AP component does not ...",
    "FirstSentences" : "CoreSight Management Registers Here are the CoreSight Management registers. These registers are the same for each variant with the following exceptions: The COM-AP component does not implement ..."
  }, {
    "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "excerpt" : "Copyright © 2020 Arm Limited (or its affiliates). ... Company 02557590 registered in England. ... (LES-PRE-20349) ... All rights reserved. Non-Confidential ... 2 Confidentiality Status",
    "firstSentences" : "Arm® DynamIQ™ Shared Unit MP135 Revision: r4p2 Technical Reference Manual Copyright © 2020 Arm Limited or its affiliates. All rights reserved. 101512_0402_05_en Arm® DynamIQ™ Shared Unit MP135",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "lf9Tpy5WoB6Xwq6f",
        "urihash" : "lf9Tpy5WoB6Xwq6f",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2befeb1a7c5445f2906fe",
        "transactionid" : 861248,
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032218167165,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029323,
        "syssize" : 4213,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032218167165,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "lf9Tpy5WoB6Xwq6f",
        "urihash" : "lf9Tpy5WoB6Xwq6f",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2befeb1a7c5445f2906fe",
        "transactionid" : 861248,
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032218167165,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029323,
        "syssize" : 4213,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032218167165,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "Power and clock gate control signals",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "excerpt" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn ...",
      "firstSentences" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn Input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "document_number" : "101512",
          "document_version" : "0402",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4290802",
          "sysurihash" : "lf9Tpy5WoB6Xwq6f",
          "urihash" : "lf9Tpy5WoB6Xwq6f",
          "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1603201181000,
          "topparentid" : 4290802,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604501246000,
          "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717032000,
          "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa2befeb1a7c5445f2906fe",
          "transactionid" : 861248,
          "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1648717032000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101512:0402:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717032218167165,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4213,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717029323,
          "syssize" : 4213,
          "sysdate" : 1648717032000,
          "haslayout" : "1",
          "topparent" : "4290802",
          "label_version" : "r4p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4290802,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717032000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101512/0402/?lang=en",
          "modified" : 1636977295000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717032218167165,
          "uri" : "https://developer.arm.com/documentation/101512/0402/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Power and clock gate control signals ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "YDVI6gGkUgoTblDN",
        "urihash" : "YDVI6gGkUgoTblDN",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "controller request ; Active-LOW signal ; clock gate ; DebugBlock ; ongoing transaction ; PSLVERR response ; APB accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4290802,
        "parentitem" : "5fa2befeb1a7c5445f2906fe",
        "concepts" : "controller request ; Active-LOW signal ; clock gate ; DebugBlock ; ongoing transaction ; PSLVERR response ; APB accesses",
        "documenttype" : "html",
        "isattachment" : "4290802",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "dbf8284f8d26b4d3de60a4c4bdd7e4775239d677657d91a7ae1fd02f793a",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2bf00b1a7c5445f2907c6",
        "transactionid" : 861248,
        "title" : "Power and clock gate control signals ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032214238635,
        "sysisattachment" : "4290802",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4290802,
        "size" : 1100,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029294,
        "syssize" : 1100,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032214238635,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
        "syscollection" : "default"
      },
      "Title" : "Power and clock gate control signals",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "Excerpt" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn ...",
      "FirstSentences" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn Input ..."
    }, {
      "title" : "ATB interface signals",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "excerpt" : "14 ATB interface signals The following table shows the ATB interface signals. Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready.",
      "firstSentences" : "14 ATB interface signals The following table shows the ATB interface signals. Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready. AFVALIDMx Input FIFO ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "document_number" : "101512",
          "document_version" : "0402",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4290802",
          "sysurihash" : "lf9Tpy5WoB6Xwq6f",
          "urihash" : "lf9Tpy5WoB6Xwq6f",
          "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1603201181000,
          "topparentid" : 4290802,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604501246000,
          "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717032000,
          "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa2befeb1a7c5445f2906fe",
          "transactionid" : 861248,
          "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1648717032000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101512:0402:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717032218167165,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4213,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717029323,
          "syssize" : 4213,
          "sysdate" : 1648717032000,
          "haslayout" : "1",
          "topparent" : "4290802",
          "label_version" : "r4p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4290802,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717032000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101512/0402/?lang=en",
          "modified" : 1636977295000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717032218167165,
          "uri" : "https://developer.arm.com/documentation/101512/0402/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATB interface signals ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "GUWxUi8BPGrxFScf",
        "urihash" : "GUWxUi8BPGrxFScf",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "ATB interface ; flush request ; Input FIFO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4290802,
        "parentitem" : "5fa2befeb1a7c5445f2906fe",
        "concepts" : "ATB interface ; flush request ; Input FIFO",
        "documenttype" : "html",
        "isattachment" : "4290802",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "e9b008c6b23cf8d4eab5818404c50d008da3c4546b1118d2f4ff8415558e",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2bf00b1a7c5445f2907bd",
        "transactionid" : 861248,
        "title" : "ATB interface signals ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032212874242,
        "sysisattachment" : "4290802",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4290802,
        "size" : 497,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029313,
        "syssize" : 497,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032212874242,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "ATB interface signals",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "Excerpt" : "14 ATB interface signals The following table shows the ATB interface signals. Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready.",
      "FirstSentences" : "14 ATB interface signals The following table shows the ATB interface signals. Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready. AFVALIDMx Input FIFO ..."
    } ],
    "totalNumberOfChildResults" : 201,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
      "document_number" : "101512",
      "document_version" : "0402",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4290802",
      "sysauthor" : "ARM",
      "sysurihash" : "HiOlrL0ngpsfnTgr",
      "urihash" : "HiOlrL0ngpsfnTgr",
      "sysuri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
      "keywords" : "DSU",
      "systransactionid" : 861248,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1603201181000,
      "topparentid" : 4290802,
      "numberofpages" : 304,
      "sysconcepts" : "cluster ; instructions ; cores ; Exception level ; DebugBlock ; DSU ; interfacing ; transactions ; general-purpose register ; syntax ; L3 caches ; AArch32 state ; registers ; configurations ; caches ; peripheral port",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
      "attachmentparentid" : 4290802,
      "parentitem" : "5fa2befeb1a7c5445f2906fe",
      "concepts" : "cluster ; instructions ; cores ; Exception level ; DebugBlock ; DSU ; interfacing ; transactions ; general-purpose register ; syntax ; L3 caches ; AArch32 state ; registers ; configurations ; caches ; peripheral port",
      "documenttype" : "pdf",
      "isattachment" : "4290802",
      "sysindexeddate" : 1648717034000,
      "permanentid" : "612b697ca7800b0afb8f231d5a23b656dfd597286192f9f2ab6b0830478b",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa2bf00b1a7c5445f2907ed",
      "transactionid" : 861248,
      "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU) MP135. It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
      "date" : 1648717033000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101512:0402:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717033530042875,
      "sysisattachment" : "4290802",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4290802,
      "size" : 1513776,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717031972,
      "syssubject" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU) MP135. It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
      "syssize" : 1513776,
      "sysdate" : 1648717033000,
      "topparent" : "4290802",
      "author" : "ARM",
      "label_version" : "r4p2",
      "systopparentid" : 4290802,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
      "wordcount" : 3823,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717034000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717033530042875,
      "uri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "Excerpt" : "Copyright © 2020 Arm Limited (or its affiliates). ... Company 02557590 registered in England. ... (LES-PRE-20349) ... All rights reserved. Non-Confidential ... 2 Confidentiality Status",
    "FirstSentences" : "Arm® DynamIQ™ Shared Unit MP135 Revision: r4p2 Technical Reference Manual Copyright © 2020 Arm Limited or its affiliates. All rights reserved. 101512_0402_05_en Arm® DynamIQ™ Shared Unit MP135"
  }, {
    "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "excerpt" : "Web Address ... PrimeCell AHB SRAM/NOR Memory Controller ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0389B ... Preface ... About this manual ... x Feedback ... xiv ... Introduction",
    "firstSentences" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Revision: r0p1 Technical Reference Manual Copyright © 2006 ARM Limited. All rights reserved. ARM DDI 0389B ii PrimeCell AHB SRAM/NOR Memory ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
      "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "3oWtCme1wkxjzcoM",
        "urihash" : "3oWtCme1wkxjzcoM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb288295d1e18d38518",
        "transactionid" : 861248,
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019395513844,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1965,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 1965,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019395513844,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
      "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "excerpt" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. ... AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low-power ...",
      "firstSentences" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. Figure 2.1. AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "document_number" : "ddi0389",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987359",
          "sysurihash" : "3oWtCme1wkxjzcoM",
          "urihash" : "3oWtCme1wkxjzcoM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190037268000,
          "topparentid" : 4987359,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375602000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2bb288295d1e18d38518",
          "transactionid" : 861248,
          "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0389:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019395513844,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1965,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717002285,
          "syssize" : 1965,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "4987359",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987359,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0389/b/?lang=en",
          "modified" : 1639049544000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019395513844,
          "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "1OcIeh2qnS4dVZGs",
        "urihash" : "1OcIeh2qnS4dVZGs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4987359,
        "parentitem" : "5e8e2bb288295d1e18d38518",
        "documenttype" : "html",
        "isattachment" : "4987359",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "59df08cc5c6ea3d2fb629cfe01e81f3ded5d763d7fcd9068d010789497f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb288295d1e18d3852d",
        "transactionid" : 861248,
        "title" : "Functional description ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019671128628,
        "sysisattachment" : "4987359",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987359,
        "size" : 285,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 285,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/functional-overview/functional-description?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019671128628,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "Excerpt" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. ... AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low-power ...",
      "FirstSentences" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. Figure 2.1. AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low- ..."
    }, {
      "title" : "AHB interface",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "excerpt" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect ...",
      "firstSentences" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect protocol.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "document_number" : "ddi0389",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987359",
          "sysurihash" : "3oWtCme1wkxjzcoM",
          "urihash" : "3oWtCme1wkxjzcoM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190037268000,
          "topparentid" : 4987359,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375602000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2bb288295d1e18d38518",
          "transactionid" : 861248,
          "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0389:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019395513844,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1965,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717002285,
          "syssize" : 1965,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "4987359",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987359,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0389/b/?lang=en",
          "modified" : 1639049544000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019395513844,
          "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB interface ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "ñhðS1e5Z8uZfgDqg",
        "urihash" : "ñhðS1e5Z8uZfgDqg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "sysconcepts" : "interface ; required transfers ; incoming AHB ; optimizations ; protocol",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4987359,
        "parentitem" : "5e8e2bb288295d1e18d38518",
        "concepts" : "interface ; required transfers ; incoming AHB ; optimizations ; protocol",
        "documenttype" : "html",
        "isattachment" : "4987359",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "447300dca423b22b137825b7dfce1f12418e8ccf82fa33b91448eacb3140",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb288295d1e18d3852e",
        "transactionid" : 861248,
        "title" : "AHB interface ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019635167836,
        "sysisattachment" : "4987359",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987359,
        "size" : 430,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 430,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019635167836,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "Excerpt" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect ...",
      "FirstSentences" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect protocol."
    }, {
      "title" : "Memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "excerpt" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "firstSentences" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "document_number" : "ddi0389",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987359",
          "sysurihash" : "3oWtCme1wkxjzcoM",
          "urihash" : "3oWtCme1wkxjzcoM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190037268000,
          "topparentid" : 4987359,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375602000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2bb288295d1e18d38518",
          "transactionid" : 861248,
          "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0389:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019395513844,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1965,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717002285,
          "syssize" : 1965,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "4987359",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987359,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0389/b/?lang=en",
          "modified" : 1639049544000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019395513844,
          "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Memory initialization ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "KCq2E65Mox0SbXat",
        "urihash" : "KCq2E65Mox0SbXat",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "sysconcepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4987359,
        "parentitem" : "5e8e2bb288295d1e18d38518",
        "concepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "documenttype" : "html",
        "isattachment" : "4987359",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "f7830a9b9e773ac0b424436a04853760a9febcca6ddb9990b3dc08f33d33",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb388295d1e18d38560",
        "transactionid" : 861248,
        "title" : "Memory initialization ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019488923241,
        "sysisattachment" : "4987359",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987359,
        "size" : 872,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 872,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019488923241,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "Memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "Excerpt" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "FirstSentences" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the configuration ..."
    } ],
    "totalNumberOfChildResults" : 74,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
      "document_number" : "ddi0389",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4987359",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "CFM6neð1iy7Gi2ZQ",
      "urihash" : "CFM6neð1iy7Gi2ZQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
      "systransactionid" : 861248,
      "copyright" : "Copyright © 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1190037268000,
      "topparentid" : 4987359,
      "numberofpages" : 110,
      "sysconcepts" : "ARM Limited ; assignments ; AHB ; commands ; programmer ; integrators ; memory controllers ; clock domains ; transfers ; configurations ; reads ; protocol ; bus ; low-power states ; APB interface ; assertion",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 4987359,
      "parentitem" : "5e8e2bb288295d1e18d38518",
      "concepts" : "ARM Limited ; assignments ; AHB ; commands ; programmer ; integrators ; memory controllers ; clock domains ; transfers ; configurations ; reads ; protocol ; bus ; low-power states ; APB interface ; assertion",
      "documenttype" : "pdf",
      "isattachment" : "4987359",
      "sysindexeddate" : 1648717022000,
      "permanentid" : "64dc7137538b5022a19a08d50f5db169b3813adbfec11c34f6c2ca04fe47",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2bb388295d1e18d38592",
      "transactionid" : 861248,
      "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
      "date" : 1648717022000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0389:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717022242016106,
      "sysisattachment" : "4987359",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4987359,
      "size" : 897431,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717003946,
      "syssize" : 897431,
      "sysdate" : 1648717022000,
      "topparent" : "4987359",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 4987359,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
      "wordcount" : 1520,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717022000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717022242016106,
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "Excerpt" : "Web Address ... PrimeCell AHB SRAM/NOR Memory Controller ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0389B ... Preface ... About this manual ... x Feedback ... xiv ... Introduction",
    "FirstSentences" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Revision: r0p1 Technical Reference Manual Copyright © 2006 ARM Limited. All rights reserved. ARM DDI 0389B ii PrimeCell AHB SRAM/NOR Memory ..."
  }, {
    "title" : "About instruction cycle timing",
    "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "excerpt" : "About instruction cycle timing This chapter provides information to estimate how much execution time ... The complexity of the Cortex-A9 processor makes it impossible to guarantee precise ...",
    "firstSentences" : "About instruction cycle timing This chapter provides information to estimate how much execution time particular code sequences require. The complexity of the Cortex-A9 processor makes it ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysurihash" : "vXLvHzae56Ufc7rt",
        "urihash" : "vXLvHzae56Ufc7rt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c0e",
        "transactionid" : 861248,
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019765463603,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717007241,
        "syssize" : 2220,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "3475282",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 172,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0409/i/?lang=en",
        "modified" : 1639128266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019765463603,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "excerpt" : "Change history ... Change ... First release for r1p0 ... Second release for r2p0 ... First release for r2p2 ... First release for r3p0 ... First release for r4p0 ... First release for r4p1",
      "firstSentences" : "Cortex-A9 NEON Media Processing Engine Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0409I (ID091612) ARM DDI 0409I ID091612 Cortex-A9 NEON ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0409",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475282",
          "sysurihash" : "vXLvHzae56Ufc7rt",
          "urihash" : "vXLvHzae56Ufc7rt",
          "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822886000,
          "topparentid" : 3475282,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370410000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e176afd977155116a3c0e",
          "transactionid" : 861248,
          "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0409:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019765463603,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717007241,
          "syssize" : 2220,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "3475282",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475282,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
          "wordcount" : 172,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0409/i/?lang=en",
          "modified" : 1639128266000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019765463603,
          "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "1LmTzkN1wvrJWrtx",
        "urihash" : "1LmTzkN1wvrJWrtx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
        "keywords" : "Cortex-A9, Cortex-A9, NEON",
        "systransactionid" : 861248,
        "copyright" : "Copyright ©€2008-2012 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "numberofpages" : 49,
        "sysconcepts" : "Advanced SIMD ; instructions ; extensions ; registers ; conversions ; ARM ; floating-point ; assignments ; shows ; cycles ; documentation ; vector operations ; Cortex ; third parties ; formats ; coprocessors",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3475282,
        "parentitem" : "5e8e176afd977155116a3c0e",
        "concepts" : "Advanced SIMD ; instructions ; extensions ; registers ; conversions ; ARM ; floating-point ; assignments ; shows ; cycles ; documentation ; vector operations ; Cortex ; third parties ; formats ; coprocessors",
        "documenttype" : "pdf",
        "isattachment" : "3475282",
        "sysindexeddate" : 1648717020000,
        "permanentid" : "bf6b5faa0d3b378be7b8e4b4bacd3a020c60e65b30f3a960ae0891f3f719",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c45",
        "transactionid" : 861248,
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "subject" : "The Cortex-A9 MPE Technical Reference Manual(TRM) describes extensions of Cortex-A9 functionality with support for the ARM Vector Floating-Point v3(VFPv3) and Advanced SIMD instruction sets for engineers designing a System-on-Chip (SoC) device using the Cortex-A9 NEON Media Processing Engine (MPE). ",
        "date" : 1648717020000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717020165223702,
        "sysisattachment" : "3475282",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475282,
        "size" : 436206,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717008454,
        "syssubject" : "The Cortex-A9 MPE Technical Reference Manual(TRM) describes extensions of Cortex-A9 functionality with support for the ARM Vector Floating-Point v3(VFPv3) and Advanced SIMD instruction sets for engineers designing a System-on-Chip (SoC) device using the Cortex-A9 NEON Media Processing Engine (MPE). ",
        "syssize" : 436206,
        "sysdate" : 1648717020000,
        "topparent" : "3475282",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 1332,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717020000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717020165223702,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "Excerpt" : "Change history ... Change ... First release for r1p0 ... Second release for r2p0 ... First release for r2p2 ... First release for r3p0 ... First release for r4p0 ... First release for r4p1",
      "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0409I (ID091612) ARM DDI 0409I ID091612 Cortex-A9 NEON ..."
    }, {
      "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysurihash" : "vXLvHzae56Ufc7rt",
        "urihash" : "vXLvHzae56Ufc7rt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c0e",
        "transactionid" : 861248,
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019765463603,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717007241,
        "syssize" : 2220,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "3475282",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 172,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0409/i/?lang=en",
        "modified" : 1639128266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019765463603,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Inter-pipeline data-transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "excerpt" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data- ... Table 3.10 shows the additional latency incurred for moving values between the three ...",
      "firstSentences" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data-processing units: the integer core a unit, within the MPE, for handling Advanced-SIMD ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0409",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475282",
          "sysurihash" : "vXLvHzae56Ufc7rt",
          "urihash" : "vXLvHzae56Ufc7rt",
          "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822886000,
          "topparentid" : 3475282,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370410000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e176afd977155116a3c0e",
          "transactionid" : 861248,
          "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0409:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019765463603,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717007241,
          "syssize" : 2220,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "3475282",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475282,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
          "wordcount" : 172,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0409/i/?lang=en",
          "modified" : 1639128266000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019765463603,
          "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Inter-pipeline data-transfers ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysurihash" : "5e1hJVx7Pðmfzqfh",
        "urihash" : "5e1hJVx7Pðmfzqfh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "integer core ; Advanced-SIMD ; instructions ; latencies ; MPE ; handling ; moving ; distinct data-processing ; A9 processor ; Inter-pipeline data-transfers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3475282,
        "parentitem" : "5e8e176afd977155116a3c0e",
        "concepts" : "integer core ; Advanced-SIMD ; instructions ; latencies ; MPE ; handling ; moving ; distinct data-processing ; A9 processor ; Inter-pipeline data-transfers",
        "documenttype" : "html",
        "isattachment" : "3475282",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "0ceff696535ba408edbbf1bb0dffa382f38a5841aa65401009402838f5e9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c42",
        "transactionid" : 861248,
        "title" : "Inter-pipeline data-transfers ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019761884293,
        "sysisattachment" : "3475282",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475282,
        "size" : 1010,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717007222,
        "syssize" : 1010,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "3475282",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
        "modified" : 1639128266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019761884293,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
        "syscollection" : "default"
      },
      "Title" : "Inter-pipeline data-transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "Excerpt" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data- ... Table 3.10 shows the additional latency incurred for moving values between the three ...",
      "FirstSentences" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data-processing units: the integer core a unit, within the MPE, for handling Advanced-SIMD ..."
    } ],
    "totalNumberOfChildResults" : 28,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About instruction cycle timing ",
      "document_number" : "ddi0409",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3475282",
      "sysurihash" : "YñlKX6PCsLVRZ1tk",
      "urihash" : "YñlKX6PCsLVRZ1tk",
      "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
      "systransactionid" : 861248,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1347822886000,
      "topparentid" : 3475282,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370410000,
      "sysconcepts" : "instructions ; timing ; system activity ; hand calculations ; code sequences ; complexity of the Cortex ; scope ; Detailed",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3475282,
      "parentitem" : "5e8e176afd977155116a3c0e",
      "concepts" : "instructions ; timing ; system activity ; hand calculations ; code sequences ; complexity of the Cortex ; scope ; Detailed",
      "documenttype" : "html",
      "isattachment" : "3475282",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717021000,
      "permanentid" : "b6a451a6ec2f015331b9e0085e9aa03b414bb4469f28ab2d239186f6b208",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e176afd977155116a3c35",
      "transactionid" : 861248,
      "title" : "About instruction cycle timing ",
      "products" : [ "Cortex-A9" ],
      "date" : 1648717021000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0409:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717021628765231,
      "sysisattachment" : "3475282",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3475282,
      "size" : 591,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717007241,
      "syssize" : 591,
      "sysdate" : 1648717021000,
      "haslayout" : "1",
      "topparent" : "3475282",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3475282,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
      "wordcount" : 59,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "document_revision" : "i",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717021000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
      "modified" : 1639128266000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717021628765231,
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
      "syscollection" : "default"
    },
    "Title" : "About instruction cycle timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "Excerpt" : "About instruction cycle timing This chapter provides information to estimate how much execution time ... The complexity of the Cortex-A9 processor makes it impossible to guarantee precise ...",
    "FirstSentences" : "About instruction cycle timing This chapter provides information to estimate how much execution time particular code sequences require. The complexity of the Cortex-A9 processor makes it ..."
  }, {
    "title" : "AMBA AHB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "excerpt" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. AMBA AHB interface ARM PrimeCell",
    "firstSentences" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. AMBA AHB interface ARM PrimeCell",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
      "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "VnTvOP6SpmbqIB2V",
        "urihash" : "VnTvOP6SpmbqIB2V",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716983000,
        "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a72d3",
        "transactionid" : 861247,
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716983000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716983820082702,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2142,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 2142,
        "sysdate" : 1648716983000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716983000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716983820082702,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
      "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AMBA AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "excerpt" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus ... For more information on AMBA AHB slave interfaces, refer to the AMBA Specification ( ...",
      "firstSentences" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus and provides CPU accesses to the registers and palette RAM. For more information on AMBA AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "document_number" : "ddi0161",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495016",
          "sysurihash" : "VnTvOP6SpmbqIB2V",
          "urihash" : "VnTvOP6SpmbqIB2V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957861000,
          "topparentid" : 3495016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376078000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716983000,
          "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d8efd977155116a72d3",
          "transactionid" : 861247,
          "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716983000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0161:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716983820082702,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716980466,
          "syssize" : 2142,
          "sysdate" : 1648716983000,
          "haslayout" : "1",
          "topparent" : "3495016",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495016,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716983000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0161/e/?lang=en",
          "modified" : 1638974516000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716983820082702,
          "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA AHB slave interface ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "Mf8Ie6GðPu4vj0Cc",
        "urihash" : "Mf8Ie6GðPu4vj0Cc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "slave interface ; accesses ; PrimeCell ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3495016,
        "parentitem" : "5e8e2d8efd977155116a72d3",
        "concepts" : "slave interface ; accesses ; PrimeCell ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features",
        "documenttype" : "html",
        "isattachment" : "3495016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716986000,
        "permanentid" : "e84efbc4d265affee46e006150a746c23d95f80b0a8584a4ccac77c07d10",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a7304",
        "transactionid" : 861247,
        "title" : "AMBA AHB slave interface ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716985242992930,
        "sysisattachment" : "3495016",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495016,
        "size" : 495,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 495,
        "sysdate" : 1648716985000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716986000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716985242992930,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AMBA AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "Excerpt" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus ... For more information on AMBA AHB slave interfaces, refer to the AMBA Specification ( ...",
      "FirstSentences" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus and provides CPU accesses to the registers and palette RAM. For more information on AMBA AHB ..."
    }, {
      "title" : "Programmable parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "excerpt" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal ... mode interrupt generation event. Programmable parameters ARM PrimeCell",
      "firstSentences" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal synchronization pulse width number of pixels per line vertical front and back porch ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "document_number" : "ddi0161",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495016",
          "sysurihash" : "VnTvOP6SpmbqIB2V",
          "urihash" : "VnTvOP6SpmbqIB2V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957861000,
          "topparentid" : 3495016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376078000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716983000,
          "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d8efd977155116a72d3",
          "transactionid" : 861247,
          "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716983000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0161:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716983820082702,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716980466,
          "syssize" : 2142,
          "sysdate" : 1648716983000,
          "haslayout" : "1",
          "topparent" : "3495016",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495016,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716983000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0161/e/?lang=en",
          "modified" : 1638974516000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716983820082702,
          "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmable parameters ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "JnuS2q471qKtñðtN",
        "urihash" : "JnuS2q471qKtñðtN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "panel clocks ; synchronization pulse ; porch ; display type ; active HIGH ; signal polarity ; big-endian ; mono",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3495016,
        "parentitem" : "5e8e2d8efd977155116a72d3",
        "concepts" : "panel clocks ; synchronization pulse ; porch ; display type ; active HIGH ; signal polarity ; big-endian ; mono",
        "documenttype" : "html",
        "isattachment" : "3495016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716986000,
        "permanentid" : "8a59a5af8df588837dce1b28909600b0e568cc10c1e04f75d5c13b043744",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a72f1",
        "transactionid" : 861247,
        "title" : "Programmable parameters ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716985152903498,
        "sysisattachment" : "3495016",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495016,
        "size" : 571,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 571,
        "sysdate" : 1648716985000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716986000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716985152903498,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
        "syscollection" : "default"
      },
      "Title" : "Programmable parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "Excerpt" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal ... mode interrupt generation event. Programmable parameters ARM PrimeCell",
      "FirstSentences" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal synchronization pulse width number of pixels per line vertical front and back porch ..."
    }, {
      "title" : "Target markets",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "excerpt" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable ... Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ...",
      "firstSentences" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable segment. Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "document_number" : "ddi0161",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495016",
          "sysurihash" : "VnTvOP6SpmbqIB2V",
          "urihash" : "VnTvOP6SpmbqIB2V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957861000,
          "topparentid" : 3495016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376078000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716983000,
          "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d8efd977155116a72d3",
          "transactionid" : 861247,
          "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716983000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0161:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716983820082702,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716980466,
          "syssize" : 2142,
          "sysdate" : 1648716983000,
          "haslayout" : "1",
          "topparent" : "3495016",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495016,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716983000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0161/e/?lang=en",
          "modified" : 1638974516000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716983820082702,
          "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Target markets ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "KmYðOnoXJbP0XPf6",
        "urihash" : "KmYðOnoXJbP0XPf6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "portable segment ; PrimeCell ; markets ; Target",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3495016,
        "parentitem" : "5e8e2d8efd977155116a72d3",
        "concepts" : "portable segment ; PrimeCell ; markets ; Target",
        "documenttype" : "html",
        "isattachment" : "3495016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716985000,
        "permanentid" : "5228e7d53f3a2d83420a045d3cec5dd94657b41fac83e83a820fe85bffa6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a72f4",
        "transactionid" : 861247,
        "title" : "Target markets ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716985035662652,
        "sysisattachment" : "3495016",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495016,
        "size" : 305,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 305,
        "sysdate" : 1648716985000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716985035662652,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
        "syscollection" : "default"
      },
      "Title" : "Target markets",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "Excerpt" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable ... Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ...",
      "FirstSentences" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable segment. Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ..."
    } ],
    "totalNumberOfChildResults" : 64,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA AHB interface ",
      "document_number" : "ddi0161",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495016",
      "sysurihash" : "EcZFfABeEg2yð6yj",
      "urihash" : "EcZFfABeEg2yð6yj",
      "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
      "systransactionid" : 861247,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1159957861000,
      "topparentid" : 3495016,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376078000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3495016,
      "parentitem" : "5e8e2d8efd977155116a72d3",
      "documenttype" : "html",
      "isattachment" : "3495016",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716986000,
      "permanentid" : "6057ba9f327b6a6b11253608f1a516d3236ec59a6056a12007eeef006b5e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2d8efd977155116a7302",
      "transactionid" : 861247,
      "title" : "AMBA AHB interface ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1648716985000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0161:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716985312249405,
      "sysisattachment" : "3495016",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495016,
      "size" : 158,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716980466,
      "syssize" : 158,
      "sysdate" : 1648716985000,
      "haslayout" : "1",
      "topparent" : "3495016",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495016,
      "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
      "wordcount" : 11,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716986000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
      "modified" : 1638974516000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716985312249405,
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA AHB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "Excerpt" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. AMBA AHB interface ARM PrimeCell",
    "FirstSentences" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. AMBA AHB interface ARM PrimeCell"
  }, {
    "title" : "CoreSight MTB-M0+ Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0486B ... ID011213 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "firstSentences" : "CoreSight MTB-M0+ Revision: r0p1 Technical Reference Manual Copyright © 2012 ARM. All rights reserved. ARM DDI 0486B (ID011213) ARM DDI 0486B ID011213 CoreSight MTB-M0+ Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight MTB-M0+ Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
      "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "U4qnck5YmM0wrghU",
        "urihash" : "U4qnck5YmM0wrghU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716978000,
        "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e0c8052b1608760304",
        "transactionid" : 861247,
        "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716978000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716978593885340,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1839,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 1839,
        "sysdate" : 1648716978000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716978000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716978593885340,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
      "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Discovery",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "excerpt" : "See CoreSight registers. ... Read the value of the POSITION register. ... That is from location SRAMBASEADDR to location SRAMBASEADDR + (2AWIDTH) - 4, using word size ... Discovery Cortex-M0+",
      "firstSentences" : "Discovery The MTB occupies two separate regions of the processor memory map: SFR Trace control and CoreSight registers. SRAM Contains the trace packets, and can be used as general purpose memory.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Discovery ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "d0mkXðqZD9TqlnOX",
        "urihash" : "d0mkXðqZD9TqlnOX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "SRAM ; base address ; registers ; memory ; CoreSight ; trace ; POINTER field ; location SRAMBASEADDR ; using word ; Peripheral ID ; Discovery",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "concepts" : "SRAM ; base address ; registers ; memory ; CoreSight ; trace ; POINTER field ; location SRAMBASEADDR ; using word ; Peripheral ID ; Discovery",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716979000,
        "permanentid" : "cb47f86f60b994dca5eba5783017a9e0c9c12d10ad5dadc752556c405db4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e1c8052b1608760342",
        "transactionid" : 861247,
        "title" : "Discovery ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716979000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716979593756176,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 1617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 1617,
        "sysdate" : 1648716979000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716979000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716979593756176,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
        "syscollection" : "default"
      },
      "Title" : "Discovery",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "Excerpt" : "See CoreSight registers. ... Read the value of the POSITION register. ... That is from location SRAMBASEADDR to location SRAMBASEADDR + (2AWIDTH) - 4, using word size ... Discovery Cortex-M0+",
      "FirstSentences" : "Discovery The MTB occupies two separate regions of the processor memory map: SFR Trace control and CoreSight registers. SRAM Contains the trace packets, and can be used as general purpose memory."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "excerpt" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface.",
      "firstSentences" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface. SRAM interface. Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "g3CO59jvQJðDðomr",
        "urihash" : "g3CO59jvQJðDðomr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "interface ; trace",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "concepts" : "interface ; trace",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716979000,
        "permanentid" : "b101a4eaafa134dc6fdc0f033ac26c46bb729146320a56b4a0b4facbae56",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e0c8052b1608760323",
        "transactionid" : 861247,
        "title" : "Interfaces ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716979000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716979199190963,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 311,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 311,
        "sysdate" : 1648716979000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716979000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/functional-description/interfaces?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716979199190963,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "Excerpt" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface.",
      "FirstSentences" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface. SRAM interface. Debug ..."
    }, {
      "title" : "Example Programming Sequences",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "firstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Example Programming Sequences ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "UWLF5YIItdpVñIt5",
        "urihash" : "UWLF5YIItdpVñIt5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716978000,
        "permanentid" : "361235d84b6489258a310cac9193b7ab26d43ef5371d9825b0e6d7f78dc0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e1c8052b1608760341",
        "transactionid" : 861247,
        "title" : "Example Programming Sequences ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716978000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716978905998438,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 272,
        "sysdate" : 1648716978000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716978000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/example-programming-sequences?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716978905998438,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
        "syscollection" : "default"
      },
      "Title" : "Example Programming Sequences",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "Excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "FirstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence."
    } ],
    "totalNumberOfChildResults" : 36,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
      "document_number" : "ddi0486",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3521553",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "SnDD7faUu3VLaiJ0",
      "urihash" : "SnDD7faUu3VLaiJ0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
      "keywords" : "Cortex-M0+, Cortex-M, CoreSight for Cortex-M, Micro Trace Buffer (MTB)",
      "systransactionid" : 861247,
      "copyright" : "Copyright ©€2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1358029802000,
      "topparentid" : 3521553,
      "numberofpages" : 55,
      "sysconcepts" : "trace packets ; SRAM ; signals ; instructions ; registers ; POINTER field ; base address ; books ; design flow ; ARM glossary ; documentation ; integration ; interfaces ; reference manuals ; configuration options ; test features",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
      "attachmentparentid" : 3521553,
      "parentitem" : "5e9065e0c8052b1608760304",
      "concepts" : "trace packets ; SRAM ; signals ; instructions ; registers ; POINTER field ; base address ; books ; design flow ; ARM glossary ; documentation ; integration ; interfaces ; reference manuals ; configuration options ; test features",
      "documenttype" : "pdf",
      "isattachment" : "3521553",
      "sysindexeddate" : 1648716979000,
      "permanentid" : "9bf196f13e0e075888cfd126a6a143d3fc55295ef9475f9d63ebedaa7c84",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9065e1c8052b160876034f",
      "transactionid" : 861247,
      "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
      "subject" : "ARM CoreSight MTB-M0+ Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M0+ processor. It has very low area, and incorporates power reduction features.",
      "date" : 1648716979000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0486:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716979812327784,
      "sysisattachment" : "3521553",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3521553,
      "size" : 511841,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716975515,
      "syssubject" : "ARM CoreSight MTB-M0+ Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M0+ processor. It has very low area, and incorporates power reduction features.",
      "syssize" : 511841,
      "sysdate" : 1648716979000,
      "topparent" : "3521553",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3521553,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
      "wordcount" : 1196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716979000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716979812327784,
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "Excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0486B ... ID011213 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "FirstSentences" : "CoreSight MTB-M0+ Revision: r0p1 Technical Reference Manual Copyright © 2012 ARM. All rights reserved. ARM DDI 0486B (ID011213) ARM DDI 0486B ID011213 CoreSight MTB-M0+ Technical Reference Manual"
  }, {
    "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "excerpt" : "This document consists solely of commercial items. ... Other brands and names mentioned in this document may be the trademarks of their ... Please follow ARM’s trademark usage guidelines at",
    "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Revision: r1p3 Technical Reference Manual Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved. ARM DDI 0224C (ID052317) ARM DDI 0224C",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
      "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "JqgBPYteMOMrLxyð",
        "urihash" : "JqgBPYteMOMrLxyð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901d5",
        "transactionid" : 861247,
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970649297738,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3869,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 3869,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 260,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970649297738,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
      "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Register block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "excerpt" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell",
      "firstSentences" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyð",
          "urihash" : "JqgBPYteMOMrLxyð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "2t9q3ZI3I9mCarut",
        "urihash" : "2t9q3ZI3I9mCarut",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "register ; APB interface ; stores data",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "register ; APB interface ; stores data",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "7a4270f976c6d34dc2ef1c066aad9200cae8697bc01d1fc44588b5fc568c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901e9",
        "transactionid" : 861247,
        "title" : "Register block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970752234230,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 128,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 128,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970752234230,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
        "syscollection" : "default"
      },
      "Title" : "Register block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "Excerpt" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell",
      "FirstSentences" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell"
    }, {
      "title" : "Update block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "excerpt" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the ...",
      "firstSentences" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the CLK1HZ domain.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyð",
          "urihash" : "JqgBPYteMOMrLxyð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Update block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "oyN84sQñDRZrM97v",
        "urihash" : "oyN84sQñDRZrM97v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "register ; offset ; clock edges ; CLK1HZ domain ; equivalent match ; holds ; reset ; subsequent ; distinction",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "register ; offset ; clock edges ; CLK1HZ domain ; equivalent match ; holds ; reset ; subsequent ; distinction",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "a5132672f15a84f744f84042079c4bbddf41db2087ee3664bb4228f50de9",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901eb",
        "transactionid" : 861247,
        "title" : "Update block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970700413347,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 1156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 1156,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970700413347,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
        "syscollection" : "default"
      },
      "Title" : "Update block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "Excerpt" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the ...",
      "FirstSentences" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the CLK1HZ domain."
    }, {
      "title" : "Counter block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "excerpt" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues ...",
      "firstSentences" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues incrementing.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyð",
          "urihash" : "JqgBPYteMOMrLxyð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Counter block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "B0EIqpt20ywcFKTa",
        "urihash" : "B0EIqpt20ywcFKTa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "incrementing ; free-running ; match-compare register ; CLK1HZ edge ; comparator ; reset ; 0xFFFFFFFF",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "incrementing ; free-running ; match-compare register ; CLK1HZ edge ; comparator ; reset ; 0xFFFFFFFF",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "082316638c9830190f03a1ffe8d079ac0459e0da45596079e90d37f8278c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901ed",
        "transactionid" : 861247,
        "title" : "Counter block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970677630634,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 452,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 452,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970677630634,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
        "syscollection" : "default"
      },
      "Title" : "Counter block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "Excerpt" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues ...",
      "FirstSentences" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues incrementing."
    } ],
    "totalNumberOfChildResults" : 66,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
      "document_number" : "ddi0224",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3471762",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "2wApMhzpSYQvYpq1",
      "urihash" : "2wApMhzpSYQvYpq1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
      "keywords" : "APB Peripherals",
      "systransactionid" : 861247,
      "copyright" : "Copyright ©€2001, 2017 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1495569541000,
      "topparentid" : 3471762,
      "numberofpages" : 43,
      "sysconcepts" : "registers ; signals ; shows ; reads ; assignments ; controller ; books ; documentation ; ARM ; alarm function ; third parties ; clock ; external processor ; second intervals ; written agreement ; incrementing",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3471762,
      "parentitem" : "5fa13c81b1a7c5445f2901d5",
      "concepts" : "registers ; signals ; shows ; reads ; assignments ; controller ; books ; documentation ; ARM ; alarm function ; third parties ; clock ; external processor ; second intervals ; written agreement ; incrementing",
      "documenttype" : "pdf",
      "isattachment" : "3471762",
      "sysindexeddate" : 1648716971000,
      "permanentid" : "84ab16f5ed2e9298e425c86969f97422e16a7f95b9b49c09b99b4c68193d",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa13c81b1a7c5445f29021e",
      "transactionid" : 861247,
      "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
      "subject" : "ARM PrimeCell Real Time Clock (PL031) Technical€Reference€Manual\n(TRM). This document describes the RTC functions, programming registers,\nand signals. The RTC has an AMBA APB interface, which connects to\na host processor. Available as PDF.",
      "date" : 1648716971000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0224:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716971169320437,
      "sysisattachment" : "3471762",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3471762,
      "size" : 472089,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716970100,
      "syssubject" : "ARM PrimeCell Real Time Clock (PL031) Technical€Reference€Manual\n(TRM). This document describes the RTC functions, programming registers,\nand signals. The RTC has an AMBA APB interface, which connects to\na host processor. Available as PDF.",
      "syssize" : 472089,
      "sysdate" : 1648716971000,
      "topparent" : "3471762",
      "author" : "ARM Limited",
      "label_version" : "r1p3 (c)",
      "systopparentid" : 3471762,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
      "wordcount" : 1012,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716971000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716971169320437,
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "Excerpt" : "This document consists solely of commercial items. ... Other brands and names mentioned in this document may be the trademarks of their ... Please follow ARM’s trademark usage guidelines at",
    "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Revision: r1p3 Technical Reference Manual Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved. ARM DDI 0224C (ID052317) ARM DDI 0224C"
  }, {
    "title" : "Arm CoreLink CI-700 Coherent Interconnect",
    "uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... Copyright © 2020–2021 Arm Limited (or its aﬃliates).",
    "firstSentences" : "Arm® CoreLink™ CI-700 Coherent Interconnect Revision: r2p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101569_0200 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CI-700 Coherent Interconnect",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "wdvnRn4pxVdRUX0n",
        "urihash" : "wdvnRn4pxVdRUX0n",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
        "systransactionid" : 892701,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653317456000,
        "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
        "transactionid" : 892701,
        "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1653317456000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1653317456516659835,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4758,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653317394260,
        "syssize" : 4758,
        "sysdate" : 1653317456000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653317456000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1653317456516659835,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
    },
    "childResults" : [ {
      "title" : "Topology considerations when using extra device ports",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "excerpt" : "Topology considerations when using extra device ports The number of devices in your CI\\ ... The design is also affected by whether you choose to put a CAL on any of the device ... Figure 1.",
      "firstSentences" : "Topology considerations when using extra device ports The number of devices in your CI\\u2011700 design determines the number of MXPs and device ports you need. The design is also affected by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Topology considerations when using extra device ports ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "zmcKðMFFBZhYLENM",
        "urihash" : "zmcKðMFFBZhYLENM",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "device ports ; mesh configuration ; design ; CI ; u2011700 ; u2011T ; u2011D ; ESAMs ; Topology considerations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "device ports ; mesh configuration ; design ; CI ; u2011700 ; u2011T ; u2011D ; ESAMs ; Topology considerations",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716720000,
        "permanentid" : "0eb91c7aad4619d1b12e39a9e90b07d0c67fa5c81819f4bf00acc024c4c0",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6ad1",
        "transactionid" : 861242,
        "title" : "Topology considerations when using extra device ports ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719980757167,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 1849,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 1849,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 109,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716720000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719980757167,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
        "syscollection" : "default"
      },
      "Title" : "Topology considerations when using extra device ports",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "Excerpt" : "Topology considerations when using extra device ports The number of devices in your CI\\ ... The design is also affected by whether you choose to put a CAL on any of the device ... Figure 1.",
      "FirstSentences" : "Topology considerations when using extra device ports The number of devices in your CI\\u2011700 design determines the number of MXPs and device ports you need. The design is also affected by ..."
    }, {
      "title" : "Crosspoint (XP)",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "excerpt" : "Figure 1. ... Figure 2. ... Figure 3. ... (0,0) ... Figure 5. Example 3 \\u00D7 3 mesh configuration Note The x and y coordinates of an XP are also known ... Crosspoint (XP) CoreLink CI-700",
      "firstSentences" : "Crosspoint (XP) The crosspoint (XP) is a switch or router logic module. It is the fundamental building block of the CI-700 transport mechanism. Note The terms XP, Mesh Crosspoint (MXP), and Super ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Crosspoint (XP) ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "Q7fmñE1QozvQzN4B",
        "urihash" : "Q7fmñE1QozvQzN4B",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "ports ; mesh ; CI ; transporting ; crosspoint ; u00D7 ; two-dimensional rectangular ; building block ; Response ; destination ; neighboring",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "ports ; mesh ; CI ; transporting ; crosspoint ; u00D7 ; two-dimensional rectangular ; building block ; Response ; destination ; neighboring",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "20e46031693ef1b2988e6ba23efd219bc0045509241102c7b1e4a6af5cd6",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6abe",
        "transactionid" : 861242,
        "title" : "Crosspoint (XP) ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719823821129,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 2137,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 2137,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719823821129,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
        "syscollection" : "default"
      },
      "Title" : "Crosspoint (XP)",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "Excerpt" : "Figure 1. ... Figure 2. ... Figure 3. ... (0,0) ... Figure 5. Example 3 \\u00D7 3 mesh configuration Note The x and y coordinates of an XP are also known ... Crosspoint (XP) CoreLink CI-700",
      "FirstSentences" : "Crosspoint (XP) The crosspoint (XP) is a switch or router logic module. It is the fundamental building block of the CI-700 transport mechanism. Note The terms XP, Mesh Crosspoint (MXP), and Super ..."
    }, {
      "title" : "System component selection",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "excerpt" : "You can configure the size of the SLC slice per HN-F up to a maximum of 4MB. ... HN\\u2011D HN\\u2011I that has a DTC, DVM node, and configuration slave.",
      "firstSentences" : "System component selection Your system architecture and requirements for certain functionality determine the number and type of components to specify in the mesh topology. Specific components ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "System component selection ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "RCN3usj0dhJbsQLU",
        "urihash" : "RCN3usj0dhJbsQLU",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "CI ; masters ; u2011700 ; interfaces ; slaves ; mesh topology ; amount ; functionality ; memory controllers ; processing elements ; Home Nodes ; targeting ; transactions ; constraints ; u2011Lite ; Alternatively",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "CI ; masters ; u2011700 ; interfaces ; slaves ; mesh topology ; amount ; functionality ; memory controllers ; processing elements ; Home Nodes ; targeting ; transactions ; constraints ; u2011Lite ; Alternatively",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "1b7fe76df32da88e0f5e839c671206ae6aca9c0f2a1a4ce8c52eba60efec",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6acc",
        "transactionid" : 861242,
        "title" : "System component selection ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719705612858,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 6079,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 6079,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 267,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719705612858,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
        "syscollection" : "default"
      },
      "Title" : "System component selection",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "Excerpt" : "You can configure the size of the SLC slice per HN-F up to a maximum of 4MB. ... HN\\u2011D HN\\u2011I that has a DTC, DVM node, and configuration slave.",
      "FirstSentences" : "System component selection Your system architecture and requirements for certain functionality determine the number and type of components to specify in the mesh topology. Specific components ..."
    } ],
    "totalNumberOfChildResults" : 485,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
      "document_number" : "101569",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4747510",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ac2ðSR3L2wlLImsG",
      "urihash" : "ac2ðSR3L2wlLImsG",
      "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
      "systransactionid" : 861243,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1626739200000,
      "topparentid" : 4747510,
      "numberofpages" : 1457,
      "sysconcepts" : "assignments ; lower register ; usage constraints ; CI ; transactions ; higher register ; phys ; configurations ; first non-configuration ; registers ; access targeting ; Arm Limited ; pmu ; sam ; highest priority ; mpam",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
      "attachmentparentid" : 4747510,
      "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
      "concepts" : "assignments ; lower register ; usage constraints ; CI ; transactions ; higher register ; phys ; configurations ; first non-configuration ; registers ; access targeting ; Arm Limited ; pmu ; sam ; highest priority ; mpam",
      "documenttype" : "pdf",
      "isattachment" : "4747510",
      "sysindexeddate" : 1648716761000,
      "permanentid" : "567d744f97325a5f9f809596e672459edf3d2eee2761b5131cbf43aa8fac",
      "syslanguage" : [ "English" ],
      "itemid" : "60f97a2c9ebe3a7dbd3a7479",
      "transactionid" : 861243,
      "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
      "subject" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "date" : 1648716752000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101569:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648716752261582477,
      "sysisattachment" : "4747510",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4747510,
      "size" : 8974410,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716680110,
      "syssubject" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "syssize" : 8974410,
      "sysdate" : 1648716752000,
      "topparent" : "4747510",
      "author" : "Arm Ltd.",
      "label_version" : "0200",
      "systopparentid" : 4747510,
      "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "wordcount" : 7047,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716761000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716752261582477,
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
    "Uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "Excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... Copyright © 2020–2021 Arm Limited (or its aﬃliates).",
    "FirstSentences" : "Arm® CoreLink™ CI-700 Coherent Interconnect Revision: r2p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101569_0200 ..."
  }, {
    "title" : "Functional timing diagram",
    "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "excerpt" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred.",
    "firstSentences" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred. When the peripheral sees that ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "NozpQlWYeGxE2D1N",
        "urihash" : "NozpQlWYeGxE2D1N",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716742000,
        "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a819",
        "transactionid" : 861242,
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716742000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716742870087919,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2268,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 2268,
        "sysdate" : 1648716742000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716742870087919,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Signal timing",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "excerpt" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal ... Active HIGH. Sampled by the DMAC on the positive edge of HCLK. ... Signal timing DMA Controller",
      "firstSentences" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal DMAC{L}(B\\/S)REQx Informs the DMAC that a peripheral is ready to proceed with a DMA transfer of the indicated ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Signal timing ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "AaoAmcDCEwqWnG9j",
        "urihash" : "AaoAmcDCEwqWnG9j",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "DMA request ; Active HIGH ; DMAC ; slave ; DMACSync Register ; Count DMACTCx ; positive edge ; timing behavior ; end of packet ; handshaking ; conjunction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "DMA request ; Active HIGH ; DMAC ; slave ; DMACSync Register ; Count DMACTCx ; positive edge ; timing behavior ; end of packet ; handshaking ; conjunction",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716747000,
        "permanentid" : "816f673a81875b8e8f4f252ea4eef96239db20412739d9ffe182e3b9a159",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a888",
        "transactionid" : 861242,
        "title" : "Signal timing ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716747000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716747775974589,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 763,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 763,
        "sysdate" : 1648716747000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716747000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/signal-timing?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716747775974589,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
        "syscollection" : "default"
      },
      "Title" : "Signal timing",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "Excerpt" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal ... Active HIGH. Sampled by the DMAC on the positive edge of HCLK. ... Signal timing DMA Controller",
      "FirstSentences" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal DMAC{L}(B\\/S)REQx Informs the DMAC that a peripheral is ready to proceed with a DMA transfer of the indicated ..."
    }, {
      "title" : "DMAC transfer timing diagram",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "excerpt" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface ... DMAC transfer timing diagram DMAC transfer timing diagram DMA Controller",
      "firstSentences" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface signals, and interrupt request signals, for a complete DMA transfer. Figure B.24.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMAC transfer timing diagram ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "ExjBm7BAdsBfwaG5",
        "urihash" : "ExjBm7BAdsBfwaG5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "request signals ; DMAC ; AHB interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "request signals ; DMAC ; AHB interface",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716744000,
        "permanentid" : "d080c871ab45681da0948689d89aee755a077d3d84867ab8cefc835e8c17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a88a",
        "transactionid" : 861242,
        "title" : "DMAC transfer timing diagram ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716744000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716744363666376,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 267,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 267,
        "sysdate" : 1648716744000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716744000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716744363666376,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
        "syscollection" : "default"
      },
      "Title" : "DMAC transfer timing diagram",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "Excerpt" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface ... DMAC transfer timing diagram DMAC transfer timing diagram DMA Controller",
      "FirstSentences" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface signals, and interrupt request signals, for a complete DMA transfer. Figure B.24."
    }, {
      "title" : "Flow control",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by ...",
      "firstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Flow control ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "QMA34zpBecRVopIn",
        "urihash" : "QMA34zpBecRVopIn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "flow controller ; DMA channel ; peripherals ; packet ; DMAC ; request ; goes active ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "flow controller ; DMA channel ; peripherals ; packet ; DMAC ; request ; goes active ; transaction",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716743000,
        "permanentid" : "7acb021e463a80981e1d0c031d185f06858727004e2222644e4e0a5b918e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a87e",
        "transactionid" : 861242,
        "title" : "Flow control ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716743000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716743062241324,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 1037,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 1037,
        "sysdate" : 1648716743000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716743000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/flow-control?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716743062241324,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
        "syscollection" : "default"
      },
      "Title" : "Flow control",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "Excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by ...",
      "FirstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by software ..."
    } ],
    "totalNumberOfChildResults" : 112,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional timing diagram ",
      "document_number" : "ddi0196",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508471",
      "sysurihash" : "ZWkRGs6KBO6p7cvm",
      "urihash" : "ZWkRGs6KBO6p7cvm",
      "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158931951000,
      "topparentid" : 3508471,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379875000,
      "sysconcepts" : "DMACCLR signal ; DMA request ; timing diagram ; DMAC ; new DMACSREQ ; data item ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3508471,
      "parentitem" : "5e8e3c6388295d1e18d3a819",
      "concepts" : "DMACCLR signal ; DMA request ; timing diagram ; DMAC ; new DMACSREQ ; data item ; shows",
      "documenttype" : "html",
      "isattachment" : "3508471",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716748000,
      "permanentid" : "89e66fd9b23cb521448a73aa5592e68471432a72f542a153fa5bf8f83255",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3c6388295d1e18d3a889",
      "transactionid" : 861242,
      "title" : "Functional timing diagram ",
      "products" : [ "DMA Controller" ],
      "date" : 1648716748000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0196:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716748182360779,
      "sysisattachment" : "3508471",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508471,
      "size" : 583,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716734539,
      "syssize" : 583,
      "sysdate" : 1648716748000,
      "haslayout" : "1",
      "topparent" : "3508471",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508471,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716748000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "modified" : 1638975525000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716748182360779,
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
      "syscollection" : "default"
    },
    "Title" : "Functional timing diagram",
    "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "Excerpt" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred.",
    "FirstSentences" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred. When the peripheral sees that ..."
  }, {
    "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "excerpt" : "First release for V2P-CA15_A7 ... Eighth release for V2P-CA15_A7 ... Ninth release for V2P-CA15_A7 ... This document is protected by copyright and other related rights and the practice or ...",
    "firstSentences" : "ARM CoreTile Express A15×2 A7×3 ... Cortex -A15_A7 MPCore (V2P-CA15_A7) Technical Reference Manual Copyright © 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. ARM DDI 0503I ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "lMjwCNDJhEKDP3Ms",
        "urihash" : "lMjwCNDJhEKDP3Ms",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716731000,
        "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615a8",
        "transactionid" : 861242,
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716730000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716730298660274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 5372,
        "sysdate" : 1648716730000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 375,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716731000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716730298660274,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "document_number" : "ddi0503",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990203",
          "sysurihash" : "lMjwCNDJhEKDP3Ms",
          "urihash" : "lMjwCNDJhEKDP3Ms",
          "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481900128000,
          "topparentid" : 4990203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526782000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716731000,
          "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a3ec8052b16087615a8",
          "transactionid" : 861242,
          "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "products" : [ "Cortex-A15", "Cortex-A7" ],
          "date" : 1648716730000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0503:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716730298660274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5372,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716699764,
          "syssize" : 5372,
          "sysdate" : 1648716730000,
          "haslayout" : "1",
          "topparent" : "4990203",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990203,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
          "wordcount" : 375,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716731000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0503/i/?lang=en",
          "modified" : 1639138585000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716730298660274,
          "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "FAONKX6Wr00V7nSg",
        "urihash" : "FAONKX6Wr00V7nSg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; master AXI ; Minimum Maximum ; reference manual",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4990203,
        "parentitem" : "5e907a3ec8052b16087615a8",
        "concepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; master AXI ; Minimum Maximum ; reference manual",
        "documenttype" : "html",
        "isattachment" : "4990203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716733000,
        "permanentid" : "08e0a4b08ff5eb6d82cfd6f5da2651a4f2b4afb9da20bacb76fd3742d4a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3fc8052b16087615ff",
        "transactionid" : 861242,
        "title" : "AC characteristics ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716733907770139,
        "sysisattachment" : "4990203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990203,
        "size" : 1482,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 1482,
        "sysdate" : 1648716733000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716733907770139,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
    }, {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\ ... It contains the following sections: CoreTile Express A15\\u00D72 A7\\u00D73 ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\u00D73 daughterboard. It contains the following sections: CoreTile Express A15\\u00D72 A7\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "document_number" : "ddi0503",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990203",
          "sysurihash" : "lMjwCNDJhEKDP3Ms",
          "urihash" : "lMjwCNDJhEKDP3Ms",
          "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481900128000,
          "topparentid" : 4990203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526782000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716731000,
          "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a3ec8052b16087615a8",
          "transactionid" : 861242,
          "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "products" : [ "Cortex-A15", "Cortex-A7" ],
          "date" : 1648716730000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0503:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716730298660274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5372,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716699764,
          "syssize" : 5372,
          "sysdate" : 1648716730000,
          "haslayout" : "1",
          "topparent" : "4990203",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990203,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
          "wordcount" : 375,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716731000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0503/i/?lang=en",
          "modified" : 1639138585000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716730298660274,
          "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "pñfhnbVñsEUBaPG2",
        "urihash" : "pñfhnbVñsEUBaPG2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "hardware ; u00D73 daughterboard ; u00D72 A7 ; Express A15",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4990203,
        "parentitem" : "5e907a3ec8052b16087615a8",
        "concepts" : "hardware ; u00D73 daughterboard ; u00D72 A7 ; Express A15",
        "documenttype" : "html",
        "isattachment" : "4990203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716733000,
        "permanentid" : "0f2780d7859c810274e02fa20652655a55a4984814188b8125aff415fda7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615b9",
        "transactionid" : 861242,
        "title" : "Hardware Description ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716733806245167,
        "sysisattachment" : "4990203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990203,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 491,
        "sysdate" : 1648716733000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/hardware-description?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716733806245167,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "Excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\ ... It contains the following sections: CoreTile Express A15\\u00D72 A7\\u00D73 ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\u00D73 daughterboard. It contains the following sections: CoreTile Express A15\\u00D72 A7\\ ..."
    }, {
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "lMjwCNDJhEKDP3Ms",
        "urihash" : "lMjwCNDJhEKDP3Ms",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716731000,
        "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615a8",
        "transactionid" : 861242,
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716730000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716730298660274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 5372,
        "sysdate" : 1648716730000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 375,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716731000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716730298660274,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
    } ],
    "totalNumberOfChildResults" : 62,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
      "document_number" : "ddi0503",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990203",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cTiXc8UaufhyWEef",
      "urihash" : "cTiXc8UaufhyWEef",
      "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
      "keywords" : "Versatile Express, CoreTile Express",
      "systransactionid" : 861242,
      "copyright" : "Copyright ©€2012-2014, 2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1481900128000,
      "topparentid" : 4990203,
      "numberofpages" : 180,
      "sysconcepts" : "shows ; registers ; usage constraints ; test chips ; assignments ; daughterboard ; arm ; motherboard ; configuration ; interfaces ; Express A15 ; independently of nRESET ; connectors ; system counter ; signals ; A7",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 4990203,
      "parentitem" : "5e907a3ec8052b16087615a8",
      "concepts" : "shows ; registers ; usage constraints ; test chips ; assignments ; daughterboard ; arm ; motherboard ; configuration ; interfaces ; Express A15 ; independently of nRESET ; connectors ; system counter ; signals ; A7",
      "documenttype" : "pdf",
      "isattachment" : "4990203",
      "sysindexeddate" : 1648716734000,
      "permanentid" : "90dc210ed4244f630ea4962dabb9bf15b34cf4bae70021d7562183a23ddf",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a3fc8052b1608761642",
      "transactionid" : 861242,
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
      "subject" : "This document is written for experienced hardware and software developers to aid the development of ARM-basedproducts using the CoreTile Express A5x2 daughterboard with theMotherboard Express µATX as part of a development system ",
      "date" : 1648716734000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0503:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716734470569885,
      "sysisattachment" : "4990203",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990203,
      "size" : 1711609,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716703315,
      "syssubject" : "This document is written for experienced hardware and software developers to aid the development of ARM-basedproducts using the CoreTile Express A5x2 daughterboard with theMotherboard Express µATX as part of a development system ",
      "syssize" : 1711609,
      "sysdate" : 1648716734000,
      "topparent" : "4990203",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4990203,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
      "wordcount" : 2727,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716734000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716734470569885,
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "Excerpt" : "First release for V2P-CA15_A7 ... Eighth release for V2P-CA15_A7 ... Ninth release for V2P-CA15_A7 ... This document is protected by copyright and other related rights and the practice or ...",
    "FirstSentences" : "ARM CoreTile Express A15×2 A7×3 ... Cortex -A15_A7 MPCore (V2P-CA15_A7) Technical Reference Manual Copyright © 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. ARM DDI 0503I ( ..."
  }, {
    "title" : "AC timing parameter definitions",
    "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "excerpt" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency.",
    "firstSentences" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency. Note Where 0% is given, this ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9E-S Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
      "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9E-S Core Technical Reference Manual ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "hD8pB542añFlZHM6",
        "urihash" : "hD8pB542añFlZHM6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "systransactionid" : 861241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716685000,
        "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172088295d1e18d3529d",
        "transactionid" : 861241,
        "title" : "ARM9E-S Core Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648716685000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716685841385029,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2023,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 2023,
        "sysdate" : 1648716685000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716685000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716685841385029,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9E-S Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
      "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "AC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "excerpt" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions.",
      "firstSentences" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542añFlZHM6",
          "urihash" : "hD8pB542añFlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC Parameters ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "47pkyZlGO18aðVCy",
        "urihash" : "47pkyZlGO18aðVCy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "AC timing ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "concepts" : "AC timing ; core",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716693000,
        "permanentid" : "1756213a67bfd5c90a8d57a5cba78e87cee2a1bf46c336471b43aec55506",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d3536d",
        "transactionid" : 861242,
        "title" : "AC Parameters ",
        "products" : [ "Arm9" ],
        "date" : 1648716693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716693956881394,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 193,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 193,
        "sysdate" : 1648716693000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/ac-parameters?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716693956881394,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
        "syscollection" : "default"
      },
      "Title" : "AC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "Excerpt" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions.",
      "FirstSentences" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9"
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "excerpt" : "Exception and configuration timing Debug interface timing parameters are shown in Figure 9 ... Figure 9.6. ... Figure 9.7. ... Figure 9.8. ... Figure 9.10. PADV timing Timing diagrams Arm9",
      "firstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 9.1 Figure 9.2 Figure 9.3 Figure 9.4 Figure 9.5 Figure 9.6 Figure 9.7 Figure 9.8 Figure 9.9 Figure 9.10. Instruction memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542añFlZHM6",
          "urihash" : "hD8pB542añFlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "S0a8ZH4Oyy0ðdOxy",
        "urihash" : "S0a8ZH4Oyy0ðdOxy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "interface timing ; Clock ; sensitivity ; Exception ; InMREQ",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "concepts" : "interface timing ; Clock ; sensitivity ; Exception ; InMREQ",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716692000,
        "permanentid" : "4c6b428f19d9d2fa883b76256f626ab2b975c4c775d85977a79552eb6ecd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d3536e",
        "transactionid" : 861242,
        "title" : "Timing diagrams ",
        "products" : [ "Arm9" ],
        "date" : 1648716692000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716692938974238,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 1231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 1231,
        "sysdate" : 1648716692000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716692938974238,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "Excerpt" : "Exception and configuration timing Debug interface timing parameters are shown in Figure 9 ... Figure 9.6. ... Figure 9.7. ... Figure 9.8. ... Figure 9.10. PADV timing Timing diagrams Arm9",
      "FirstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 9.1 Figure 9.2 Figure 9.3 Figure 9.4 Figure 9.5 Figure 9.6 Figure 9.7 Figure 9.8 Figure 9.9 Figure 9.10. Instruction memory ..."
    }, {
      "title" : "Coprocessor Interface",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "excerpt" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/ ...",
      "firstSentences" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/MRRC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542añFlZHM6",
          "urihash" : "hD8pB542añFlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coprocessor Interface ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "pbnHta0ilzB6JDJh",
        "urihash" : "pbnHta0ilzB6JDJh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716692000,
        "permanentid" : "68d2d3dd00f60f1121b1dac9d5120d1fd445de756bf6c23123f3bdcecdd4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d35310",
        "transactionid" : 861242,
        "title" : "Coprocessor Interface ",
        "products" : [ "Arm9" ],
        "date" : 1648716692000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716692711990095,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 348,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 348,
        "sysdate" : 1648716692000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/coprocessor-interface?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716692711990095,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor Interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "Excerpt" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/ ...",
      "FirstSentences" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/MRRC ..."
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AC timing parameter definitions ",
      "document_number" : "ddi0240",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3475333",
      "sysurihash" : "ZR7voPmpoqg813ð9",
      "urihash" : "ZR7voPmpoqg813ð9",
      "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172758110000,
      "topparentid" : 3475333,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370336000,
      "sysconcepts" : "input setup ; rising ; InMREQ ; clock ; AC ; instruction control ; data transaction ; Tohiseq ISEQ ; operating frequency",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3475333,
      "parentitem" : "5e8e172088295d1e18d3529d",
      "concepts" : "input setup ; rising ; InMREQ ; clock ; AC ; instruction control ; data transaction ; Tohiseq ISEQ ; operating frequency",
      "documenttype" : "html",
      "isattachment" : "3475333",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716694000,
      "permanentid" : "6f9c5a1d09d334235e72331fff57c9237c4c3558853ddb73213344a5efb5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e172188295d1e18d3536f",
      "transactionid" : 861242,
      "title" : "AC timing parameter definitions ",
      "products" : [ "Arm9" ],
      "date" : 1648716694000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0240:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716694619281577,
      "sysisattachment" : "3475333",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3475333,
      "size" : 4458,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716641709,
      "syssize" : 4458,
      "sysdate" : 1648716694000,
      "haslayout" : "1",
      "topparent" : "3475333",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3475333,
      "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
      "wordcount" : 197,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716694000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "modified" : 1638977032000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716694619281577,
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
      "syscollection" : "default"
    },
    "Title" : "AC timing parameter definitions",
    "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "Excerpt" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency.",
    "FirstSentences" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency. Note Where 0% is given, this ..."
  }, {
    "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
    "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Cache SRAM power control",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "excerpt" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full ... To guarantee the safe and correct handshake process the supported cache enable\\/disable ... Table 2.2.",
      "firstSentences" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full handshake mechanism. To guarantee the safe and correct handshake process the supported cache enable\\/disable ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cache SRAM power control ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "X83g7emDQIvNfdðm",
        "urihash" : "X83g7emDQIvNfdðm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "SRAM ; signals ; Port ; handshake ; clock domain ; invalidation scenarios ; safe",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "SRAM ; signals ; Port ; handshake ; clock domain ; invalidation scenarios ; safe",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716618000,
        "permanentid" : "d6ce3167846c753d6d960af21175e6224bf2be1f0fc2f9524fc5a6056e12",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b1608762192",
        "transactionid" : 861240,
        "title" : "Cache SRAM power control ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716614420991829,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 657,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 657,
        "sysdate" : 1648716614000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716614420991829,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
        "syscollection" : "default"
      },
      "Title" : "Cache SRAM power control",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "Excerpt" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full ... To guarantee the safe and correct handshake process the supported cache enable\\/disable ... Table 2.2.",
      "FirstSentences" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full handshake mechanism. To guarantee the safe and correct handshake process the supported cache enable\\/disable ..."
    }, {
      "title" : "Invalidating SRAM",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "excerpt" : "Check that cache is disabled (SR[1:0]=0). ... 1 0 Caution Not supported. Not deterministic behavior. 1 1 Disable cache. ... Enable cache. Invalidating SRAM CoreLink AHB Flash Cache",
      "firstSentences" : "Invalidating SRAM This section describes how to invalidate the CG092 SRAMs and resume normal operation. The followings conditions must be fulfilled to successfully invalidate the SRAM: SRAM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Invalidating SRAM ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "XTXV2HW0GNKt6y8y",
        "urihash" : "XTXV2HW0GNKt6y8y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "invalidation ; CG092 ; SRAM resources ; INV ; cache ; bitfield ; configuration settings ; automatically cleared ; transaction failure ; followings conditions",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "invalidation ; CG092 ; SRAM resources ; INV ; cache ; bitfield ; configuration settings ; automatically cleared ; transaction failure ; followings conditions",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716618000,
        "permanentid" : "eb8a77facfce615860e31a845ff966b5557a08b51a96d942bbc36269ce19",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b16087621a0",
        "transactionid" : 861240,
        "title" : "Invalidating SRAM ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716614390618342,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 1922,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 1922,
        "sysdate" : 1648716614000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 129,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716614390618342,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
        "syscollection" : "default"
      },
      "Title" : "Invalidating SRAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "Excerpt" : "Check that cache is disabled (SR[1:0]=0). ... 1 0 Caution Not supported. Not deterministic behavior. 1 1 Disable cache. ... Enable cache. Invalidating SRAM CoreLink AHB Flash Cache",
      "FirstSentences" : "Invalidating SRAM This section describes how to invalidate the CG092 SRAMs and resume normal operation. The followings conditions must be fulfilled to successfully invalidate the SRAM: SRAM ..."
    }, {
      "title" : "Cache Line Data SRAM",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "excerpt" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM ... The CG092 expects to get the read data on the next rising clock edge after the read ... Table 2.7.",
      "firstSentences" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM clocks must have the same frequency and same phase as HCLK. The CG092 expects to get the read data on the next ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cache Line Data SRAM ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "zFOoY2K0FTLqG5jJ",
        "urihash" : "zFOoY2K0FTLqG5jJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "SRAM interface ; reading ; cycle ; cache ; CG092 ; power ; portion ; RAMCLDxRDATA ; bus RAMCLD1WE ; one-hot code ; external system",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "SRAM interface ; reading ; cycle ; cache ; CG092 ; power ; portion ; RAMCLDxRDATA ; bus RAMCLD1WE ; one-hot code ; external system",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716617000,
        "permanentid" : "d12034fc423010a454eeaec44ca8ebd4fac7932f1b9e34fb8e7c6175ead1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b1608762199",
        "transactionid" : 861240,
        "title" : "Cache Line Data SRAM ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716613509136699,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 2136,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 2136,
        "sysdate" : 1648716613000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716617000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716613509136699,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
        "syscollection" : "default"
      },
      "Title" : "Cache Line Data SRAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "Excerpt" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM ... The CG092 expects to get the read data on the next rising clock edge after the read ... Table 2.7.",
      "FirstSentences" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM clocks must have the same frequency and same phase as HCLK. The CG092 expects to get the read data on the next ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
      "document_number" : "ddi0569",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4993286",
      "sysurihash" : "GJ4UOnOxa4olSALK",
      "urihash" : "GJ4UOnOxa4olSALK",
      "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
      "systransactionid" : 861240,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1491594327000,
      "topparentid" : 4993286,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533688000,
      "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
      "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716618000,
      "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e909538c8052b1608762174",
      "transactionid" : 861240,
      "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
      "products" : [ "CoreLink AHB Flash Cache" ],
      "date" : 1648716614000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0569:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716614481372626,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 3983,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716608688,
      "syssize" : 3983,
      "sysdate" : 1648716614000,
      "haslayout" : "1",
      "topparent" : "4993286",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993286,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
      "wordcount" : 267,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716618000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0569/b/?lang=en",
      "modified" : 1639141179000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716614481372626,
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
    "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
  }, {
    "title" : "Cortex-A9 MPCore power domains",
    "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "excerpt" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: ... Figure 5.2 shows the power domains and where placeholders are inserted for power ...",
    "firstSentences" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: four power domains, one for each of the Cortex-A9 processors, apart from their Data Engines ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "AYzvNq6lZgKAnKmG",
        "urihash" : "AYzvNq6lZgKAnKmG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716600000,
        "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e107f88295d1e18d346a2",
        "transactionid" : 861239,
        "title" : "Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716600000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716600013998289,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 2177,
        "sysdate" : 1648716600000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716600013998289,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Individual Cortex-A9 processor power management",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "excerpt" : "The execution of an SEV instruction on any processor in the multiprocessor system. A CP15 maintenance request broadcast by other processors. ... All debug-related state must be saved.",
      "firstSentences" : "Individual Cortex-A9 processor power management Place holders for clamps are inserted around each Cortex-A9 processor so that implementation of different power domains can be eased. It is the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "ddi0407",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471095",
          "sysurihash" : "AYzvNq6lZgKAnKmG",
          "urihash" : "AYzvNq6lZgKAnKmG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347823072000,
          "topparentid" : 3471095,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368639000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716600000,
          "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e107f88295d1e18d346a2",
          "transactionid" : 861239,
          "title" : "Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648716600000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0407:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716600013998289,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2177,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716592079,
          "syssize" : 2177,
          "sysdate" : 1648716600000,
          "haslayout" : "1",
          "topparent" : "3471095",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471095,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0407/i/?lang=en",
          "modified" : 1639127708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716600013998289,
          "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Individual Cortex-A9 processor power management ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "hYrEhFWscvvcBfBO",
        "urihash" : "hYrEhFWscvvcBfBO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "A9 processor ; See Standby ; power domains ; Individual Cortex ; controller ; clamping ; state saving ; WFI instruction ; RAM blocks ; transition ; regardless",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3471095,
        "parentitem" : "5e8e107f88295d1e18d346a2",
        "concepts" : "A9 processor ; See Standby ; power domains ; Individual Cortex ; controller ; clamping ; state saving ; WFI instruction ; RAM blocks ; transition ; regardless",
        "documenttype" : "html",
        "isattachment" : "3471095",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "47dd28df667822d5ec0335b587a8e354c1b22227dff173dd37904f87fd01",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e108088295d1e18d3476b",
        "transactionid" : 861239,
        "title" : "Individual Cortex-A9 processor power management ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603976812934,
        "sysisattachment" : "3471095",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471095,
        "size" : 6322,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 6322,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603976812934,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
        "syscollection" : "default"
      },
      "Title" : "Individual Cortex-A9 processor power management",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/individual-cortex-a9-processor-power-management",
      "Excerpt" : "The execution of an SEV instruction on any processor in the multiprocessor system. A CP15 maintenance request broadcast by other processors. ... All debug-related state must be saved.",
      "FirstSentences" : "Individual Cortex-A9 processor power management Place holders for clamps are inserted around each Cortex-A9 processor so that implementation of different power domains can be eased. It is the ..."
    }, {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "excerpt" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex- ...",
      "firstSentences" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex-A9 MPCore ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "ddi0407",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471095",
          "sysurihash" : "AYzvNq6lZgKAnKmG",
          "urihash" : "AYzvNq6lZgKAnKmG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347823072000,
          "topparentid" : 3471095,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368639000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716600000,
          "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e107f88295d1e18d346a2",
          "transactionid" : 861239,
          "title" : "Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648716600000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0407:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716600013998289,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2177,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716592079,
          "syssize" : 2177,
          "sysdate" : 1648716600000,
          "haslayout" : "1",
          "topparent" : "3471095",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471095,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0407/i/?lang=en",
          "modified" : 1639127708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716600013998289,
          "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
        "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "0TpmgðGzTJvJ7D0x",
        "urihash" : "0TpmgðGzTJvJ7D0x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "clock ; A9 processors ; Cortex ; timers ; Controller ; signals ; private ; rising edge ; Memory Region ; r2p0 onwards ; Three-to-one timing ; bus interfaces ; peripherals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3471095,
        "parentitem" : "5e8e107f88295d1e18d346a2",
        "concepts" : "clock ; A9 processors ; Cortex ; timers ; Controller ; signals ; private ; rising edge ; Memory Region ; r2p0 onwards ; Three-to-one timing ; bus interfaces ; peripherals",
        "documenttype" : "html",
        "isattachment" : "3471095",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716601000,
        "permanentid" : "0321d56d2712d32cbade5c115a98469b1c78b970999bb928de9fd7d4ec52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e108088295d1e18d34760",
        "transactionid" : 861239,
        "title" : "Clocks ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716601000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716601656389852,
        "sysisattachment" : "3471095",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471095,
        "size" : 1214,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 1214,
        "sysdate" : 1648716601000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716601000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716601656389852,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/clocks",
      "Excerpt" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex- ...",
      "FirstSentences" : "Clocks The Cortex-A9 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.The Cortex-A9 MPCore ..."
    }, {
      "title" : "Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "ddi0407",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471095",
        "sysurihash" : "AYzvNq6lZgKAnKmG",
        "urihash" : "AYzvNq6lZgKAnKmG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347823072000,
        "topparentid" : 3471095,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368639000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716600000,
        "permanentid" : "faca3a115cef36cb5dd707dea76399e3d61a98a4f9aa56fb12a2f763409c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e107f88295d1e18d346a2",
        "transactionid" : 861239,
        "title" : "Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648716600000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0407:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716600013998289,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716592079,
        "syssize" : 2177,
        "sysdate" : 1648716600000,
        "haslayout" : "1",
        "topparent" : "3471095",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471095,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0407/i/?lang=en",
        "modified" : 1639127708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716600013998289,
        "uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en",
      "Excerpt" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 122,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-A9 MPCore power domains ",
      "document_number" : "ddi0407",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3471095",
      "sysurihash" : "xV5KXLSYhCFeQFkZ",
      "urihash" : "xV5KXLSYhCFeQFkZ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
      "systransactionid" : 861239,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1347823072000,
      "topparentid" : 3471095,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586368639000,
      "sysconcepts" : "power domains ; A9 processors ; Data Engines ; SCU ; private peripherals ; duplicated TAG ; placeholders",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3471095,
      "parentitem" : "5e8e107f88295d1e18d346a2",
      "concepts" : "power domains ; A9 processors ; Data Engines ; SCU ; private peripherals ; duplicated TAG ; placeholders",
      "documenttype" : "html",
      "isattachment" : "3471095",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716605000,
      "permanentid" : "63dc495e5bbc66643a81a856ec851d25c87d74c06c8072a7a50d9f51018f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e108088295d1e18d3476d",
      "transactionid" : 861239,
      "title" : "Cortex-A9 MPCore power domains ",
      "products" : [ "Cortex-A9" ],
      "date" : 1648716605000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0407:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716605263159458,
      "sysisattachment" : "3471095",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3471095,
      "size" : 671,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716592079,
      "syssize" : 671,
      "sysdate" : 1648716605000,
      "haslayout" : "1",
      "topparent" : "3471095",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3471095,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MPCore processor.",
      "wordcount" : 46,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "document_revision" : "i",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716605000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
      "modified" : 1639127708000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716605263159458,
      "uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A9 MPCore power domains",
    "Uri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0407/i/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0407/i/en/clocks--resets--and-power-management/power-management/cortex-a9-mpcore-power-domains",
    "Excerpt" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: ... Figure 5.2 shows the power domains and where placeholders are inserted for power ...",
    "FirstSentences" : "Cortex-A9 MPCore power domains The Cortex-A9 MPCore processor can support up to fourteen power domains: four power domains, one for each of the Cortex-A9 processors, apart from their Data Engines ..."
  }, {
    "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2019, 2020 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
    "firstSentences" : "Arm® CoreLink™ AHB Cache Revision: r0p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101807_0000_03_en Arm® CoreLink™ AHB Cache Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "yFKglkdgk4E4Qna1",
        "urihash" : "yFKglkdgk4E4Qna1",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e20",
        "transactionid" : 861239,
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603553175175,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598658,
        "syssize" : 4357,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603553175175,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "yFKglkdgk4E4Qna1",
        "urihash" : "yFKglkdgk4E4Qna1",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e20",
        "transactionid" : 861239,
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603553175175,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598658,
        "syssize" : 4357,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603553175175,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "PMSVR3, saved value register 3 - Non-secure miss",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "excerpt" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width ...",
      "firstSentences" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width 32 The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "document_number" : "101807",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723572",
          "sysurihash" : "yFKglkdgk4E4Qna1",
          "urihash" : "yFKglkdgk4E4Qna1",
          "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1602837032000,
          "topparentid" : 3723572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603359981000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716603000,
          "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f9154edf86e16515cdc2e20",
          "transactionid" : 861239,
          "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Cache" ],
          "date" : 1648716603000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101807:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716603553175175,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4357,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716598658,
          "syssize" : 4357,
          "sysdate" : 1648716603000,
          "haslayout" : "1",
          "topparent" : "3723572",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723572,
          "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716603000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101807/0000/?lang=en",
          "modified" : 1637236595000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716603553175175,
          "uri" : "https://developer.arm.com/documentation/101807/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PMSVR3, saved value register 3 - Non-secure miss ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "eBqs822n6Wl40fHs",
        "urihash" : "eBqs822n6Wl40fHs",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "PMSVR3 register ; assignments ; Non-secure ; Type Read-only ; counter snapshot",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "attachmentparentid" : 3723572,
        "parentitem" : "5f9154edf86e16515cdc2e20",
        "concepts" : "PMSVR3 register ; assignments ; Non-secure ; Type Read-only ; counter snapshot",
        "documenttype" : "html",
        "isattachment" : "3723572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "ba75d52816a73330ed76186dcb4784b23527b4ef68ab81a53c39ab165b46",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e70",
        "transactionid" : 861239,
        "title" : "PMSVR3, saved value register 3 - Non-secure miss ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603499879712,
        "sysisattachment" : "3723572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723572,
        "size" : 537,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598595,
        "syssize" : 537,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603499879712,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
        "syscollection" : "default"
      },
      "Title" : "PMSVR3, saved value register 3 - Non-secure miss",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss",
      "Excerpt" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width ...",
      "FirstSentences" : "PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width 32 The ..."
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "printableUri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "clickUri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "document_number" : "101807",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3723572",
          "sysurihash" : "yFKglkdgk4E4Qna1",
          "urihash" : "yFKglkdgk4E4Qna1",
          "sysuri" : "https://developer.arm.com/documentation/101807/0000/en",
          "systransactionid" : 861239,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1602837032000,
          "topparentid" : 3723572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603359981000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716603000,
          "permanentid" : "53d68727c9a5430e365156eda7cc1beaec09f4aaba552b6e0709bba436b6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f9154edf86e16515cdc2e20",
          "transactionid" : 861239,
          "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Cache" ],
          "date" : 1648716603000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101807:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716603553175175,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4357,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716598658,
          "syssize" : 4357,
          "sysdate" : 1648716603000,
          "haslayout" : "1",
          "topparent" : "3723572",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3723572,
          "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716603000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101807/0000/?lang=en",
          "modified" : 1637236595000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716603553175175,
          "uri" : "https://developer.arm.com/documentation/101807/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101807/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101807/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 AHB Cache Technical Reference Manual Revision r0p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "101807",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3723572",
        "sysurihash" : "LrUvQOYr8ypNHAjy",
        "urihash" : "LrUvQOYr8ypNHAjy",
        "sysuri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1602837032000,
        "topparentid" : 3723572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603359981000,
        "sysconcepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Reference Manual ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
        "attachmentparentid" : 3723572,
        "parentitem" : "5f9154edf86e16515cdc2e20",
        "concepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Reference Manual ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "3723572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716603000,
        "permanentid" : "acf035be665768a30d136e7437275a7b45c7898e78650b56e282d60c5052",
        "syslanguage" : [ "English" ],
        "itemid" : "5f9154edf86e16515cdc2e24",
        "transactionid" : 861239,
        "title" : "Feedback ",
        "products" : [ "CoreLink AHB Cache" ],
        "date" : 1648716603000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101807:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716603450598450,
        "sysisattachment" : "3723572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3723572,
        "size" : 855,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716598626,
        "syssize" : 855,
        "sysdate" : 1648716603000,
        "haslayout" : "1",
        "topparent" : "3723572",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3723572,
        "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716603000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101807/0000/Preface/Feedback?lang=en",
        "modified" : 1637236595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716603450598450,
        "uri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "ClickUri" : "https://developer.arm.com/documentation/101807/0000/Preface/Feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/Preface/Feedback",
      "Excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink AHB Cache Technical Reference Manual ",
      "document_number" : "101807",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3723572",
      "sysauthor" : "ARM",
      "sysurihash" : "vwyTHp6CTZ7Z7uw8",
      "urihash" : "vwyTHp6CTZ7Z7uw8",
      "sysuri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
      "keywords" : "AHB Cache",
      "systransactionid" : 861239,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1602837032000,
      "topparentid" : 3723572,
      "numberofpages" : 130,
      "sysconcepts" : "AHB Cache ; subsections ; Write-Through ; maintenance ; quiescence requests ; maint ; signals ; APB interfaces ; clean ; automatic maintenance ; registers ; assignments ; Non-secure software ; handling ; transfers ; locked sequences",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b5cd74e712c449721f" ],
      "attachmentparentid" : 3723572,
      "parentitem" : "5f9154edf86e16515cdc2e20",
      "concepts" : "AHB Cache ; subsections ; Write-Through ; maintenance ; quiescence requests ; maint ; signals ; APB interfaces ; clean ; automatic maintenance ; registers ; assignments ; Non-secure software ; handling ; transfers ; locked sequences",
      "documenttype" : "pdf",
      "isattachment" : "3723572",
      "sysindexeddate" : 1648716604000,
      "permanentid" : "46dcbbadaa8cf4fec274348f5e98797ca97eeb28e311fbc6535d8be58869",
      "syslanguage" : [ "English" ],
      "itemid" : "5f9154eef86e16515cdc2eb3",
      "transactionid" : 861239,
      "title" : "Arm CoreLink AHB Cache Technical Reference Manual ",
      "subject" : "This book describes the functionality of the components in the Arm® CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
      "date" : 1648716604000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101807:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716604508140662,
      "sysisattachment" : "3723572",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3723572,
      "size" : 895433,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716600905,
      "syssubject" : "This book describes the functionality of the components in the Arm® CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
      "syssize" : 895433,
      "sysdate" : 1648716604000,
      "topparent" : "3723572",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3723572,
      "content_description" : "Describes the functionality of the components in the Arm CoreLink AHB Cache. It also provides the programming information and the signal descriptions.",
      "wordcount" : 1827,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Cache" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716604000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716604508140662,
      "uri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink AHB Cache Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f9154eef86e16515cdc2eb3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101807/0000/en/pdf/corelink_ahb_cache_trm_101807_0000_03_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2019, 2020 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
    "FirstSentences" : "Arm® CoreLink™ AHB Cache Revision: r0p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101807_0000_03_en Arm® CoreLink™ AHB Cache Technical ..."
  }, {
    "title" : "ARM946E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
    "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Uncached transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "excerpt" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory ... Sequential instruction fetches are treated as nonsequential reads.",
      "firstSentences" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory requests are serviced by the AHB interface. Sequential instruction fetches ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Uncached transfers ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "mvRIQkXVKMñ0ðHWR",
        "urihash" : "mvRIQkXVKMñ0ðHWR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "memory requests ; instruction ; bus timings ; operations exhibit ; AHB interface ; cache ; ARM946E",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "memory requests ; instruction ; bus timings ; operations exhibit ; AHB interface ; cache ; ARM946E",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "f1441f82047cb2dc378db1f4b828a99a701c92f4186406cf9994446b68e9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa1f",
        "transactionid" : 861236,
        "title" : "Uncached transfers ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461663327416,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 415,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450873,
        "syssize" : 415,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461663327416,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
        "syscollection" : "default"
      },
      "Title" : "Uncached transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "Excerpt" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory ... Sequential instruction fetches are treated as nonsequential reads.",
      "FirstSentences" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory requests are serviced by the AHB interface. Sequential instruction fetches ..."
    }, {
      "title" : "Debug clocks",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "excerpt" : "Debug clocks You must synchronize the system and test clocks externally to the ... The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design ... Debug clocks Arm9",
      "firstSentences" : "Debug clocks You must synchronize the system and test clocks externally to the ARM946E-S processor. The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design. To ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug clocks ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "ex6v02qHWBAlWpAD",
        "urihash" : "ex6v02qHWBAlWpAD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "off-chip device ; synchronization ; Multi-ICE ; ARM946E ; clocks ; ASIC design ; UnGatedClk ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "off-chip device ; synchronization ; Multi-ICE ; ARM946E ; clocks ; ASIC design ; UnGatedClk ; shows",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "a08aea9d38341a5d849f36332acb83e17ebcbedb2493155d2a4b8f59b6ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa43",
        "transactionid" : 861236,
        "title" : "Debug clocks ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461649730440,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 710,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450836,
        "syssize" : 710,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461649730440,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
        "syscollection" : "default"
      },
      "Title" : "Debug clocks",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "Excerpt" : "Debug clocks You must synchronize the system and test clocks externally to the ... The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design ... Debug clocks Arm9",
      "FirstSentences" : "Debug clocks You must synchronize the system and test clocks externally to the ARM946E-S processor. The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design. To ..."
    }, {
      "title" : "Interlocked MCR",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "excerpt" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline ... An example of this is where the register being transferred is the destination from a ...",
      "firstSentences" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline during its first Decode cycle, then the ARM9E-S core pipeline interlocks for one or more cycles ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interlocked MCR ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "9NPW9kFFdmQsTqy2",
        "urihash" : "9NPW9kFFdmQsTqy2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "core pipeline ; cycles ; instruction ; ARM9E ; busy-wait state ; shows ; preceding ; destination",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "core pipeline ; cycles ; instruction ; ARM9E ; busy-wait state ; shows ; preceding ; destination",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "4b7ecf6eac872ce3f6c8cffe295e6211c2ea3cf48a22101d6ed7d62100bf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa34",
        "transactionid" : 861236,
        "title" : "Interlocked MCR ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461633706082,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 665,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450853,
        "syssize" : 665,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461633706082,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
        "syscollection" : "default"
      },
      "Title" : "Interlocked MCR",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "Excerpt" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline ... An example of this is where the register being transferred is the destination from a ...",
      "FirstSentences" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline during its first Decode cycle, then the ARM9E-S core pipeline interlocks for one or more cycles ..."
    } ],
    "totalNumberOfChildResults" : 178,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM946E-S Technical Reference Manual ",
      "document_number" : "ddi0201",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508291",
      "sysurihash" : "J0p2DrjJFfBkp1Wr",
      "urihash" : "J0p2DrjJFfBkp1Wr",
      "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1177513723000,
      "topparentid" : 3508291,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586380515000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716461000,
      "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3ee388295d1e18d3a9c9",
      "transactionid" : 861236,
      "title" : "ARM946E-S Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648716461000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0201:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716461714388978,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2085,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716450883,
      "syssize" : 2085,
      "sysdate" : 1648716461000,
      "haslayout" : "1",
      "topparent" : "3508291",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508291,
      "content_description" : "This document is a reference manual for the ARM946E-S processor.",
      "wordcount" : 164,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716461000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0201/d/?lang=en",
      "modified" : 1638975688000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716461714388978,
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
      "syscollection" : "default"
    },
    "Title" : "ARM946E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
    "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Re-arbitration occurrence",
    "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
    "firstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "InjS6ðt0Eosz9TBz",
        "urihash" : "InjS6ðt0Eosz9TBz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716455000,
        "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d21",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716455000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716455721554009,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2071,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 2071,
        "sysdate" : 1648716455000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716455000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716455721554009,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "AHB memory port latency",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded.",
      "firstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "document_number" : "ddi0230",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474097",
          "sysurihash" : "InjS6ðt0Eosz9TBz",
          "urihash" : "InjS6ðt0Eosz9TBz",
          "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257379000,
          "topparentid" : 3474097,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369248000,
          "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716455000,
          "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e12e088295d1e18d34d21",
          "transactionid" : 861236,
          "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716455000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0230:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716455721554009,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2071,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450892,
          "syssize" : 2071,
          "sysdate" : 1648716455000,
          "haslayout" : "1",
          "topparent" : "3474097",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474097,
          "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716455000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0230/d/?lang=en",
          "modified" : 1638976681000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716455721554009,
          "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB memory port latency ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "9uQASXwMñðobDYtM",
        "urihash" : "9uQASXwMñðobDYtM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3474097,
        "parentitem" : "5e8e12e088295d1e18d34d21",
        "concepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
        "documenttype" : "html",
        "isattachment" : "3474097",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716460000,
        "permanentid" : "29106243501b731551eedead3613e35cf60a918d44e463878f27a15f7be7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d52",
        "transactionid" : 861236,
        "title" : "AHB memory port latency ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716460000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716460277561682,
        "sysisattachment" : "3474097",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474097,
        "size" : 553,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 553,
        "sysdate" : 1648716460000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716460000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716460277561682,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
        "syscollection" : "default"
      },
      "Title" : "AHB memory port latency",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "Excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded.",
      "FirstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ..."
    }, {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... ARM DDI 0230D Contents ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ... 1.2",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Revision: r1p3 Technical Reference Manual Copyright © 2002-2003, 2005 ARM Limited. All rights reserved. ARM DDI 0230D ii Date July 2002 19 February 2003",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "document_number" : "ddi0230",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474097",
          "sysurihash" : "InjS6ðt0Eosz9TBz",
          "urihash" : "InjS6ðt0Eosz9TBz",
          "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257379000,
          "topparentid" : 3474097,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369248000,
          "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716455000,
          "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e12e088295d1e18d34d21",
          "transactionid" : 861236,
          "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716455000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0230:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716455721554009,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2071,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450892,
          "syssize" : 2071,
          "sysdate" : 1648716455000,
          "haslayout" : "1",
          "topparent" : "3474097",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474097,
          "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716455000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0230/d/?lang=en",
          "modified" : 1638976681000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716455721554009,
          "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "lsERsu9n9ZYGqðy2",
        "urihash" : "lsERsu9n9ZYGqðy2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
        "systransactionid" : 861236,
        "copyright" : "Copyright © 2002-2003, 2005 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "numberofpages" : 142,
        "sysconcepts" : "registers ; wait states ; bursts ; reset ; bus ; memory devices ; AHB ports ; clock cycles ; power consumption ; memory controller ; latency ; transactions ; transfers ; disabled mode ; system initialization ; ARM Limited",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3474097,
        "parentitem" : "5e8e12e088295d1e18d34d21",
        "concepts" : "registers ; wait states ; bursts ; reset ; bus ; memory devices ; AHB ports ; clock cycles ; power consumption ; memory controller ; latency ; transactions ; transfers ; disabled mode ; system initialization ; ARM Limited",
        "documenttype" : "pdf",
        "isattachment" : "3474097",
        "sysindexeddate" : 1648716456000,
        "permanentid" : "724074aa7fbe6731c4c47d631bb2d1272810774f84760a5bdc8271b94901",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e188295d1e18d34daa",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "date" : 1648716456000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716456789779693,
        "sysisattachment" : "3474097",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474097,
        "size" : 768141,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716452642,
        "syssize" : 768141,
        "sysdate" : 1648716456000,
        "topparent" : "3474097",
        "author" : "ARM Limited",
        "label_version" : "r1p3",
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 1910,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716456000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716456789779693,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... ARM DDI 0230D Contents ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ... 1.2",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Revision: r1p3 Technical Reference Manual Copyright © 2002-2003, 2005 ARM Limited. All rights reserved. ARM DDI 0230D ii Date July 2002 19 February 2003"
    }, {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "InjS6ðt0Eosz9TBz",
        "urihash" : "InjS6ðt0Eosz9TBz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716455000,
        "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d21",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716455000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716455721554009,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2071,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 2071,
        "sysdate" : 1648716455000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716455000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716455721554009,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    } ],
    "totalNumberOfChildResults" : 111,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Re-arbitration occurrence ",
      "document_number" : "ddi0230",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474097",
      "sysurihash" : "ðBzJObCsVwkByMñA",
      "urihash" : "ðBzJObCsVwkByMñA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257379000,
      "topparentid" : 3474097,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369248000,
      "sysconcepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3474097,
      "parentitem" : "5e8e12e088295d1e18d34d21",
      "concepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
      "documenttype" : "html",
      "isattachment" : "3474097",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716461000,
      "permanentid" : "aba5925f4c11cfe5333cf1dcaa85c116e3a09837d7b58feb955584247807",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e12e088295d1e18d34d50",
      "transactionid" : 861236,
      "title" : "Re-arbitration occurrence ",
      "products" : [ "DMA Controller" ],
      "date" : 1648716461000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0230:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716461187850962,
      "sysisattachment" : "3474097",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474097,
      "size" : 837,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716450892,
      "syssize" : 837,
      "sysdate" : 1648716461000,
      "haslayout" : "1",
      "topparent" : "3474097",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474097,
      "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
      "wordcount" : 67,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716461000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "modified" : 1638976681000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716461187850962,
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
      "syscollection" : "default"
    },
    "Title" : "Re-arbitration occurrence",
    "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "Excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
    "FirstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ..."
  }, {
    "title" : "Arm CortexA710 Core Cryptographic Extension",
    "uri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "excerpt" : "First beta release for r0p0 ... First release for r2p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "firstSentences" : "Arm® Cortex®‑A710 Core Cryptographic Extension Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101802_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA710 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "6KrFRyccqWMlðXQe",
        "urihash" : "6KrFRyccqWMlðXQe",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f892",
        "transactionid" : 861236,
        "title" : "Arm  CortexA710  Core Cryptographic Extension ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431545032189,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4808,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 4808,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431545032189,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA710 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "firstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in a cluster. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
          "document_number" : "101802",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4891152",
          "sysurihash" : "6KrFRyccqWMlðXQe",
          "urihash" : "6KrFRyccqWMlðXQe",
          "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4891152,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639590384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648716431000,
          "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba29f02183326f2176f892",
          "transactionid" : 861236,
          "title" : "Arm  CortexA710  Core Cryptographic Extension ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648716431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101802:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716431545032189,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716430041,
          "syssize" : 4808,
          "sysdate" : 1648716431000,
          "haslayout" : "1",
          "topparent" : "4891152",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4891152,
          "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101802/0201/?lang=en",
          "modified" : 1639590384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716431545032189,
          "uri" : "https://developer.arm.com/documentation/101802/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "UG710ñaZuTnyANFi",
        "urihash" : "UG710ñaZuTnyANFi",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "sysconcepts" : "Cryptographic Extension ; undefined exception ; u2011A710 cores ; cluster ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 4891152,
        "parentitem" : "61ba29f02183326f2176f892",
        "concepts" : "Cryptographic Extension ; undefined exception ; u2011A710 cores ; cluster ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4891152",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "94ad1fb157c9567b36f7685be36bc7689564ecb9d4d80e6e01178c0c3490",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f89c",
        "transactionid" : 861236,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431794194317,
        "sysisattachment" : "4891152",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4891152,
        "size" : 581,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 581,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431794194317,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "FirstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in a cluster. To disable the Cryptographic Extension, assert CRYPTODISABLE."
    }, {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "excerpt" : "0b0001 When Cryptographic extensions are implemented and enabled then SHA3 ... [31:28] ... [27:24] ... Defined values are: 0b0000 When Cryptographic extensions are not implemented or ... [7:4]",
      "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 Provides information about the instructions implemented in AArch64 state. For general information about the interpretation of the ID ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
          "document_number" : "101802",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4891152",
          "sysurihash" : "6KrFRyccqWMlðXQe",
          "urihash" : "6KrFRyccqWMlðXQe",
          "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4891152,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639590384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648716431000,
          "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba29f02183326f2176f892",
          "transactionid" : 861236,
          "title" : "Arm  CortexA710  Core Cryptographic Extension ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648716431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101802:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716431545032189,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716430041,
          "syssize" : 4808,
          "sysdate" : 1648716431000,
          "haslayout" : "1",
          "topparent" : "4891152",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4891152,
          "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101802/0201/?lang=en",
          "modified" : 1639590384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716431545032189,
          "uri" : "https://developer.arm.com/documentation/101802/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "QxrirED739m53zñO",
        "urihash" : "QxrirED739m53zñO",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "sysconcepts" : "ID registers ; configurations ; Cryptographic extensions ; instructions ; range maintenance ; Outer shareable ; general information ; SM4EKEY",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 4891152,
        "parentitem" : "61ba29f02183326f2176f892",
        "concepts" : "ID registers ; configurations ; Cryptographic extensions ; instructions ; range maintenance ; Outer shareable ; general information ; SM4EKEY",
        "documenttype" : "html",
        "isattachment" : "4891152",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "a8c9922831fd257a7de4f3b5366934e2c2cedd4fafb92b56023d2ed738d4",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f89e",
        "transactionid" : 861236,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431765129086,
        "sysisattachment" : "4891152",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4891152,
        "size" : 4656,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 4656,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 220,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431765129086,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "Excerpt" : "0b0001 When Cryptographic extensions are implemented and enabled then SHA3 ... [31:28] ... [27:24] ... Defined values are: 0b0000 When Cryptographic extensions are not implemented or ... [7:4]",
      "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 Provides information about the instructions implemented in AArch64 state. For general information about the interpretation of the ID ..."
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "excerpt" : "Document revisions This appendix records the changes between released issues of this document.",
      "firstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
          "document_number" : "101802",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4891152",
          "sysurihash" : "6KrFRyccqWMlðXQe",
          "urihash" : "6KrFRyccqWMlðXQe",
          "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4891152,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639590384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648716431000,
          "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba29f02183326f2176f892",
          "transactionid" : 861236,
          "title" : "Arm  CortexA710  Core Cryptographic Extension ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648716431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101802:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716431545032189,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716430041,
          "syssize" : 4808,
          "sysdate" : 1648716431000,
          "haslayout" : "1",
          "topparent" : "4891152",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4891152,
          "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101802/0201/?lang=en",
          "modified" : 1639590384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716431545032189,
          "uri" : "https://developer.arm.com/documentation/101802/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "iRSuLTkShtCUjd8Z",
        "urihash" : "iRSuLTkShtCUjd8Z",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 4891152,
        "parentitem" : "61ba29f02183326f2176f892",
        "documenttype" : "html",
        "isattachment" : "4891152",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "dd1aa4d504e10ec1cef46b890f3ff955f62243cb5c3bb1997e5b784d7bdc",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f8a0",
        "transactionid" : 861236,
        "title" : "Document revisions ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431746294831,
        "sysisattachment" : "4891152",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4891152,
        "size" : 114,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 114,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/Document-revisions?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431746294831,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "Excerpt" : "Document revisions This appendix records the changes between released issues of this document.",
      "FirstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions"
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
      "document_number" : "101802",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4891152",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "CL8KB2F6zWrii7gc",
      "urihash" : "CL8KB2F6zWrii7gc",
      "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 4891152,
      "numberofpages" : 17,
      "sysconcepts" : "configurations ; documentation ; arm ; technical changes ; system failure ; ID registers ; cryptographic instructions ; timing diagrams ; written agreement ; export laws ; third party ; functionality ; conflicting ; instructions ; range maintenance ; Outer shareable",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
      "attachmentparentid" : 4891152,
      "parentitem" : "61ba29f02183326f2176f892",
      "concepts" : "configurations ; documentation ; arm ; technical changes ; system failure ; ID registers ; cryptographic instructions ; timing diagrams ; written agreement ; export laws ; third party ; functionality ; conflicting ; instructions ; range maintenance ; Outer shareable",
      "documenttype" : "pdf",
      "isattachment" : "4891152",
      "sysindexeddate" : 1648716432000,
      "permanentid" : "35a88ba892f03631893dbfee8c2abf05e7aa20ff6ca7968c2e21755b99cf",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba29f02183326f2176f8aa",
      "transactionid" : 861236,
      "title" : "Arm  CortexA710  Core Cryptographic Extension ",
      "subject" : "This manual is for the Cortex‑A710 core. It describes the optional cryptographic features of the Cortex‑A710 core and the registers used by the Cryptographic Extension.",
      "date" : 1648716432000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101802:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716432259756955,
      "sysisattachment" : "4891152",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4891152,
      "size" : 307153,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716431321,
      "syssubject" : "This manual is for the Cortex‑A710 core. It describes the optional cryptographic features of the Cortex‑A710 core and the registers used by the Cryptographic Extension.",
      "syssize" : 307153,
      "sysdate" : 1648716432000,
      "topparent" : "4891152",
      "author" : "Arm Ltd.",
      "label_version" : "0201",
      "systopparentid" : 4891152,
      "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 825,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716432000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716432259756955,
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA710 Core Cryptographic Extension",
    "Uri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "Excerpt" : "First beta release for r0p0 ... First release for r2p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "FirstSentences" : "Arm® Cortex®‑A710 Core Cryptographic Extension Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101802_ ..."
  }, {
    "title" : "Register summary",
    "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "clickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "excerpt" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers.",
    "firstSentences" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers. Table 2-2 Cortex-A5 FPU ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "o4ZFd8ckð8FgñKNO",
        "urihash" : "o4ZFd8ckð8FgñKNO",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b0d",
        "transactionid" : 861235,
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383866750110,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 4337,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383866750110,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "VFP register access",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "excerpt" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine ... CRn is the register number within CP15. Op1 is the Opcode_1 value for the register.",
      "firstSentences" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine access to VFP registers. CRn is the register number within CP15. Op1 is the Opcode_1 value for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "100302",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815887",
          "sysurihash" : "o4ZFd8ckð8FgñKNO",
          "urihash" : "o4ZFd8ckð8FgñKNO",
          "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432026205000,
          "topparentid" : 4815887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716383000,
          "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52b0d",
          "transactionid" : 861235,
          "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648716383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100302:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716383866750110,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716379341,
          "syssize" : 4337,
          "sysdate" : 1648716383000,
          "haslayout" : "1",
          "topparent" : "4815887",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815887,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100302/0001/?lang=en",
          "modified" : 1636124080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716383866750110,
          "uri" : "https://developer.arm.com/documentation/100302/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "VFP register access ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "hGc5VB01J6o6DICo",
        "urihash" : "hGc5VB01J6o6DICo",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "registers ; Opcode ; CP15 ; control coprocessor ; Op2 ; Op1",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815887,
        "parentitem" : "5e7dd450cbfe76649ba52b0d",
        "concepts" : "registers ; Opcode ; CP15 ; control coprocessor ; Op2 ; Op1",
        "documenttype" : "html",
        "isattachment" : "4815887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "af9ab514ed40599aebc31c819373f68830df37b3ece3dbcc284530ccd15d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b1c",
        "transactionid" : 861235,
        "title" : "VFP register access ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383962995426,
        "sysisattachment" : "4815887",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815887,
        "size" : 518,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 518,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/programmers-model/vfp-register-access?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383962995426,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
        "syscollection" : "default"
      },
      "Title" : "VFP register access",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "Excerpt" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine ... CRn is the register number within CP15. Op1 is the Opcode_1 value for the register.",
      "FirstSentences" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine access to VFP registers. CRn is the register number within CP15. Op1 is the Opcode_1 value for ..."
    }, {
      "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "o4ZFd8ckð8FgñKNO",
        "urihash" : "o4ZFd8ckð8FgñKNO",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b0d",
        "transactionid" : 861235,
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383866750110,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 4337,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383866750110,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/introduction",
      "excerpt" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions.",
      "firstSentences" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions. Introduction Cortex-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "100302",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815887",
          "sysurihash" : "o4ZFd8ckð8FgñKNO",
          "urihash" : "o4ZFd8ckð8FgñKNO",
          "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432026205000,
          "topparentid" : 4815887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716383000,
          "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52b0d",
          "transactionid" : 861235,
          "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648716383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100302:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716383866750110,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716379341,
          "syssize" : 4337,
          "sysdate" : 1648716383000,
          "haslayout" : "1",
          "topparent" : "4815887",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815887,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100302/0001/?lang=en",
          "modified" : 1636124080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716383866750110,
          "uri" : "https://developer.arm.com/documentation/100302/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "eGsCceaOpYñSPtBb",
        "urihash" : "eGsCceaOpYñSPtBb",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815887,
        "parentitem" : "5e7dd450cbfe76649ba52b0d",
        "documenttype" : "html",
        "isattachment" : "4815887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "f876e490cd1c9ae161f0105ac2f13d17aad8213b382c87bc2c5b654dad85",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b12",
        "transactionid" : 861235,
        "title" : "Introduction ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383830483726,
        "sysisattachment" : "4815887",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815887,
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 172,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/introduction?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383830483726,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/introduction",
      "Excerpt" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions.",
      "FirstSentences" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions. Introduction Cortex-A5"
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Register summary ",
      "document_number" : "100302",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4815887",
      "sysurihash" : "KJoK3jqgz7t8pJjO",
      "urihash" : "KJoK3jqgz7t8pJjO",
      "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
      "systransactionid" : 861235,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1432026205000,
      "topparentid" : 4815887,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304656000,
      "sysconcepts" : "FPU system ; RO ; Cortex ; Feature ; Media ; processor modes ; Type Reset ; FPEXC",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4815887,
      "parentitem" : "5e7dd450cbfe76649ba52b0d",
      "concepts" : "FPU system ; RO ; Cortex ; Feature ; Media ; processor modes ; Type Reset ; FPEXC",
      "documenttype" : "html",
      "isattachment" : "4815887",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716384000,
      "permanentid" : "9e6b8ff3f42544b8649768f79a111d767d6fe2062a2bb7ea108952efe463",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd450cbfe76649ba52b1d",
      "transactionid" : 861235,
      "title" : "Register summary ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648716383000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100302:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716383991485248,
      "sysisattachment" : "4815887",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4815887,
      "size" : 1101,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716379341,
      "syssize" : 1101,
      "sysdate" : 1648716383000,
      "haslayout" : "1",
      "topparent" : "4815887",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815887,
      "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
      "wordcount" : 67,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716384000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100302/0001/programmers-model/register-summary?lang=en",
      "modified" : 1636124080000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716383991485248,
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
      "syscollection" : "default"
    },
    "Title" : "Register summary",
    "Uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "ClickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "Excerpt" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers.",
    "FirstSentences" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers. Table 2-2 Cortex-A5 FPU ..."
  }, {
    "title" : "ARM1156T2F-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "excerpt" : "Change history First release for r0p4. Enhancement to text and figures. ... No change to contents. ... However, all warranties implied or expressed, including but not limited to implied ...",
    "firstSentences" : "ARM1156T2F-S Revision: r0p4 Technical Reference Manual Copyright © 2005-2007 ARM Limited. All rights reserved. ARM DDI 0290G ii ARM1156T2F-S Technical Reference Manual Copyright © 2005-2007 ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1156T2F-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1156T2F-S Technical Reference Manual ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "Dlz5ZlvoðBaMfOcr",
        "urihash" : "Dlz5ZlvoðBaMfOcr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716367000,
        "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275cfd977155116a5ed4",
        "transactionid" : 861235,
        "title" : "ARM1156T2F-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648716367000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716367922605248,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2639,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 2639,
        "sysdate" : 1648716367000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716367922605248,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2F-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Reset modes",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "excerpt" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset ... The reset signals, and the combinations and possible applications that you can use them in ...",
      "firstSentences" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset different parts of the design independently. The reset signals, and the combinations and possible ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2F-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1156T2F-S Technical Reference Manual ",
          "document_number" : "ddi0290",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488690",
          "sysurihash" : "Dlz5ZlvoðBaMfOcr",
          "urihash" : "Dlz5ZlvoðBaMfOcr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976792000,
          "topparentid" : 3488690,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374492000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716367000,
          "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e275cfd977155116a5ed4",
          "transactionid" : 861235,
          "title" : "ARM1156T2F-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648716367000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0290:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716367922605248,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2639,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716342406,
          "syssize" : 2639,
          "sysdate" : 1648716367000,
          "haslayout" : "1",
          "topparent" : "3488690",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488690,
          "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
          "wordcount" : 187,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716367000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0290/g/?lang=en",
          "modified" : 1638978384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716367922605248,
          "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2F-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Reset modes ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "iv34uXFGPAtNwH60",
        "urihash" : "iv34uXFGPAtNwH60",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "reset ; nPORESETIN ; nRESETIN ; architecturally Unpredictable ; design independently ; Power-on ; applications ; ARM1156T2F",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488690,
        "parentitem" : "5e8e275cfd977155116a5ed4",
        "concepts" : "reset ; nPORESETIN ; nRESETIN ; architecturally Unpredictable ; design independently ; Power-on ; applications ; ARM1156T2F",
        "documenttype" : "html",
        "isattachment" : "3488690",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716368000,
        "permanentid" : "8c87cf85f16891c2cd0aa144b868a11f55da9906c27dbcea7083d02e6149",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275ffd977155116a5ff8",
        "transactionid" : 861235,
        "title" : "Reset modes ",
        "products" : [ "Arm11" ],
        "date" : 1648716368000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716368951439411,
        "sysisattachment" : "3488690",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488690,
        "size" : 682,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 682,
        "sysdate" : 1648716368000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716368000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716368951439411,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
        "syscollection" : "default"
      },
      "Title" : "Reset modes",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "Excerpt" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset ... The reset signals, and the combinations and possible applications that you can use them in ...",
      "FirstSentences" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset different parts of the design independently. The reset signals, and the combinations and possible ..."
    }, {
      "title" : "DBGTAP reset",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "excerpt" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a ...",
      "firstSentences" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a system.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2F-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1156T2F-S Technical Reference Manual ",
          "document_number" : "ddi0290",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488690",
          "sysurihash" : "Dlz5ZlvoðBaMfOcr",
          "urihash" : "Dlz5ZlvoðBaMfOcr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976792000,
          "topparentid" : 3488690,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374492000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716367000,
          "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e275cfd977155116a5ed4",
          "transactionid" : 861235,
          "title" : "ARM1156T2F-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648716367000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0290:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716367922605248,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2639,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716342406,
          "syssize" : 2639,
          "sysdate" : 1648716367000,
          "haslayout" : "1",
          "topparent" : "3488690",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488690,
          "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
          "wordcount" : 187,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716367000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0290/g/?lang=en",
          "modified" : 1638978384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716367922605248,
          "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2F-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DBGTAP reset ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "NrEyCC0zZhñA5qTq",
        "urihash" : "NrEyCC0zZhñA5qTq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "DBGTAP reset ; ARM1156T2F ; ICE module ; debugger ; connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488690,
        "parentitem" : "5e8e275cfd977155116a5ed4",
        "concepts" : "DBGTAP reset ; ARM1156T2F ; ICE module ; debugger ; connection",
        "documenttype" : "html",
        "isattachment" : "3488690",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716368000,
        "permanentid" : "67d794000e5dc28fb67aafefa347b980618c480f70910fee656e93345d21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275ffd977155116a5ffb",
        "transactionid" : 861235,
        "title" : "DBGTAP reset ",
        "products" : [ "Arm11" ],
        "date" : 1648716368000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716368815026621,
        "sysisattachment" : "3488690",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488690,
        "size" : 463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 463,
        "sysdate" : 1648716368000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716368000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716368815026621,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
        "syscollection" : "default"
      },
      "Title" : "DBGTAP reset",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "Excerpt" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a ...",
      "FirstSentences" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a system."
    }, {
      "title" : "ARM1156T2F-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1156T2F-S Technical Reference Manual ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "Dlz5ZlvoðBaMfOcr",
        "urihash" : "Dlz5ZlvoðBaMfOcr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716367000,
        "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275cfd977155116a5ed4",
        "transactionid" : 861235,
        "title" : "ARM1156T2F-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648716367000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716367922605248,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2639,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 2639,
        "sysdate" : 1648716367000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716367922605248,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2F-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 554,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM1156T2F-S Technical Reference Manual ",
      "document_number" : "ddi0290",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488690",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1TðuwPZxEnXNoPcf",
      "urihash" : "1TðuwPZxEnXNoPcf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
      "systransactionid" : 861235,
      "copyright" : "Copyright © 2005-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1185976792000,
      "topparentid" : 3488690,
      "numberofpages" : 740,
      "sysconcepts" : "instructions ; ARM1156T2F ; registers ; VFP11 coprocessor ; shows ; ARM limited ; exceptions ; core ; little-endian ; accesses ; controllers ; memory ; arrangement ; caches ; watchpoints ; support code",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3488690,
      "parentitem" : "5e8e275cfd977155116a5ed4",
      "concepts" : "instructions ; ARM1156T2F ; registers ; VFP11 coprocessor ; shows ; ARM limited ; exceptions ; core ; little-endian ; accesses ; controllers ; memory ; arrangement ; caches ; watchpoints ; support code",
      "documenttype" : "pdf",
      "isattachment" : "3488690",
      "sysindexeddate" : 1648716374000,
      "permanentid" : "6e11037b5143a8f53f78b2dcdb41d8c19452a88cb4278cb234cf0c43897e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2762fd977155116a6189",
      "transactionid" : 861235,
      "title" : "ARM1156T2F-S Technical Reference Manual ",
      "date" : 1648716374000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0290:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716374004884238,
      "sysisattachment" : "3488690",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488690,
      "size" : 4158898,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716348468,
      "syssize" : 4158898,
      "sysdate" : 1648716374000,
      "topparent" : "3488690",
      "author" : "ARM Limited",
      "label_version" : "r0p4",
      "systopparentid" : 3488690,
      "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
      "wordcount" : 5183,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716374000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716374004884238,
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1156T2F-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "Excerpt" : "Change history First release for r0p4. Enhancement to text and figures. ... No change to contents. ... However, all warranties implied or expressed, including but not limited to implied ...",
    "FirstSentences" : "ARM1156T2F-S Revision: r0p4 Technical Reference Manual Copyright © 2005-2007 ARM Limited. All rights reserved. ARM DDI 0290G ii ARM1156T2F-S Technical Reference Manual Copyright © 2005-2007 ARM ..."
  }, {
    "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "firstSentences" : "ARM® CoreLink™ DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright © 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM® CoreLink™ DPE-400 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "Cgv9wiqyild7UzjF",
        "urihash" : "Cgv9wiqyild7UzjF",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f0a",
        "transactionid" : 864272,
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471568720262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 4198,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471568720262,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "Cgv9wiqyild7UzjF",
        "urihash" : "Cgv9wiqyild7UzjF",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f0a",
        "transactionid" : 864272,
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471568720262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 4198,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471568720262,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Key features",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "excerpt" : "Key features DPE-400 has a set of features, including transport of data parity information and support for ... DPE-400 supports: Transport of parity information relating to read data and write ...",
      "firstSentences" : "Key features DPE-400 has a set of features, including transport of data parity information and support for data width management. DPE-400 supports: Transport of parity information relating to read ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "document_number" : "100591",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3456742",
          "sysurihash" : "Cgv9wiqyild7UzjF",
          "urihash" : "Cgv9wiqyild7UzjF",
          "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459422262000,
          "topparentid" : 3456742,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585330601000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149471000,
          "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e39a9b471823cb9de5f0a",
          "transactionid" : 864272,
          "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649149471000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100591:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149471568720262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149122000,
          "syssize" : 4198,
          "sysdate" : 1649149471000,
          "haslayout" : "1",
          "topparent" : "3456742",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3456742,
          "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149471000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100591/0100/?lang=en",
          "modified" : 1636372331000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149471568720262,
          "uri" : "https://developer.arm.com/documentation/100591/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Key features ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "1CstUN4IT5ñUñW8V",
        "urihash" : "1CstUN4IT5ñUñW8V",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "parity information ; protocols ; DPE ; features ; transport ; AMBA AHB-Lite ; subsystems ; integration ; configuration ; management",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 3456742,
        "parentitem" : "5e7e39a9b471823cb9de5f0a",
        "concepts" : "parity information ; protocols ; DPE ; features ; transport ; AMBA AHB-Lite ; subsystems ; integration ; configuration ; management",
        "documenttype" : "html",
        "isattachment" : "3456742",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "c99c530341cde04556fd8e602bc6d9b7919bb90dcd433e3c0a44834b4121",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f11",
        "transactionid" : 864272,
        "title" : "Key features ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471535199096,
        "sysisattachment" : "3456742",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3456742,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 491,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/introduction/key-features?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471535199096,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
        "syscollection" : "default"
      },
      "Title" : "Key features",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "Excerpt" : "Key features DPE-400 has a set of features, including transport of data parity information and support for ... DPE-400 supports: Transport of parity information relating to read data and write ...",
      "FirstSentences" : "Key features DPE-400 has a set of features, including transport of data parity information and support for data width management. DPE-400 supports: Transport of parity information relating to read ..."
    }, {
      "title" : "Product revisions",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "excerpt" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release.",
      "firstSentences" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release. r0p3-r1p0 No functional changes.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "document_number" : "100591",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3456742",
          "sysurihash" : "Cgv9wiqyild7UzjF",
          "urihash" : "Cgv9wiqyild7UzjF",
          "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459422262000,
          "topparentid" : 3456742,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585330601000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149471000,
          "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e39a9b471823cb9de5f0a",
          "transactionid" : 864272,
          "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649149471000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100591:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149471568720262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149122000,
          "syssize" : 4198,
          "sysdate" : 1649149471000,
          "haslayout" : "1",
          "topparent" : "3456742",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3456742,
          "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149471000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100591/0100/?lang=en",
          "modified" : 1636372331000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149471568720262,
          "uri" : "https://developer.arm.com/documentation/100591/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Product revisions ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "5H8RsYddZdWjYKeD",
        "urihash" : "5H8RsYddZdWjYKeD",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "product revisions ; First release ; ARM ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 3456742,
        "parentitem" : "5e7e39a9b471823cb9de5f0a",
        "concepts" : "product revisions ; First release ; ARM ; functionality",
        "documenttype" : "html",
        "isattachment" : "3456742",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149463000,
        "permanentid" : "ae26ca9374de8a14f9b5b692c80156e85aefbcf5f43fe237977e4539e831",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f12",
        "transactionid" : 864272,
        "title" : "Product revisions ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149463000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149463365345863,
        "sysisattachment" : "3456742",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3456742,
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 231,
        "sysdate" : 1649149463000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149463000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/introduction/product-revisions?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149463365345863,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
        "syscollection" : "default"
      },
      "Title" : "Product revisions",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "Excerpt" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release.",
      "FirstSentences" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release. r0p3-r1p0 No functional changes."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
      "document_number" : "100591",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3456742",
      "sysauthor" : "ARM",
      "sysurihash" : "zLDPf3bjTkCIeNpi",
      "urihash" : "zLDPf3bjTkCIeNpi",
      "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
      "systransactionid" : 864272,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1459422262000,
      "topparentid" : 3456742,
      "numberofpages" : 18,
      "sysconcepts" : "parity information ; arm ; documentation ; separately licensed ; third parties ; signals ; DPE ; books ; User Guide ; written agreement ; interfaces ; provisions ; conversion ; configuration ; Adobe Acrobat ; active-LOW",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 3456742,
      "parentitem" : "5e7e39a9b471823cb9de5f0a",
      "concepts" : "parity information ; arm ; documentation ; separately licensed ; third parties ; signals ; DPE ; books ; User Guide ; written agreement ; interfaces ; provisions ; conversion ; configuration ; Adobe Acrobat ; active-LOW",
      "documenttype" : "pdf",
      "isattachment" : "3456742",
      "sysindexeddate" : 1649149471000,
      "permanentid" : "1a429beede98e029f5d5eecc842b20bbd11f1edc466a4b9bc0aa16324db2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e39a9b471823cb9de5f19",
      "transactionid" : 864272,
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "date" : 1649149471000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100591:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149471801207515,
      "sysisattachment" : "3456742",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3456742,
      "size" : 359948,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149123307,
      "syssubject" : "This book is for the ARM® CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "syssize" : 359948,
      "sysdate" : 1649149471000,
      "topparent" : "3456742",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3456742,
      "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "wordcount" : 665,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149471000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149471801207515,
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "Excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "FirstSentences" : "ARM® CoreLink™ DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright © 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM® CoreLink™ DPE-400 ..."
  }, {
    "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "excerpt" : "Change ... Second release for r0p0 LAC ... First release for r2p1 REL ... First release for r2p2 REL ... No part of this document may be reproduced in any form by any means without the express ...",
    "firstSentences" : "Arm® CoreLink™ MMU-600 System Memory Management Unit Revision: r2p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100310_0202_00_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "3ki68q1cuEiMBk34",
        "urihash" : "3ki68q1cuEiMBk34",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149396000,
        "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f78",
        "transactionid" : 864271,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149396198896700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5034,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 5034,
        "sysdate" : 1649149396000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 335,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149396198896700,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of ...",
      "firstSentences" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "100310",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4816978",
          "sysurihash" : "3ki68q1cuEiMBk34",
          "urihash" : "3ki68q1cuEiMBk34",
          "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
          "systransactionid" : 864271,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588766314000,
          "topparentid" : 4816978,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596105038000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149396000,
          "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22a14ef3ce30357bc28f78",
          "transactionid" : 864271,
          "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600" ],
          "date" : 1649149396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100310:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149396198896700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5034,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149280040,
          "syssize" : 5034,
          "sysdate" : 1649149396000,
          "haslayout" : "1",
          "topparent" : "4816978",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816978,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
          "wordcount" : 335,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100310/0202/?lang=en",
          "modified" : 1636124432000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149396198896700,
          "uri" : "https://developer.arm.com/documentation/100310/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "VqkH85ufyjTiSOn7",
        "urihash" : "VqkH85ufyjTiSOn7",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "functionality ; MMU ; Interfaces Operation Constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "attachmentparentid" : 4816978,
        "parentitem" : "5f22a14ef3ce30357bc28f78",
        "concepts" : "functionality ; MMU ; Interfaces Operation Constraints",
        "documenttype" : "html",
        "isattachment" : "4816978",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149400000,
        "permanentid" : "28e3542ddc6cc436e8484d3d30cdc93f92639e307449145cf8c60adef78f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f8c",
        "transactionid" : 864271,
        "title" : "Functional description ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149400397347045,
        "sysisattachment" : "4816978",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4816978,
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 231,
        "sysdate" : 1649149400000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/Functional-description?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149400397347045,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of ...",
      "FirstSentences" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of use ..."
    }, {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "3ki68q1cuEiMBk34",
        "urihash" : "3ki68q1cuEiMBk34",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149396000,
        "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f78",
        "transactionid" : 864271,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149396198896700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5034,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 5034,
        "sysdate" : 1649149396000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 335,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149396198896700,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
    }, {
      "title" : "Translation Buffer Unit",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "excerpt" : "Each transaction occupies a translation slot until it is propagated downstream through the ... For the MMU-600, the slave component is the TCU. ... Translation Buffer Unit CoreLink MMU-600",
      "firstSentences" : "Translation Buffer Unit A typical SMMUv3-based system includes multiple Translation Buffer Units (TBUs). Each TBU is located close to the component that it provides address translation for. A TBU ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "100310",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4816978",
          "sysurihash" : "3ki68q1cuEiMBk34",
          "urihash" : "3ki68q1cuEiMBk34",
          "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
          "systransactionid" : 864271,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588766314000,
          "topparentid" : 4816978,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596105038000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149396000,
          "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22a14ef3ce30357bc28f78",
          "transactionid" : 864271,
          "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600" ],
          "date" : 1649149396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100310:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149396198896700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5034,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149280040,
          "syssize" : 5034,
          "sysdate" : 1649149396000,
          "haslayout" : "1",
          "topparent" : "4816978",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816978,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
          "wordcount" : 335,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100310/0202/?lang=en",
          "modified" : 1636124432000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149396198896700,
          "uri" : "https://developer.arm.com/documentation/100310/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Translation Buffer Unit ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "okqZZszyKxdRbpcb",
        "urihash" : "okqZZszyKxdRbpcb",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "translations ; transactions ; TBU ; MMU ; requests ; buffer ; TCU ; caches ; interfaces ; direct indexing ; replacement policy ; downstream ; out-of-order ; permitting invalidation ; outstanding read ; synchronization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "attachmentparentid" : 4816978,
        "parentitem" : "5f22a14ef3ce30357bc28f78",
        "concepts" : "translations ; transactions ; TBU ; MMU ; requests ; buffer ; TCU ; caches ; interfaces ; direct indexing ; replacement policy ; downstream ; out-of-order ; permitting invalidation ; outstanding read ; synchronization",
        "documenttype" : "html",
        "isattachment" : "4816978",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084429000,
        "permanentid" : "3091f8b231699282fa37d6bc68308b4e046ce9e7b0e47acd9038127d4a26",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f8e",
        "transactionid" : 863754,
        "title" : "Translation Buffer Unit ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649084429000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084429672702235,
        "sysisattachment" : "4816978",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4816978,
        "size" : 3397,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084164013,
        "syssize" : 3397,
        "sysdate" : 1649084429000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 231,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084429000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084429672702235,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
        "syscollection" : "default"
      },
      "Title" : "Translation Buffer Unit",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "Excerpt" : "Each transaction occupies a translation slot until it is propagated downstream through the ... For the MMU-600, the slave component is the TCU. ... Translation Buffer Unit CoreLink MMU-600",
      "FirstSentences" : "Translation Buffer Unit A typical SMMUv3-based system includes multiple Translation Buffer Units (TBUs). Each TBU is located close to the component that it provides address translation for. A TBU ..."
    } ],
    "totalNumberOfChildResults" : 70,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "100310",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4816978",
      "sysauthor" : "ARM",
      "sysurihash" : "cSSe0fgxWj1m3i8i",
      "urihash" : "cSSe0fgxWj1m3i8i",
      "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
      "keywords" : "Systems IP, Controllers, CoreLink Memory Controllers, CoreLink MMU-600",
      "systransactionid" : 864271,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1588766314000,
      "topparentid" : 4816978,
      "numberofpages" : 144,
      "sysconcepts" : "transactions ; TCU ; interfaces ; translations ; MMU ; TBU ; ID registers ; programmers ; signals ; walk caches ; SMMU ; controls ; configurations ; register slice ; registers ; PMU snapshot",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
      "attachmentparentid" : 4816978,
      "parentitem" : "5f22a14ef3ce30357bc28f78",
      "concepts" : "transactions ; TCU ; interfaces ; translations ; MMU ; TBU ; ID registers ; programmers ; signals ; walk caches ; SMMU ; controls ; configurations ; register slice ; registers ; PMU snapshot",
      "documenttype" : "pdf",
      "isattachment" : "4816978",
      "sysindexeddate" : 1649149403000,
      "permanentid" : "234e720bf6927007fed380a99ae1d2c794407a2dcceee80064c6cbbde69e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22a14ff3ce30357bc28ffb",
      "transactionid" : 864271,
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink™ MMU‑600 System Memory Management Unit.",
      "date" : 1649149402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100310:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149402989058918,
      "sysisattachment" : "4816978",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4816978,
      "size" : 989191,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149281967,
      "syssubject" : "This book is for the Arm® CoreLink™ MMU‑600 System Memory Management Unit.",
      "syssize" : 989191,
      "sysdate" : 1649149402000,
      "topparent" : "4816978",
      "author" : "ARM",
      "label_version" : "r2p2",
      "systopparentid" : 4816978,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
      "wordcount" : 2387,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149403000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149402989058918,
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "Excerpt" : "Change ... Second release for r0p0 LAC ... First release for r2p1 REL ... First release for r2p2 REL ... No part of this document may be reproduced in any form by any means without the express ...",
    "FirstSentences" : "Arm® CoreLink™ MMU-600 System Memory Management Unit Revision: r2p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100310_0202_00_en Arm ..."
  } ]
}