# x86 ISA Based ASM

[TOC]



## Res
### Documentations
ğŸ“‚ [x86-64 Tour of Intel Manuals](http://x86asm.net/articles/x86-64-tour-of-intel-manuals/), MazeGen, 2007-10-04
ğŸ“‚ [X86 64 Register and Instruction Quick Start](https://wiki.cdot.senecacollege.ca/wiki/X86_64_Register_and_Instruction_Quick_Start)
ğŸ“‚ [x86 Assembly](https://en.wikibooks.org/wiki/X86_Assembly#Table_of_Contents)
ğŸ“‚ [Processor Architecture | Microsoft Docs - Windbg](https://learn.microsoft.com/en-us/windows-hardware/drivers/debugger/processor-architecture)


### Related Topics
â†— [x86 Architecture Family (80x86, 8086 family)](../../../ğŸ‘·ğŸ¾â€â™‚ï¸%20Computer%20(Host)%20System/Computer%20Architecture/Instruction%20Set%20Architecture%20(ISA)%20&%20Processor%20Architecture/CISC%20(Complex%20Instruction%20Set%20Computer)/x86%20Architecture%20Family%20(80x86,%208086%20family)/x86%20Architecture%20Family%20(80x86,%208086%20family).md)
â†— [8086 ASM (16 bit)](8086%20ASM%20(16%20bit).md)



## Intro
> ğŸ”— https://en.wikipedia.org/wiki/X86_assembly_language

x86 assembly language is the name for the family of assembly languages which provide some level of backward compatibility with CPUs back to the Intel 8008 microprocessor, which was launched in April 1972. It is used to produce object code for the x86 class of processors.

Regarded as a programming language, assembly is machine-specific and low-level. Like all assembly languages, x86 assembly uses mnemonics to represent fundamental CPU instructions, or machine code. Assembly languages are most often used for detailed and time-critical applications such as small real-time embedded systems, operating-system kernels, and device drivers, but can also be used for other applications. A compiler will sometimes produce assembly code as an intermediate step when translating a high-level program into machine code.


### x86 ASM Keyword


### x86 ASM Mnemonics and opcodes


### ğŸ¤” x86 ASM Syntax: Intel Syntax & AT&T Syntax
There are AT&T syntax and Intel syntax. In Intel documents, it is usually in Intel syntax. With GNU toolchains onÂ [Linux](https://www.systutorials.com/category/linux/ "Linux"), the default syntax used is usually the AT&T one.

The most significant difference between these 2 syntaxes is that AT&T and Intel syntax use the opposite order for source and destination operands. Intel syntax usesÂ **â€œdest, sourceâ€**Â while the AT&T syntax usesÂ **â€œsource, destâ€**. Note that instructions with more than one source operand, such as the enter instruction, do not have reversed order. For the representation of operands with the SIB or displacement, the formats are different. For example, the Intel syntax isÂ `[rdi+0xa]`Â forÂ `0xa(%rdi)`Â in AT&T syntax. For a list of notable differences, please checkÂ [AT&T Syntax versus Intel Syntax](http://www.sourceware.org/binutils/docs-2.12/as.info/i386-Syntax.html).


> ğŸ”— https://csit.kutztown.edu/~schwesin/fall20/csc235/x86-64_syntax.html

x86 (both 32- and 64-bit) has two alternative syntaxes available for it. Some assemblers can only work with one or the other, while a few can work with both.

This table summarizes the main differences between AT&T and Intel syntax:

|                  | AT&T                              | Intel                                       |
| ---------------- | --------------------------------- | ------------------------------------------- |
| Comments         | `//`                              | `;`                                         |
| Instructions     | Tagged with operand sizes:Â `addq` | UntaggedÂ `add`                              |
| Registers        | `%eax`,`%ebx`, etc.               | `eax`,Â `ebx`, etc.                          |
| Immediates       | $0x100                            | 0x100                                       |
| Indirect         | `(%eax)`                          | `[eax]`                                     |
| General indirect | `displacement(reg, reg, scale)`   | `[base + reg + reg * scale + displacement]` |

Note that in the generalized indirect format, the Intel syntax will computerÂ `base + displacement`Â for you, as the opcodes really only allow a single immediate displacement. In the AT&T syntax, you have to do this yourself, using the result of the sum as the third value in the parenthesis.

The main difference between Intel and AT&T syntax is that AT&T makes the sizes of the instruction operands explicit by appending suffixes to the instruction name, whereas Intel leaves the size implicit.
#### Examples
> ğŸ”— https://imada.sdu.dk/u/kslarsen/dm546/Material/IntelnATT.htm


**Prefixes**
In Intel syntax there are no register prefixes or immed prefixes. In AT&T however registers are prefixed with a '%' and immed's are prefixed with a '$'. Intel syntax hexadecimal or binary immed data are suffixed with 'h' and 'b' respectively. Also if the first hexadecimal digit is a letter then the value is prefixed by a '0'.

|                                                                              |                                                                                   |
| ---------------------------------------------------------------------------- | --------------------------------------------------------------------------------- |
| Intex Syntax<br><br>movÂ Â Â Â  eax,1<br><br>movÂ Â Â Â  ebx,0ffh<br><br>intÂ Â Â Â  80h | AT&T Syntax<br><br>movlÂ Â Â  $1,%eax<br><br>movlÂ Â Â  $0xff,%ebx<br><br>int Â Â Â  $0x80 |


**Direction of Operands**
The direction of the operands in Intel syntax is opposite from that of AT&T syntax. In Intel syntax the first operand is the destination, and the second operand is the source whereas in AT&T syntax the first operand is the source and the second operand is the destination. The advantage of AT&T syntax in this situation is obvious. We read from left to right, we write from left to right, so this way is only natural.

|                                                                  |                                                                   |
| ---------------------------------------------------------------- | ----------------------------------------------------------------- |
| Intex Syntax<br><br>instrÂ Â  dest,source<br><br>movÂ Â Â Â  eax,[ecx] | AT&T Syntax<br><br>instr Â  source,dest<br><br>movlÂ Â Â  (%ecx),%eax |


**Memory Operands**
Memory operands as seen above are different also. In Intel syntax the base register is enclosed in '[' and ']' whereas in AT&T syntax it is enclosed in '(' and ')'.Â 

|   |   |
|---|---|
|Intex Syntax<br><br>movÂ Â Â Â  eax,[ebx]<br><br>movÂ Â Â Â  eax,[ebx+3]|AT&T Syntax<br><br>movlÂ Â Â  (%ebx),%eax<br><br>movlÂ Â Â  3(%ebx),%eax|

The AT&T form for instructions involving complex operations is very obscure compared to Intel syntax. The Intel syntax form of these is segreg:[base+index*scale+disp]. The AT&T syntax form is %segreg:disp(base,index,scale).

Index/scale/disp/segreg are all optional and can simply be left out. Scale, if not specified and index is specified, defaults to 1. Segreg depends on the instruction and whether the app is being run in real mode or pmode. In real mode it depends on the instruction whereas in pmode its unnecessary. Immediate data used should not '$' prefixed in AT&T when used for scale/disp.

|   |   |
|---|---|
|Intel Syntax<br><br>instr Â  foo,segreg:[base+index*scale+disp]<br><br>movÂ Â Â Â  eax,[ebx+20h]<br><br>addÂ Â Â Â  eax,[ebx+ecx*2h<br><br>leaÂ Â Â Â  eax,[ebx+ecx]<br><br>subÂ Â Â Â  eax,[ebx+ecx*4h-20h]|AT&T Syntax<br><br>instrÂ Â  %segreg:disp(base,index,scale),foo<br><br>movlÂ Â Â  0x20(%ebx),%eax<br><br>addlÂ Â Â  (%ebx,%ecx,0x2),%eax<br><br>lealÂ Â Â  (%ebx,%ecx),%eax<br><br>sublÂ Â Â  -0x20(%ebx,%ecx,0x4),%eax|

As you can see, AT&T is very obscure. [base+index*scale+disp] makes more sense at a glance than disp(base,index,scale).


**Suffixes**
As you may have noticed, the AT&T syntax mnemonics have a suffix. The significance of this suffix is that of operand size. 'l' is for long, 'w' is for word, and 'b' is for byte. Intel syntax has similar directives for use with memory operands, i.e. byte ptr, word ptr, dword ptr. "dword" of course corresponding to "long". This is similar to type casting in C but it doesnt seem to be necessary since the size of registers used is the assumed datatype.

|                                                                                                                   |                                                                                                               |
| ----------------------------------------------------------------------------------------------------------------- | ------------------------------------------------------------------------------------------------------------- |
| Intel Syntax<br><br>movÂ Â Â Â  al,bl<br><br>movÂ Â Â Â  ax,bx<br><br>movÂ Â Â Â  eax,ebx<br><br>movÂ Â Â Â  eax, dword ptr [ebx] | AT&T Syntax<br><br>movbÂ Â Â  %bl,%al<br><br>movwÂ Â Â  %bx,%ax<br><br>movlÂ Â Â  %ebx,%eax<br><br>movlÂ Â Â  (%ebx),%eax |
#### Assemblers & Syntax Flavor Implementation
 > ğŸ”— https://en.wikipedia.org/wiki/X86_assembly_language#Syntax
 > â†— [Assemblers](../../ğŸ› ï¸%20Programming%20Tools%20Chain/Compilation%20&%20Program%20Loading%20Tools/Assemblers/Assemblers.md)

Many x86 assemblers use Intel syntax, including FASM, MASM, NASM, TASM, and YASM. GAS, which originally used AT&T syntax, has supported both syntaxes since version 2.10 via the `.intel_syntax` directive. A quirk in the AT&T syntax for x86 is that x87 operands are reversed, an inherited bug from the original AT&T assembler.
- The AT&T syntax is nearly universal to all other architectures (retaining the same mov order); it was originally a syntax for `PDP-11` assembly. 
- The Intel syntax is specific to the x86 architecture, and is the one used in the x86 platform's documentation. The Intel 8080, which predates the x86, also uses the "destination-first" order for mov.


### ğŸ§ x86 ISA Related Knowledge
â†— [x86 Architecture Family (80x86, 8086 family) /â­ Basic Properties of the Architecture](../../../ğŸ‘·ğŸ¾â€â™‚ï¸%20Computer%20(Host)%20System/Computer%20Architecture/Instruction%20Set%20Architecture%20(ISA)%20&%20Processor%20Architecture/CISC%20(Complex%20Instruction%20Set%20Computer)/x86%20Architecture%20Family%20(80x86,%208086%20family)/x86%20Architecture%20Family%20(80x86,%208086%20family).md#â­ï¸%20Basic%20Properties%20of%20the%20Architecture)

- Registers
	- ![](../../../../../../Assets/Pics/x86%20registers%20map.png)
- Addressing
- Execution Modes
- Instruction Types & Features
- program flow
- calling conventions



## Ref
[æ±‡ç¼–ä¸­NEGå’ŒNOTçš„åŒºåˆ«ï¼ˆæ±‡ç¼–åˆå­¦è€…ç®€å•ç¬”è®°ï¼‰| CSDN]: https://blog.csdn.net/Cassie_zkq/article/details/80384600

NEGï¼šæŠŠæ“ä½œæ•°æŒ‰ä½å–ååŠ ä¸€Â ï¼ˆå¯ä»¥ç”¨æ¥æ±‚ä¸€ä¸ªæ•°çš„ç›¸åæ•°ï¼‰
NOTï¼šæŠŠæ“ä½œæ•°æŒ‰ä½å–å
å¾ˆæ˜æ˜¾å¯ä»¥çœ‹å‡ºåŒºåˆ«ï¼šNEGæ¯”NOTæŒ‡ä»¤å¤šäº†ä¸€æ­¥â€œåŠ ä¸€â€æ“ä½œ

[æ±‡ç¼– leaæŒ‡ä»¤å’ŒmovæŒ‡ä»¤ | CSDN]: https://blog.csdn.net/fengshh2301/article/details/53327120

**leaæŒ‡ä»¤**
load effective address, åŠ è½½æœ‰æ•ˆåœ°å€ï¼Œå¯ä»¥å°†æœ‰æ•ˆåœ°å€ä¼ é€åˆ°æŒ‡å®šçš„çš„å¯„å­˜å™¨ã€‚æŒ‡ä»¤å½¢å¼æ˜¯ä»å­˜å‚¨å™¨è¯»æ•°æ®åˆ°å¯„å­˜å™¨, æ•ˆæœæ˜¯å°†å­˜å‚¨å™¨çš„æœ‰æ•ˆåœ°å€å†™å…¥åˆ°ç›®çš„æ“ä½œæ•°, ç®€å•è¯´, å°±æ˜¯Cè¯­è¨€ä¸­çš„â€&â€.

**movæŒ‡ä»¤**
åœ¨CPUå†…æˆ–CPUå’Œå­˜å‚¨å™¨ä¹‹é—´ä¼ é€å­—æˆ–å­—èŠ‚ï¼Œå®ƒä¼ é€çš„ä¿¡æ¯å¯ä»¥ä»å¯„å­˜å™¨åˆ°å¯„å­˜å™¨ï¼Œç«‹å³æ•°åˆ°å¯„å­˜å™¨ï¼Œç«‹å³æ•°åˆ°å­˜å‚¨å•å…ƒï¼Œä»å­˜å‚¨å•å…ƒåˆ°å¯„å­˜å™¨ï¼Œä»å¯„å­˜å™¨åˆ°å­˜å‚¨å•å…ƒï¼Œä»å¯„å­˜å™¨æˆ–å­˜å‚¨å•å…ƒåˆ°é™¤CSå¤–çš„æ®µå¯„å­˜å™¨(æ³¨æ„ç«‹å³æ•°ä¸èƒ½ç›´æ¥é€æ®µå¯„å­˜å™¨)ï¼Œä»æ®µå¯„å­˜å™¨åˆ°å¯„å­˜å™¨æˆ–å­˜å‚¨å•å…ƒã€‚ 
ä½†æ˜¯æ³¨æ„ 
ï¼ˆ1ï¼‰ MOVæŒ‡ä»¤ä¸­çš„æºæ“ä½œæ•°ç»å¯¹ä¸èƒ½æ˜¯ç«‹å³æ•°å’Œä»£ç æ®µCSå¯„å­˜å™¨ï¼› 
ï¼ˆ2ï¼‰ MOVæŒ‡ä»¤ä¸­ç»å¯¹ä¸å…è®¸åœ¨ä¸¤ä¸ªå­˜å‚¨å•å…ƒä¹‹é—´ç›´æ¥ä¼ é€æ•°æ®ï¼› 
ï¼ˆ3ï¼‰ MOVæŒ‡ä»¤ä¸­ç»å¯¹ä¸å…è®¸åœ¨ä¸¤ä¸ªæ®µå¯„å­˜å™¨ä¹‹é—´ç›´æ¥ä¼ é€æ•°æ®ï¼› 
ï¼ˆ4ï¼‰ MOVæŒ‡ä»¤ä¸ä¼šå½±å“æ ‡å¿—ä½

**ä½¿ç”¨[]åŒºåˆ«**
ç¬¬äºŒæ“ä½œæ•°åŠ ä¸åŠ ä¸­æ‹¬å·[]çš„åŒºåˆ«å°±æ˜¯:

leaå¯¹å˜é‡æ²¡æœ‰å½±å“æ˜¯å–åœ°å€,å¯¹å¯„å­˜å™¨æ¥è¯´åŠ []æ—¶å–å€¼,ç¬¬äºŒæ“ä½œæ•°ä¸åŠ []éæ³•

movå¯¹å˜é‡æ¥è¯´æ²¡æœ‰å½±å“æ˜¯å–å€¼,å¯¹å¯„å­˜å™¨æ¥è¯´æ˜¯åŠ []æ—¶å–åœ°å€,ç¬¬äºŒæ“ä½œæ•°ä¸åŠ []æ˜¯å–å€¼
