<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>hblock_dmem_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LdStrType</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>GPIOInterfaceIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>GPIOInterfaceOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:description>dmem_v1_1</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">hblock_dmem_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>dmem_v1_1</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17167912_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e213cbc_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ee6d45_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adc1691_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234533d9_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe0e284_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749db1f1_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a720e_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a2a564_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ac647a_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492a0b47_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e053bd_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4474f4f8_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bf1673_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3295141c_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d2af9e_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d5f6d0_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42df539a_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f46e99_ARCHIVE_LOCATION">/home/computador/Downloads/esrg-v-verilog/esrg-v-verilog/dmem</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d6c8784f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="341a0dbb"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7c590cce"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
