Reading pref.tcl

# 2023.2_2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 18:08:33 on Mar 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-4301) Memory core inferred for signal 'ram' width=32, depth=1024, type=RAM at location proj/src/TopLevel/mem.vhd:35
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.controllogic(structural)#1
# Loading work.fetchlogic(structural)#1
# Loading work.addsub(structural)#1
# Loading work.mux2to1df(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.adder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.pc(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.dffg1(mixed)#1
# Loading work.reg32file(structural)#1
# Loading work.decoder5_32(structural)#1
# Loading work.regfile(structural)#1
# Loading work.mux32_1(structural)#1
# Loading work.alu(structural)#1
# Loading work.nbit_8t1mux(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.dataflow_mux2_1(dataflow)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.nbit_andg2(structural)#1
# Loading work.nbit_org2(structural)#1
# Loading work.nbit_addsub(structural)#1
# Loading work.complementor(structural)#1
# Loading work.nbit_full_adder(structural)#1
# Loading work.structual_full_adder(structure)#1
# Loading work.nbit_xorg2(structural)#1
# Loading work.barrelshifter(structural)#1
# Loading work.barreldecoder5_32(structural)#1
# Loading work.mux4to1df(dataflow)#1
# Loading work.negativechecker(behavioral)#1
# Loading work.zerochecker(structural)#1
# Loading work.leftshifter16(behavioral)#1
# Loading work.extender16_32(structural)#1
# Loading work.mux4to1df(dataflow)#2
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/A/Shifter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 7  Instance: /tb/MyMips/DMem
# ** Note: Data structure takes 81764536 bytes of memory
#          Process time 0.41 seconds
#          stop
#    Time: 220 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/internal/testpy/tb.vhd line 150
# Stopped at /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/internal/testpy/tb.vhd line 150
# End time: 18:08:39 on Mar 24,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 5
