###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Fri Aug 26 04:48:38 2022
#  Design:            Design_Top
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Design_Top_preCTS -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin u_ALU/ALU_Out_reg[2]/CK 
Endpoint:   u_ALU/ALU_Out_reg[2]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.639 | 
     | u_ALU/ALU_Out_reg[2]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[2]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin u_ALU/Out_Valid_reg/CK 
Endpoint:   u_ALU/Out_Valid_reg/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.639 | 
     | u_ALU/Out_Valid_reg/RN          |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/Out_Valid_reg/CK   |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin u_ALU/ALU_Out_reg[0]/CK 
Endpoint:   u_ALU/ALU_Out_reg[0]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.639 | 
     | u_ALU/ALU_Out_reg[0]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[0]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin u_ALU/ALU_Out_reg[1]/CK 
Endpoint:   u_ALU/ALU_Out_reg[1]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.639 | 
     | u_ALU/ALU_Out_reg[1]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[1]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin u_ALU/ALU_Out_reg[3]/CK 
Endpoint:   u_ALU/ALU_Out_reg[3]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[3]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[3]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin u_ALU/ALU_Out_reg[4]/CK 
Endpoint:   u_ALU/ALU_Out_reg[4]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[4]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.028 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[4]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin u_ALU/ALU_Out_reg[5]/CK 
Endpoint:   u_ALU/ALU_Out_reg[5]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[5]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[5]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin u_ALU/ALU_Out_reg[7]/CK 
Endpoint:   u_ALU/ALU_Out_reg[7]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.300 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[7]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[7]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin u_ALU/ALU_Out_reg[8]/CK 
Endpoint:   u_ALU/ALU_Out_reg[8]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[8]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[8]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin u_ALU/ALU_Out_reg[9]/CK 
Endpoint:   u_ALU/ALU_Out_reg[9]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[9]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[9]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin u_ALU/ALU_Out_reg[6]/CK 
Endpoint:   u_ALU/ALU_Out_reg[6]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.172
= Slack Time                   18.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.495 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.294 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[6]/RN         |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.172 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.495 | 
     | u_ALU/ALU_Out_reg[6]/CK  |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.495 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin u_ALU/ALU_Out_reg[10]/CK 
Endpoint:   u_ALU/ALU_Out_reg[10]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.171
= Slack Time                   18.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.295 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[10]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.171 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.496 | 
     | u_ALU/ALU_Out_reg[10]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.496 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin u_ALU/ALU_Out_reg[11]/CK 
Endpoint:   u_ALU/ALU_Out_reg[11]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.171
= Slack Time                   18.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.295 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.640 | 
     | u_ALU/ALU_Out_reg[11]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.027 |   1.171 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.496 | 
     | u_ALU/ALU_Out_reg[11]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.496 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin u_ALU/ALU_Out_reg[15]/CK 
Endpoint:   u_ALU/ALU_Out_reg[15]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.171
= Slack Time                   18.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.295 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.641 | 
     | u_ALU/ALU_Out_reg[15]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.026 |   1.171 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.496 | 
     | u_ALU/ALU_Out_reg[15]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.496 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin u_ALU/ALU_Out_reg[12]/CK 
Endpoint:   u_ALU/ALU_Out_reg[12]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.171
= Slack Time                   18.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.295 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.301 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.641 | 
     | u_ALU/ALU_Out_reg[12]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.026 |   1.171 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.496 | 
     | u_ALU/ALU_Out_reg[12]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.496 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin u_ALU/ALU_Out_reg[13]/CK 
Endpoint:   u_ALU/ALU_Out_reg[13]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.171
= Slack Time                   18.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.496 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.497 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.295 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.302 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.641 | 
     | u_ALU/ALU_Out_reg[13]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.026 |   1.171 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.496 | 
     | u_ALU/ALU_Out_reg[13]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.496 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin u_ALU/ALU_Out_reg[14]/CK 
Endpoint:   u_ALU/ALU_Out_reg[14]/RN (^) checked with  leading edge of 'GATED_
CLOCK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.333
+ Phase Shift                  20.000
= Required Time                19.667
- Arrival Time                  1.170
= Slack Time                   18.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   18.497 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   18.497 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   19.296 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX32M   | 0.006 |   0.805 |   19.302 | 
     | FE_OFC20_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | BUFX32M   | 0.339 |   1.145 |   19.641 | 
     | u_ALU/ALU_Out_reg[14]/RN        |  ^   | FE_OFN20_REF_CLK_Sync_RST_MUX | SDFFRQX2M | 0.026 |   1.170 |   19.667 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |     Cell     | Delay | Arrival | Required | 
     |                          |      |         |              |       |  Time   |   Time   | 
     |--------------------------+------+---------+--------------+-------+---------+----------| 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK | Clock_Gating |       |   0.000 |  -18.497 | 
     | u_ALU/ALU_Out_reg[14]/CK |  ^   | ALU_CLK | SDFFRQX2M    | 0.000 |   0.000 |  -18.497 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin u_RX_Controler/Current_State_reg[1]/CK 
Endpoint:   u_RX_Controler/Current_State_reg[1]/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.538
= Slack Time                   97.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                        |      |                               |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                               |  ^   | scan_rst                      |           |       |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/B                    |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/Y                    |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.673 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A        |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y        |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.399 | 
     | u_RX_Controler/Current_State_reg[1]/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.013 |   1.538 |   99.412 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                               |  ^   | scan_clk    |           |       |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/B                   |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/Y                   |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_RX_Controler/Current_State_reg[1]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.874 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin u_RX_Controler/Current_State_reg[2]/CK 
Endpoint:   u_RX_Controler/Current_State_reg[2]/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.538
= Slack Time                   97.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                        |      |                               |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                               |  ^   | scan_rst                      |           |       |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/B                    |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/Y                    |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.673 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A        |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y        |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.399 | 
     | u_RX_Controler/Current_State_reg[2]/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.013 |   1.538 |   99.412 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                               |  ^   | scan_clk    |           |       |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/B                   |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/Y                   |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_RX_Controler/Current_State_reg[2]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.874 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin u_RX_Controler/Saved_Data_reg[0]/CK 
Endpoint:   u_RX_Controler/Saved_Data_reg[0]/RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.538
= Slack Time                   97.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                               |           |       |  Time   |   Time   | 
     |-------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                            |  ^   | scan_rst                      |           |       |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/B                 |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/Y                 |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.673 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A     |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y     |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.399 | 
     | u_RX_Controler/Saved_Data_reg[0]/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.013 |   1.538 |   99.412 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |      |             |           |       |  Time   |   Time   | 
     |-------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk    |           |       |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/B                |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/Y                |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_RX_Controler/Saved_Data_reg[0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.874 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin u_Tx_Controler/Current_State_reg[1]/CK 
Endpoint:   u_Tx_Controler/Current_State_reg[1]/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.538
= Slack Time                   97.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                        |      |                               |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                               |  ^   | scan_rst                      |           |       |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/B                    |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/Y                    |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.673 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A        |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y        |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.399 | 
     | u_Tx_Controler/Current_State_reg[1]/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.013 |   1.538 |   99.412 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                               |  ^   | scan_clk    |           |       |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/B                   |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/Y                   |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_Tx_Controler/Current_State_reg[1]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.874 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin u_RX_Controler/Saved_Data_reg[1]/CK 
Endpoint:   u_RX_Controler/Saved_Data_reg[1]/RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.538
= Slack Time                   97.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                               |           |       |  Time   |   Time   | 
     |-------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                            |  ^   | scan_rst                      |           |       |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/B                 |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/Y                 |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.673 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A     |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y     |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.399 | 
     | u_RX_Controler/Saved_Data_reg[1]/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.013 |   1.538 |   99.412 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |      |             |           |       |  Time   |   Time   | 
     |-------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk    |           |       |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/B                |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/Y                |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_RX_Controler/Saved_Data_reg[1]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.874 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin u_Tx_Controler/Current_State_reg[2]/CK 
Endpoint:   u_Tx_Controler/Current_State_reg[2]/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.538
= Slack Time                   97.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                        |      |                               |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                               |  ^   | scan_rst                      |           |       |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/B                    |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/Y                    |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.673 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A        |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y        |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.400 | 
     | u_Tx_Controler/Current_State_reg[2]/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.013 |   1.538 |   99.412 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                               |  ^   | scan_clk    |           |       |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/B                   |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/Y                   |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_Tx_Controler/Current_State_reg[2]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.874 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin u_RX_Controler/Saved_Data_reg[2]/CK 
Endpoint:   u_RX_Controler/Saved_Data_reg[2]/RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.538
= Slack Time                   97.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                               |           |       |  Time   |   Time   | 
     |-------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                            |  ^   | scan_rst                      |           |       |   0.000 |   97.874 | 
     | u_MUX2_REF_RST/U1/B                 |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.875 | 
     | u_MUX2_REF_RST/U1/Y                 |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.673 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A     |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y     |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.400 | 
     | u_RX_Controler/Saved_Data_reg[2]/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.013 |   1.538 |   99.412 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |      |             |           |       |  Time   |   Time   | 
     |-------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk    |           |       |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/B                |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_MUX2_TX_CLOCK/U1/Y                |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.874 | 
     | u_RX_Controler/Saved_Data_reg[2]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.874 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin u_RX_Controler/Saved_Data_reg[3]/CK 
Endpoint:   u_RX_Controler/Saved_Data_reg[3]/RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.538
= Slack Time                   97.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                               |           |       |  Time   |   Time   | 
     |-------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                            |  ^   | scan_rst                      |           |       |   0.000 |   97.875 | 
     | u_MUX2_REF_RST/U1/B                 |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.875 | 
     | u_MUX2_REF_RST/U1/Y                 |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A     |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y     |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.400 | 
     | u_RX_Controler/Saved_Data_reg[3]/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.013 |   1.538 |   99.412 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |      |             |           |       |  Time   |   Time   | 
     |-------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk    |           |       |   0.000 |  -97.875 | 
     | u_MUX2_TX_CLOCK/U1/B                |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.875 | 
     | u_MUX2_TX_CLOCK/U1/Y                |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.875 | 
     | u_RX_Controler/Saved_Data_reg[3]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.875 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin u_Tx_Controler/Current_State_reg[0]/CK 
Endpoint:   u_Tx_Controler/Current_State_reg[0]/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.537
= Slack Time                   97.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                        |      |                               |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                               |  ^   | scan_rst                      |           |       |   0.000 |   97.875 | 
     | u_MUX2_REF_RST/U1/B                    |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.875 | 
     | u_MUX2_REF_RST/U1/Y                    |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A        |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.675 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y        |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.400 | 
     | u_Tx_Controler/Current_State_reg[0]/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.012 |   1.537 |   99.412 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                               |  ^   | scan_clk    |           |       |   0.000 |  -97.875 | 
     | u_MUX2_TX_CLOCK/U1/B                   |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.875 | 
     | u_MUX2_TX_CLOCK/U1/Y                   |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.875 | 
     | u_Tx_Controler/Current_State_reg[0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.875 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin u_RX_Controler/Current_State_reg[0]/CK 
Endpoint:   u_RX_Controler/Current_State_reg[0]/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.537
= Slack Time                   97.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                        |      |                               |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                               |  ^   | scan_rst                      |           |       |   0.000 |   97.875 | 
     | u_MUX2_REF_RST/U1/B                    |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.875 | 
     | u_MUX2_REF_RST/U1/Y                    |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A        |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.675 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y        |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.400 | 
     | u_RX_Controler/Current_State_reg[0]/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.012 |   1.537 |   99.412 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                               |  ^   | scan_clk    |           |       |   0.000 |  -97.875 | 
     | u_MUX2_TX_CLOCK/U1/B                   |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.875 | 
     | u_MUX2_TX_CLOCK/U1/Y                   |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.875 | 
     | u_RX_Controler/Current_State_reg[0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.875 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin u_REG_File/Memory_reg[1][1]/CK 
Endpoint:   u_REG_File/Memory_reg[1][1]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.537
= Slack Time                   97.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.875 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.674 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.675 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.401 | 
     | u_REG_File/Memory_reg[1][1]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.012 |   1.537 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.875 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.875 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.875 | 
     | u_REG_File/Memory_reg[1][1]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.875 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin u_REG_File/Memory_reg[1][2]/CK 
Endpoint:   u_REG_File/Memory_reg[1][2]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.537
= Slack Time                   97.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.675 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.675 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.401 | 
     | u_REG_File/Memory_reg[1][2]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.012 |   1.537 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_REG_File/Memory_reg[1][2]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.876 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin u_REG_File/Memory_reg[0][4]/CK 
Endpoint:   u_REG_File/Memory_reg[0][4]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.537
= Slack Time                   97.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.675 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.401 | 
     | u_REG_File/Memory_reg[0][4]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.011 |   1.537 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_REG_File/Memory_reg[0][4]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.876 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin u_Busy_Syn/sync_reg/CK 
Endpoint:   u_Busy_Syn/sync_reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.536
= Slack Time                   97.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.675 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.401 | 
     | u_Busy_Syn/sync_reg/RN          |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.011 |   1.536 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                        |      |             |           |       |  Time   |   Time   | 
     |------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk               |  ^   | scan_clk    |           |       |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/B   |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/Y   |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_Busy_Syn/sync_reg/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.876 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin u_REG_File/Memory_reg[1][3]/CK 
Endpoint:   u_REG_File/Memory_reg[1][3]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.536
= Slack Time                   97.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.675 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.401 | 
     | u_REG_File/Memory_reg[1][3]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.011 |   1.536 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_REG_File/Memory_reg[1][3]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.876 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin u_Busy_Syn/Q_reg[0]/CK 
Endpoint:   u_Busy_Syn/Q_reg[0]/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.536
= Slack Time                   97.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.675 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Busy_Syn/Q_reg[0]/RN          |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.011 |   1.536 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                        |      |             |           |       |  Time   |   Time   | 
     |------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk               |  ^   | scan_clk    |           |       |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/B   |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/Y   |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_Busy_Syn/Q_reg[0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.876 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin u_REG_File/Memory_reg[1][4]/CK 
Endpoint:   u_REG_File/Memory_reg[1][4]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.536
= Slack Time                   97.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.876 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_REG_File/Memory_reg[1][4]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.011 |   1.536 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.876 | 
     | u_REG_File/Memory_reg[1][4]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.876 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin u_Data_Sync/Sync_Bus_reg[0]/CK 
Endpoint:   u_Data_Sync/Sync_Bus_reg[0]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.536
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Data_Sync/Sync_Bus_reg[0]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.536 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/Sync_Bus_reg[0]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin u_Data_Sync/Sync_Bus_reg[1]/CK 
Endpoint:   u_Data_Sync/Sync_Bus_reg[1]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.536
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Data_Sync/Sync_Bus_reg[1]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.536 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/Sync_Bus_reg[1]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin u_Data_Sync/Sync_Bus_reg[2]/CK 
Endpoint:   u_Data_Sync/Sync_Bus_reg[2]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.536
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Data_Sync/Sync_Bus_reg[2]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.536 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/Sync_Bus_reg[2]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin u_Data_Sync/Sync_Bus_reg[3]/CK 
Endpoint:   u_Data_Sync/Sync_Bus_reg[3]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.536
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Data_Sync/Sync_Bus_reg[3]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.536 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/Sync_Bus_reg[3]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin u_Data_Sync/Sync_Bus_reg[4]/CK 
Endpoint:   u_Data_Sync/Sync_Bus_reg[4]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.536
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Data_Sync/Sync_Bus_reg[4]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.536 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/Sync_Bus_reg[4]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin u_Data_Sync/Sync_Bus_reg[5]/CK 
Endpoint:   u_Data_Sync/Sync_Bus_reg[5]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.536
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Data_Sync/Sync_Bus_reg[5]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.536 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/Sync_Bus_reg[5]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin u_REG_File/Memory_reg[0][6]/CK 
Endpoint:   u_REG_File/Memory_reg[0][6]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.535
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_REG_File/Memory_reg[0][6]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.535 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_REG_File/Memory_reg[0][6]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin u_REG_File/Memory_reg[1][6]/CK 
Endpoint:   u_REG_File/Memory_reg[1][6]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.535
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_REG_File/Memory_reg[1][6]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.535 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_REG_File/Memory_reg[1][6]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin u_REG_File/Memory_reg[0][5]/CK 
Endpoint:   u_REG_File/Memory_reg[0][5]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.535
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_REG_File/Memory_reg[0][5]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.535 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_REG_File/Memory_reg[0][5]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin u_REG_File/Memory_reg[1][7]/CK 
Endpoint:   u_REG_File/Memory_reg[1][7]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.535
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_REG_File/Memory_reg[1][7]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.535 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_REG_File/Memory_reg[1][7]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin u_REG_File/Memory_reg[1][5]/CK 
Endpoint:   u_REG_File/Memory_reg[1][5]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.535
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_REG_File/Memory_reg[1][5]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.535 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_REG_File/Memory_reg[1][5]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin u_Data_Sync/Sync_Bus_reg[6]/CK 
Endpoint:   u_Data_Sync/Sync_Bus_reg[6]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.535
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Data_Sync/Sync_Bus_reg[6]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.535 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/Sync_Bus_reg[6]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin u_Data_Sync/Sync_Bus_reg[7]/CK 
Endpoint:   u_Data_Sync/Sync_Bus_reg[7]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.535
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Data_Sync/Sync_Bus_reg[7]/RN  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.535 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                |      |             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B           |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/Sync_Bus_reg[7]/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin u_Data_Sync/u_Pulse_Gen/Q_reg/CK 
Endpoint:   u_Data_Sync/u_Pulse_Gen/Q_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.535
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |      |                               |           |       |  Time   |   Time   | 
     |----------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                         |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B              |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y              |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A  |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y  |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Data_Sync/u_Pulse_Gen/Q_reg/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.535 |   99.412 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |             |           |       |  Time   |   Time   | 
     |----------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B             |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y             |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/u_Pulse_Gen/Q_reg/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin u_Data_Sync/Enable_Pulse_reg/CK 
Endpoint:   u_Data_Sync/Enable_Pulse_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.535
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B             |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/Y             |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.402 | 
     | u_Data_Sync/Enable_Pulse_reg/RN |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.535 |   99.412 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B            |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin u_Data_Sync/u_Multi_Flop_Synchronizer_
Multi_bits/genblk1[0].u0/sync_reg/CK 
Endpoint:   u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_
reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                            
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.388
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.412
- Arrival Time                  1.535
= Slack Time                   97.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst                      |           |       |   0.000 |   97.877 | 
     | u_MUX2_REF_RST/U1/B                                |  ^   | scan_rst                      | CLKMX2X4M | 0.000 |   0.000 |   97.878 | 
     | u_MUX2_REF_RST/U1/Y                                |  ^   | REF_CLK_Sync_RST_MUX          | CLKMX2X4M | 0.799 |   0.799 |   98.676 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/A                    |  ^   | REF_CLK_Sync_RST_MUX          | BUFX8M    | 0.001 |   0.800 |   98.677 | 
     | FE_OFC19_REF_CLK_Sync_RST_MUX/Y                    |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | BUFX8M    | 0.726 |   1.525 |   99.403 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | FE_OFN19_REF_CLK_Sync_RST_MUX | SDFFRQX1M | 0.010 |   1.535 |   99.412 | 
     | enblk1[0].u0/sync_reg/RN                           |      |                               |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |  -97.877 | 
     | u_Data_Sync/u_Multi_Flop_Synchronizer_Multi_bits/g |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |  -97.877 | 
     | enblk1[0].u0/sync_reg/CK                           |      |             |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 

