Protel Design System Design Rule Check
PCB File : C:\Users\Jerem\OneDrive\Documents\career\my_projects\rp42\rp42\main-board.PcbDoc
Date     : 7/27/2024
Time     : 3:39:39 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.508mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (10.72mm,73.52mm) on Top Overlay And Pad B1-1(10.72mm,74.436mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0.635mm,9.271mm) (2.032mm,16.891mm) on Top Overlay And Pad S28-1(1.75mm,11.116mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0.635mm,9.271mm) (2.032mm,16.891mm) on Top Overlay And Pad S28-2(1.75mm,15.616mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0.635mm,9.271mm) (9.652mm,10.414mm) on Top Overlay And Pad S28-1(1.75mm,11.116mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0.635mm,9.271mm) (9.652mm,10.414mm) on Top Overlay And Pad S28-1(8.25mm,11.116mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (1.016mm,15.494mm) (8.509mm,16.764mm) on Top Overlay And Pad S28-2(1.75mm,15.616mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (1.016mm,15.494mm) (8.509mm,16.764mm) on Top Overlay And Pad S28-2(8.25mm,15.616mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (1.27mm,9.906mm) (8.509mm,13.081mm) on Top Overlay And Pad S28-1(1.75mm,11.116mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (1.27mm,9.906mm) (8.509mm,13.081mm) on Top Overlay And Pad S28-1(8.25mm,11.116mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (1.651mm,16.366mm) (8mm,16.891mm) on Top Overlay And Pad S28-2(1.75mm,15.616mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Area Fill (1.651mm,16.366mm) (8mm,16.891mm) on Top Overlay And Pad S28-2(8.25mm,15.616mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (6.731mm,9.906mm) (9.144mm,16.002mm) on Top Overlay And Pad S28-1(8.25mm,11.116mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (6.731mm,9.906mm) (9.144mm,16.002mm) on Top Overlay And Pad S28-2(8.25mm,15.616mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (7.874mm,9.271mm) (9.652mm,16.891mm) on Top Overlay And Pad S28-1(8.25mm,11.116mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (7.874mm,9.271mm) (9.652mm,16.891mm) on Top Overlay And Pad S28-2(8.25mm,15.616mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad B1-2(7.62mm,74.436mm) on Multi-Layer And Track (7.171mm,70.104mm)(7.171mm,98.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad B1-4(7.62mm,95.236mm) on Multi-Layer And Track (7.171mm,70.104mm)(7.171mm,98.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(25.861mm,86.385mm) on Bottom Layer And Text "C11" (29.209mm,86.614mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(25.861mm,87.925mm) on Bottom Layer And Text "C11" (29.209mm,86.614mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(28.575mm,86.172mm) on Bottom Layer And Text "C11" (29.209mm,86.614mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C13-1(41.529mm,86.565mm) on Bottom Layer And Track (41.049mm,86.495mm)(41.049mm,87.495mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C13-1(41.529mm,86.565mm) on Bottom Layer And Track (42.009mm,86.495mm)(42.009mm,87.495mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C13-2(41.529mm,87.425mm) on Bottom Layer And Track (41.049mm,86.495mm)(41.049mm,87.495mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C13-2(41.529mm,87.425mm) on Bottom Layer And Track (42.009mm,86.495mm)(42.009mm,87.495mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C14-1(52.402mm,92.964mm) on Bottom Layer And Track (52.332mm,92.484mm)(53.332mm,92.484mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C14-1(52.402mm,92.964mm) on Bottom Layer And Track (52.332mm,93.444mm)(53.332mm,93.444mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C14-2(53.262mm,92.964mm) on Bottom Layer And Track (52.332mm,92.484mm)(53.332mm,92.484mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C14-2(53.262mm,92.964mm) on Bottom Layer And Track (52.332mm,93.444mm)(53.332mm,93.444mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C15-1(56.642mm,81.202mm) on Bottom Layer And Track (56.162mm,80.272mm)(56.162mm,81.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C15-1(56.642mm,81.202mm) on Bottom Layer And Track (57.122mm,80.272mm)(57.122mm,81.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C15-2(56.642mm,80.342mm) on Bottom Layer And Track (56.162mm,80.272mm)(56.162mm,81.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C15-2(56.642mm,80.342mm) on Bottom Layer And Track (57.122mm,80.272mm)(57.122mm,81.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C16-1(43.053mm,78.31mm) on Bottom Layer And Track (42.573mm,78.24mm)(42.573mm,79.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C16-1(43.053mm,78.31mm) on Bottom Layer And Track (43.533mm,78.24mm)(43.533mm,79.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C16-2(43.053mm,79.17mm) on Bottom Layer And Track (42.573mm,78.24mm)(42.573mm,79.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C16-2(43.053mm,79.17mm) on Bottom Layer And Track (43.533mm,78.24mm)(43.533mm,79.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-1(25.011mm,77.216mm) on Bottom Layer And Text "*" (24.479mm,78.674mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad C20-1(25.011mm,77.216mm) on Bottom Layer And Text "C20" (27.558mm,75.057mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad C20-2(26.551mm,77.216mm) on Bottom Layer And Text "C20" (27.558mm,75.057mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad C3-1(30.488mm,71.755mm) on Bottom Layer And Text "C3" (32.385mm,72.39mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S10-1(37.75mm,50.356mm) on Multi-Layer And Track (38mm,49.606mm)(38mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S10-1(37.75mm,50.356mm) on Multi-Layer And Track (38mm,49.606mm)(44mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S10-1(44.25mm,50.356mm) on Multi-Layer And Track (38mm,49.606mm)(44mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S10-1(44.25mm,50.356mm) on Multi-Layer And Track (44mm,49.606mm)(44mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad S10-2(37.75mm,54.856mm) on Multi-Layer And Text "S10" (38.736mm,53.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S10-2(37.75mm,54.856mm) on Multi-Layer And Track (38mm,49.606mm)(38mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S10-2(37.75mm,54.856mm) on Multi-Layer And Track (38mm,55.606mm)(44mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-1(1.75mm,60.166mm) on Multi-Layer And Track (2mm,59.416mm)(2mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-1(1.75mm,60.166mm) on Multi-Layer And Track (2mm,59.416mm)(8mm,59.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S11-1(49.75mm,50.356mm) on Multi-Layer And Track (50mm,49.606mm)(50mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S11-1(49.75mm,50.356mm) on Multi-Layer And Track (50mm,49.606mm)(56mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S11-1(56.25mm,50.356mm) on Multi-Layer And Track (50mm,49.606mm)(56mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S11-1(56.25mm,50.356mm) on Multi-Layer And Track (56mm,49.606mm)(56mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad S11-2(49.75mm,54.856mm) on Multi-Layer And Text "S11" (50.801mm,53.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S11-2(49.75mm,54.856mm) on Multi-Layer And Track (50mm,49.606mm)(50mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S11-2(49.75mm,54.856mm) on Multi-Layer And Track (50mm,55.606mm)(56mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S11-2(56.25mm,54.856mm) on Multi-Layer And Track (50mm,55.606mm)(56mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S11-2(56.25mm,54.856mm) on Multi-Layer And Track (56mm,49.606mm)(56mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad S1-2(1.75mm,64.666mm) on Multi-Layer And Text "S1" (2.714mm,63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-2(1.75mm,64.666mm) on Multi-Layer And Track (2mm,59.416mm)(2mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-2(1.75mm,64.666mm) on Multi-Layer And Track (2mm,65.416mm)(8mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-2(8.25mm,64.666mm) on Multi-Layer And Track (2mm,65.416mm)(8mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-2(8.25mm,64.666mm) on Multi-Layer And Track (8mm,59.416mm)(8mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S12-1(61.75mm,50.356mm) on Multi-Layer And Track (62mm,49.606mm)(62mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S12-1(61.75mm,50.356mm) on Multi-Layer And Track (62mm,49.606mm)(68mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S12-1(68.25mm,50.356mm) on Multi-Layer And Track (62mm,49.606mm)(68mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S12-1(68.25mm,50.356mm) on Multi-Layer And Track (68mm,49.606mm)(68mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad S12-2(61.75mm,54.856mm) on Multi-Layer And Text "S12" (62.739mm,53.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S12-2(61.75mm,54.856mm) on Multi-Layer And Track (62mm,49.606mm)(62mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S12-2(61.75mm,54.856mm) on Multi-Layer And Track (62mm,55.606mm)(68mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S13-1(14.25mm,40.546mm) on Multi-Layer And Track (14mm,39.796mm)(14mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S13-1(14.25mm,40.546mm) on Multi-Layer And Track (8mm,39.796mm)(14mm,39.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad S13-2(14.25mm,45.046mm) on Multi-Layer And Text "ALPHA" (11.276mm,46.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S13-2(14.25mm,45.046mm) on Multi-Layer And Track (14mm,39.796mm)(14mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S13-2(14.25mm,45.046mm) on Multi-Layer And Track (8mm,45.796mm)(14mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad S13-2(7.75mm,45.046mm) on Multi-Layer And Text "S13" (8.637mm,43.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S13-2(7.75mm,45.046mm) on Multi-Layer And Track (8mm,39.796mm)(8mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S13-2(7.75mm,45.046mm) on Multi-Layer And Track (8mm,45.796mm)(14mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S14-1(25.75mm,40.546mm) on Multi-Layer And Track (26mm,39.796mm)(26mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S14-1(25.75mm,40.546mm) on Multi-Layer And Track (26mm,39.796mm)(32mm,39.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad S14-1(32.25mm,40.546mm) on Multi-Layer And Text "8" (30.988mm,36.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S14-1(32.25mm,40.546mm) on Multi-Layer And Track (26mm,39.796mm)(32mm,39.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S14-1(32.25mm,40.546mm) on Multi-Layer And Track (32mm,39.796mm)(32mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad S14-2(25.75mm,45.046mm) on Multi-Layer And Text "S14" (26.544mm,43.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S14-2(25.75mm,45.046mm) on Multi-Layer And Track (26mm,39.796mm)(26mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S14-2(25.75mm,45.046mm) on Multi-Layer And Track (26mm,45.796mm)(32mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S14-2(32.25mm,45.046mm) on Multi-Layer And Track (26mm,45.796mm)(32mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S14-2(32.25mm,45.046mm) on Multi-Layer And Track (32mm,39.796mm)(32mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S15-1(44.25mm,40.546mm) on Multi-Layer And Track (38mm,39.796mm)(44mm,39.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S15-1(44.25mm,40.546mm) on Multi-Layer And Track (44mm,39.796mm)(44mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad S15-2(37.75mm,45.046mm) on Multi-Layer And Text "S15" (38.736mm,43.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S15-2(37.75mm,45.046mm) on Multi-Layer And Track (38mm,39.796mm)(38mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S15-2(37.75mm,45.046mm) on Multi-Layer And Track (38mm,45.796mm)(44mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S15-2(44.25mm,45.046mm) on Multi-Layer And Track (38mm,45.796mm)(44mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S15-2(44.25mm,45.046mm) on Multi-Layer And Track (44mm,39.796mm)(44mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S16-1(49.75mm,40.546mm) on Multi-Layer And Track (50mm,39.796mm)(50mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S16-1(49.75mm,40.546mm) on Multi-Layer And Track (50mm,39.796mm)(56mm,39.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S16-1(56.25mm,40.546mm) on Multi-Layer And Track (50mm,39.796mm)(56mm,39.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S16-1(56.25mm,40.546mm) on Multi-Layer And Track (56mm,39.796mm)(56mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad S16-2(49.75mm,45.046mm) on Multi-Layer And Text "S16" (50.674mm,43.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S16-2(49.75mm,45.046mm) on Multi-Layer And Track (50mm,39.796mm)(50mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S16-2(49.75mm,45.046mm) on Multi-Layer And Track (50mm,45.796mm)(56mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S16-2(56.25mm,45.046mm) on Multi-Layer And Track (50mm,45.796mm)(56mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S17-1(61.75mm,40.546mm) on Multi-Layer And Track (62mm,39.796mm)(62mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S17-1(61.75mm,40.546mm) on Multi-Layer And Track (62mm,39.796mm)(68mm,39.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S17-1(68.25mm,40.546mm) on Multi-Layer And Track (62mm,39.796mm)(68mm,39.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S17-1(68.25mm,40.546mm) on Multi-Layer And Track (68mm,39.796mm)(68mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S17-2(61.75mm,45.046mm) on Multi-Layer And Track (62mm,39.796mm)(62mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S17-2(61.75mm,45.046mm) on Multi-Layer And Track (62mm,45.796mm)(68mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S17-2(68.25mm,45.046mm) on Multi-Layer And Track (62mm,45.796mm)(68mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S17-2(68.25mm,45.046mm) on Multi-Layer And Track (68mm,39.796mm)(68mm,45.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S18-1(8.25mm,30.736mm) on Multi-Layer And Track (2mm,29.986mm)(8mm,29.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S18-1(8.25mm,30.736mm) on Multi-Layer And Track (8mm,29.986mm)(8mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Pad S18-2(1.75mm,35.236mm) on Multi-Layer And Text "S18" (2.541mm,33.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S18-2(1.75mm,35.236mm) on Multi-Layer And Track (2mm,29.986mm)(2mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S18-2(1.75mm,35.236mm) on Multi-Layer And Track (2mm,35.986mm)(8mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S18-2(8.25mm,35.236mm) on Multi-Layer And Track (2mm,35.986mm)(8mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S18-2(8.25mm,35.236mm) on Multi-Layer And Track (8mm,29.986mm)(8mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S19-1(16.75mm,30.736mm) on Multi-Layer And Track (17mm,29.986mm)(17mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S19-1(16.75mm,30.736mm) on Multi-Layer And Track (17mm,29.986mm)(23mm,29.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S19-1(23.25mm,30.736mm) on Multi-Layer And Track (17mm,29.986mm)(23mm,29.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S19-1(23.25mm,30.736mm) on Multi-Layer And Track (23mm,29.986mm)(23mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad S19-2(16.75mm,35.236mm) on Multi-Layer And Text "S19" (17.654mm,33.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S19-2(16.75mm,35.236mm) on Multi-Layer And Track (17mm,29.986mm)(17mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S19-2(16.75mm,35.236mm) on Multi-Layer And Track (17mm,35.986mm)(23mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S19-2(23.25mm,35.236mm) on Multi-Layer And Track (17mm,35.986mm)(23mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S19-2(23.25mm,35.236mm) on Multi-Layer And Track (23mm,29.986mm)(23mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S20-1(31.75mm,30.736mm) on Multi-Layer And Track (32mm,29.986mm)(32mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S20-1(31.75mm,30.736mm) on Multi-Layer And Track (32mm,29.986mm)(38mm,29.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S20-2(31.75mm,35.236mm) on Multi-Layer And Track (32mm,29.986mm)(32mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S20-2(31.75mm,35.236mm) on Multi-Layer And Track (32mm,35.986mm)(38mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad S20-2(38.25mm,35.236mm) on Multi-Layer And Text "INT F(X)" (33.832mm,36.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S20-2(38.25mm,35.236mm) on Multi-Layer And Track (32mm,35.986mm)(38mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S20-2(38.25mm,35.236mm) on Multi-Layer And Track (38mm,29.986mm)(38mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-1(13.75mm,60.166mm) on Multi-Layer And Track (14mm,59.416mm)(14mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-1(13.75mm,60.166mm) on Multi-Layer And Track (14mm,59.416mm)(20mm,59.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S21-1(53.25mm,30.736mm) on Multi-Layer And Track (47mm,29.986mm)(53mm,29.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S21-1(53.25mm,30.736mm) on Multi-Layer And Track (53mm,29.986mm)(53mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S21-2(46.75mm,35.236mm) on Multi-Layer And Track (47mm,29.986mm)(47mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S21-2(46.75mm,35.236mm) on Multi-Layer And Track (47mm,35.986mm)(53mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S21-2(53.25mm,35.236mm) on Multi-Layer And Track (47mm,35.986mm)(53mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S21-2(53.25mm,35.236mm) on Multi-Layer And Track (53mm,29.986mm)(53mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-2(20.25mm,64.666mm) on Multi-Layer And Track (14mm,65.416mm)(20mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-2(20.25mm,64.666mm) on Multi-Layer And Track (20mm,59.416mm)(20mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S22-1(61.75mm,30.736mm) on Multi-Layer And Track (62mm,29.986mm)(62mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S22-1(61.75mm,30.736mm) on Multi-Layer And Track (62mm,29.986mm)(68mm,29.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S22-1(68.25mm,30.736mm) on Multi-Layer And Track (62mm,29.986mm)(68mm,29.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S22-1(68.25mm,30.736mm) on Multi-Layer And Track (68mm,29.986mm)(68mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad S22-2(61.75mm,35.236mm) on Multi-Layer And Text "S22" (62.485mm,33.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S22-2(61.75mm,35.236mm) on Multi-Layer And Track (62mm,29.986mm)(62mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S22-2(61.75mm,35.236mm) on Multi-Layer And Track (62mm,35.986mm)(68mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S22-2(68.25mm,35.236mm) on Multi-Layer And Track (62mm,35.986mm)(68mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S22-2(68.25mm,35.236mm) on Multi-Layer And Track (68mm,29.986mm)(68mm,35.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S23-1(8.25mm,20.926mm) on Multi-Layer And Track (2mm,20.176mm)(8mm,20.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S23-1(8.25mm,20.926mm) on Multi-Layer And Track (8mm,20.176mm)(8mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad S23-2(1.75mm,25.426mm) on Multi-Layer And Text "S23" (2.414mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S23-2(1.75mm,25.426mm) on Multi-Layer And Track (2mm,20.176mm)(2mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S23-2(1.75mm,25.426mm) on Multi-Layer And Track (2mm,26.176mm)(8mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S23-2(8.25mm,25.426mm) on Multi-Layer And Track (2mm,26.176mm)(8mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S23-2(8.25mm,25.426mm) on Multi-Layer And Track (8mm,20.176mm)(8mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S24-1(16.75mm,20.926mm) on Multi-Layer And Track (17mm,20.176mm)(17mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S24-1(16.75mm,20.926mm) on Multi-Layer And Track (17mm,20.176mm)(23mm,20.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S24-1(23.25mm,20.926mm) on Multi-Layer And Track (17mm,20.176mm)(23mm,20.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S24-1(23.25mm,20.926mm) on Multi-Layer And Track (23mm,20.176mm)(23mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S24-2(16.75mm,25.426mm) on Multi-Layer And Track (17mm,20.176mm)(17mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S24-2(16.75mm,25.426mm) on Multi-Layer And Track (17mm,26.176mm)(23mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S24-2(23.25mm,25.426mm) on Multi-Layer And Track (17mm,26.176mm)(23mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S24-2(23.25mm,25.426mm) on Multi-Layer And Track (23mm,20.176mm)(23mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S25-1(31.75mm,20.926mm) on Multi-Layer And Track (32mm,20.176mm)(32mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S25-1(31.75mm,20.926mm) on Multi-Layer And Track (32mm,20.176mm)(38mm,20.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S25-1(38.25mm,20.926mm) on Multi-Layer And Track (32mm,20.176mm)(38mm,20.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S25-1(38.25mm,20.926mm) on Multi-Layer And Track (38mm,20.176mm)(38mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S25-2(31.75mm,25.426mm) on Multi-Layer And Track (32mm,20.176mm)(32mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S25-2(31.75mm,25.426mm) on Multi-Layer And Track (32mm,26.176mm)(38mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S25-2(38.25mm,25.426mm) on Multi-Layer And Track (32mm,26.176mm)(38mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S26-1(53.25mm,20.926mm) on Multi-Layer And Track (47mm,20.176mm)(53mm,20.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S26-1(53.25mm,20.926mm) on Multi-Layer And Track (53mm,20.176mm)(53mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S26-2(46.75mm,25.426mm) on Multi-Layer And Track (47mm,20.176mm)(47mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S26-2(46.75mm,25.426mm) on Multi-Layer And Track (47mm,26.176mm)(53mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S27-1(61.75mm,20.926mm) on Multi-Layer And Track (62mm,20.176mm)(62mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S27-1(61.75mm,20.926mm) on Multi-Layer And Track (62mm,20.176mm)(68mm,20.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S27-1(68.25mm,20.926mm) on Multi-Layer And Track (62mm,20.176mm)(68mm,20.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S27-1(68.25mm,20.926mm) on Multi-Layer And Track (68mm,20.176mm)(68mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad S27-2(61.75mm,25.426mm) on Multi-Layer And Text "S27" (62.739mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S27-2(61.75mm,25.426mm) on Multi-Layer And Track (62mm,20.176mm)(62mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S27-2(61.75mm,25.426mm) on Multi-Layer And Track (62mm,26.176mm)(68mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S27-2(68.25mm,25.426mm) on Multi-Layer And Track (62mm,26.176mm)(68mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S27-2(68.25mm,25.426mm) on Multi-Layer And Track (68mm,20.176mm)(68mm,26.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S28-1(1.75mm,11.116mm) on Multi-Layer And Track (2mm,10.366mm)(2mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S28-1(1.75mm,11.116mm) on Multi-Layer And Track (2mm,10.366mm)(8mm,10.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S28-1(8.25mm,11.116mm) on Multi-Layer And Track (2mm,10.366mm)(8mm,10.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S28-1(8.25mm,11.116mm) on Multi-Layer And Track (8mm,10.366mm)(8mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad S28-2(1.75mm,15.616mm) on Multi-Layer And Text "S28" (2.414mm,13.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S28-2(1.75mm,15.616mm) on Multi-Layer And Track (2mm,10.366mm)(2mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S28-2(1.75mm,15.616mm) on Multi-Layer And Track (2mm,16.366mm)(8mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S28-2(8.25mm,15.616mm) on Multi-Layer And Track (2mm,16.366mm)(8mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S28-2(8.25mm,15.616mm) on Multi-Layer And Track (8mm,10.366mm)(8mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S29-1(16.75mm,11.116mm) on Multi-Layer And Track (17mm,10.366mm)(17mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S29-1(16.75mm,11.116mm) on Multi-Layer And Track (17mm,10.366mm)(23mm,10.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S29-1(23.25mm,11.116mm) on Multi-Layer And Track (17mm,10.366mm)(23mm,10.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S29-1(23.25mm,11.116mm) on Multi-Layer And Track (23mm,10.366mm)(23mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad S29-2(16.75mm,15.616mm) on Multi-Layer And Text "S29" (17.654mm,13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S29-2(16.75mm,15.616mm) on Multi-Layer And Track (17mm,10.366mm)(17mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S29-2(16.75mm,15.616mm) on Multi-Layer And Track (17mm,16.366mm)(23mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S29-2(23.25mm,15.616mm) on Multi-Layer And Track (17mm,16.366mm)(23mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S29-2(23.25mm,15.616mm) on Multi-Layer And Track (23mm,10.366mm)(23mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S30-1(31.75mm,11.116mm) on Multi-Layer And Track (32mm,10.366mm)(32mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S30-1(31.75mm,11.116mm) on Multi-Layer And Track (32mm,10.366mm)(38mm,10.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S30-1(38.25mm,11.116mm) on Multi-Layer And Track (32mm,10.366mm)(38mm,10.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S30-1(38.25mm,11.116mm) on Multi-Layer And Track (38mm,10.366mm)(38mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S30-2(31.75mm,15.616mm) on Multi-Layer And Text "S30" (32.386mm,13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S30-2(31.75mm,15.616mm) on Multi-Layer And Track (32mm,10.366mm)(32mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S30-2(31.75mm,15.616mm) on Multi-Layer And Track (32mm,16.366mm)(38mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S30-2(38.25mm,15.616mm) on Multi-Layer And Track (32mm,16.366mm)(38mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S30-2(38.25mm,15.616mm) on Multi-Layer And Track (38mm,10.366mm)(38mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-1(25.75mm,60.166mm) on Multi-Layer And Track (26mm,59.416mm)(26mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-1(25.75mm,60.166mm) on Multi-Layer And Track (26mm,59.416mm)(32mm,59.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-1(32.25mm,60.166mm) on Multi-Layer And Track (26mm,59.416mm)(32mm,59.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-1(32.25mm,60.166mm) on Multi-Layer And Track (32mm,59.416mm)(32mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S31-1(46.75mm,11.116mm) on Multi-Layer And Track (47mm,10.366mm)(47mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S31-1(46.75mm,11.116mm) on Multi-Layer And Track (47mm,10.366mm)(53mm,10.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S31-1(53.25mm,11.116mm) on Multi-Layer And Track (47mm,10.366mm)(53mm,10.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S31-1(53.25mm,11.116mm) on Multi-Layer And Track (53mm,10.366mm)(53mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S31-2(46.75mm,15.616mm) on Multi-Layer And Track (47mm,10.366mm)(47mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S31-2(46.75mm,15.616mm) on Multi-Layer And Track (47mm,16.366mm)(53mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S31-2(53.25mm,15.616mm) on Multi-Layer And Track (47mm,16.366mm)(53mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S31-2(53.25mm,15.616mm) on Multi-Layer And Track (53mm,10.366mm)(53mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S3-2(25.75mm,64.666mm) on Multi-Layer And Text "S3" (26.797mm,63.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-2(25.75mm,64.666mm) on Multi-Layer And Track (26mm,59.416mm)(26mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-2(25.75mm,64.666mm) on Multi-Layer And Track (26mm,65.416mm)(32mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-2(32.25mm,64.666mm) on Multi-Layer And Track (26mm,65.416mm)(32mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-2(32.25mm,64.666mm) on Multi-Layer And Track (32mm,59.416mm)(32mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S32-1(61.75mm,11.116mm) on Multi-Layer And Track (62mm,10.366mm)(62mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S32-1(61.75mm,11.116mm) on Multi-Layer And Track (62mm,10.366mm)(68mm,10.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S32-1(68.25mm,11.116mm) on Multi-Layer And Track (62mm,10.366mm)(68mm,10.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S32-1(68.25mm,11.116mm) on Multi-Layer And Track (68mm,10.366mm)(68mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S32-2(61.75mm,15.616mm) on Multi-Layer And Track (62mm,10.366mm)(62mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S32-2(61.75mm,15.616mm) on Multi-Layer And Track (62mm,16.366mm)(68mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S32-2(68.25mm,15.616mm) on Multi-Layer And Track (62mm,16.366mm)(68mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S32-2(68.25mm,15.616mm) on Multi-Layer And Track (68mm,10.366mm)(68mm,16.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S33-1(1.75mm,1.306mm) on Multi-Layer And Track (2mm,0.556mm)(2mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S33-1(1.75mm,1.306mm) on Multi-Layer And Track (2mm,0.556mm)(8mm,0.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S33-1(8.25mm,1.306mm) on Multi-Layer And Track (2mm,0.556mm)(8mm,0.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S33-1(8.25mm,1.306mm) on Multi-Layer And Track (8mm,0.556mm)(8mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad S33-2(1.75mm,5.806mm) on Multi-Layer And Text "S33" (2.795mm,4.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S33-2(1.75mm,5.806mm) on Multi-Layer And Track (2mm,0.556mm)(2mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S33-2(1.75mm,5.806mm) on Multi-Layer And Track (2mm,6.556mm)(8mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S34-1(16.75mm,1.306mm) on Multi-Layer And Track (17mm,0.556mm)(17mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S34-1(16.75mm,1.306mm) on Multi-Layer And Track (17mm,0.556mm)(23mm,0.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S34-1(23.25mm,1.306mm) on Multi-Layer And Track (17mm,0.556mm)(23mm,0.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S34-1(23.25mm,1.306mm) on Multi-Layer And Track (23mm,0.556mm)(23mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad S34-2(16.75mm,5.806mm) on Multi-Layer And Text "S34" (17.654mm,3.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S34-2(16.75mm,5.806mm) on Multi-Layer And Track (17mm,0.556mm)(17mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S34-2(16.75mm,5.806mm) on Multi-Layer And Track (17mm,6.556mm)(23mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S34-2(23.25mm,5.806mm) on Multi-Layer And Track (17mm,6.556mm)(23mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S34-2(23.25mm,5.806mm) on Multi-Layer And Track (23mm,0.556mm)(23mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S35-1(31.75mm,1.306mm) on Multi-Layer And Track (32mm,0.556mm)(32mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S35-1(31.75mm,1.306mm) on Multi-Layer And Track (32mm,0.556mm)(38mm,0.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S35-1(38.25mm,1.306mm) on Multi-Layer And Track (32mm,0.556mm)(38mm,0.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S35-1(38.25mm,1.306mm) on Multi-Layer And Track (38mm,0.556mm)(38mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad S35-2(31.75mm,5.806mm) on Multi-Layer And Text "S35" (32.64mm,3.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S35-2(31.75mm,5.806mm) on Multi-Layer And Track (32mm,0.556mm)(32mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S35-2(31.75mm,5.806mm) on Multi-Layer And Track (32mm,6.556mm)(38mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S35-2(38.25mm,5.806mm) on Multi-Layer And Track (32mm,6.556mm)(38mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S35-2(38.25mm,5.806mm) on Multi-Layer And Track (38mm,0.556mm)(38mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S36-1(46.75mm,1.306mm) on Multi-Layer And Track (47mm,0.556mm)(47mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S36-1(46.75mm,1.306mm) on Multi-Layer And Track (47mm,0.556mm)(53mm,0.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S36-1(53.25mm,1.306mm) on Multi-Layer And Track (47mm,0.556mm)(53mm,0.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S36-1(53.25mm,1.306mm) on Multi-Layer And Track (53mm,0.556mm)(53mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad S36-2(46.75mm,5.806mm) on Multi-Layer And Text "S36" (47.626mm,3.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S36-2(46.75mm,5.806mm) on Multi-Layer And Track (47mm,0.556mm)(47mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S36-2(46.75mm,5.806mm) on Multi-Layer And Track (47mm,6.556mm)(53mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S36-2(53.25mm,5.806mm) on Multi-Layer And Track (47mm,6.556mm)(53mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S36-2(53.25mm,5.806mm) on Multi-Layer And Track (53mm,0.556mm)(53mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S37-1(61.75mm,1.306mm) on Multi-Layer And Track (62mm,0.556mm)(62mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S37-1(61.75mm,1.306mm) on Multi-Layer And Track (62mm,0.556mm)(68mm,0.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S37-2(61.75mm,5.806mm) on Multi-Layer And Track (62mm,0.556mm)(62mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S37-2(61.75mm,5.806mm) on Multi-Layer And Track (62mm,6.556mm)(68mm,6.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-1(37.75mm,60.166mm) on Multi-Layer And Track (38mm,59.416mm)(38mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-1(37.75mm,60.166mm) on Multi-Layer And Track (38mm,59.416mm)(44mm,59.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-1(44.25mm,60.166mm) on Multi-Layer And Track (38mm,59.416mm)(44mm,59.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-1(44.25mm,60.166mm) on Multi-Layer And Track (44mm,59.416mm)(44mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-2(37.75mm,64.666mm) on Multi-Layer And Track (38mm,59.416mm)(38mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-2(37.75mm,64.666mm) on Multi-Layer And Track (38mm,65.416mm)(44mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-2(44.25mm,64.666mm) on Multi-Layer And Track (38mm,65.416mm)(44mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-2(44.25mm,64.666mm) on Multi-Layer And Track (44mm,59.416mm)(44mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S5-1(49.75mm,60.166mm) on Multi-Layer And Track (50mm,59.416mm)(50mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S5-1(49.75mm,60.166mm) on Multi-Layer And Track (50mm,59.416mm)(56mm,59.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S5-2(49.75mm,64.666mm) on Multi-Layer And Track (50mm,59.416mm)(50mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S5-2(49.75mm,64.666mm) on Multi-Layer And Track (50mm,65.416mm)(56mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S5-2(56.25mm,64.666mm) on Multi-Layer And Track (50mm,65.416mm)(56mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S5-2(56.25mm,64.666mm) on Multi-Layer And Track (56mm,59.416mm)(56mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S6-1(61.75mm,60.166mm) on Multi-Layer And Track (62mm,59.416mm)(62mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S6-1(61.75mm,60.166mm) on Multi-Layer And Track (62mm,59.416mm)(68mm,59.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S6-1(68.25mm,60.166mm) on Multi-Layer And Track (62mm,59.416mm)(68mm,59.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S6-1(68.25mm,60.166mm) on Multi-Layer And Track (68mm,59.416mm)(68mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad S6-2(61.75mm,64.666mm) on Multi-Layer And Text "S6" (62.738mm,63.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S6-2(61.75mm,64.666mm) on Multi-Layer And Track (62mm,59.416mm)(62mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S6-2(61.75mm,64.666mm) on Multi-Layer And Track (62mm,65.416mm)(68mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S6-2(68.25mm,64.666mm) on Multi-Layer And Track (62mm,65.416mm)(68mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S6-2(68.25mm,64.666mm) on Multi-Layer And Track (68mm,59.416mm)(68mm,65.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S7-1(1.75mm,50.356mm) on Multi-Layer And Track (2mm,49.606mm)(2mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S7-1(1.75mm,50.356mm) on Multi-Layer And Track (2mm,49.606mm)(8mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S7-1(8.25mm,50.356mm) on Multi-Layer And Track (2mm,49.606mm)(8mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S7-1(8.25mm,50.356mm) on Multi-Layer And Track (8mm,49.606mm)(8mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S7-2(8.25mm,54.856mm) on Multi-Layer And Track (2mm,55.606mm)(8mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S7-2(8.25mm,54.856mm) on Multi-Layer And Track (8mm,49.606mm)(8mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S8-1(13.75mm,50.356mm) on Multi-Layer And Track (14mm,49.606mm)(14mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S8-1(13.75mm,50.356mm) on Multi-Layer And Track (14mm,49.606mm)(20mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S8-1(20.25mm,50.356mm) on Multi-Layer And Track (14mm,49.606mm)(20mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S8-1(20.25mm,50.356mm) on Multi-Layer And Track (20mm,49.606mm)(20mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad S8-2(13.75mm,54.856mm) on Multi-Layer And Text "S8" (14.859mm,53.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S8-2(13.75mm,54.856mm) on Multi-Layer And Track (14mm,49.606mm)(14mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S8-2(13.75mm,54.856mm) on Multi-Layer And Track (14mm,55.606mm)(20mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S8-2(20.25mm,54.856mm) on Multi-Layer And Track (14mm,55.606mm)(20mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S8-2(20.25mm,54.856mm) on Multi-Layer And Track (20mm,49.606mm)(20mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S9-1(25.75mm,50.356mm) on Multi-Layer And Track (26mm,49.606mm)(26mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S9-1(25.75mm,50.356mm) on Multi-Layer And Track (26mm,49.606mm)(32mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S9-1(32.25mm,50.356mm) on Multi-Layer And Track (26mm,49.606mm)(32mm,49.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S9-1(32.25mm,50.356mm) on Multi-Layer And Track (32mm,49.606mm)(32mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad S9-2(25.75mm,54.856mm) on Multi-Layer And Text "S9" (26.797mm,53.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S9-2(25.75mm,54.856mm) on Multi-Layer And Track (26mm,49.606mm)(26mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S9-2(25.75mm,54.856mm) on Multi-Layer And Track (26mm,55.606mm)(32mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S9-2(32.25mm,54.856mm) on Multi-Layer And Track (26mm,55.606mm)(32mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S9-2(32.25mm,54.856mm) on Multi-Layer And Track (32mm,49.606mm)(32mm,55.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-19(13.126mm,98.044mm) on Multi-Layer And Track (7.171mm,98.044mm)(62.171mm,98.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-2(56.216mm,98.044mm) on Multi-Layer And Track (7.171mm,98.044mm)(62.171mm,98.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-20(10.586mm,98.044mm) on Multi-Layer And Track (7.171mm,98.044mm)(62.171mm,98.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-21(10.541mm,70.104mm) on Multi-Layer And Text "C8" (11.049mm,70.993mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-21(10.541mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-22(13.081mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-23(15.621mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-24(18.161mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-25(20.701mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-26(23.241mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-27(28.321mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-28(25.781mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-29(30.861mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-30(33.401mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-31(35.941mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-32(38.481mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-33(41.021mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-35(46.101mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-36(48.641mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-37(51.181mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-38(53.721mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-39(56.261mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-40(58.801mm,70.104mm) on Multi-Layer And Track (7.171mm,70.104mm)(62.171mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-1(32.55mm,92.837mm) on Bottom Layer And Text "XTAL1" (36.881mm,91.567mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(22.225mm,89.804mm) on Bottom Layer And Text "C10" (26.34mm,89.408mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(22.225mm,90.454mm) on Bottom Layer And Text "C10" (26.34mm,89.408mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-5(24.448mm,89.154mm) on Bottom Layer And Text "C10" (26.34mm,89.408mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad U6-1(25.051mm,78.852mm) on Bottom Layer And Text "*" (24.479mm,78.674mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-1(25.051mm,78.852mm) on Bottom Layer And Text "C12" (25.248mm,79.868mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-2(25.051mm,79.502mm) on Bottom Layer And Text "C12" (25.248mm,79.868mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad U6-3(25.051mm,80.152mm) on Bottom Layer And Text "C12" (25.248mm,79.868mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad U6-4(27.273mm,80.152mm) on Bottom Layer And Text "C12" (25.248mm,79.868mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-5(27.273mm,78.852mm) on Bottom Layer And Text "C12" (25.248mm,79.868mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad XTAL1-1(32.766mm,78.854mm) on Bottom Layer And Text "R1" (34.823mm,76.657mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
Rule Violations :359

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (32.766mm,80.112mm) on Bottom Overlay And Text "R1" (34.823mm,76.657mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Arc (3mm,70mm) on Top Overlay And Text "m2" (0.508mm,72.39mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Arc (67mm,70mm) on Top Overlay And Text "m1" (64.351mm,72.263mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Area Fill (1.016mm,15.494mm) (8.509mm,16.764mm) on Top Overlay And Text "SHIFT" (2.513mm,17.019mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (1.651mm,16.366mm) (8mm,16.891mm) on Top Overlay And Text "SHIFT" (2.513mm,17.019mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Area Fill (6.731mm,9.906mm) (9.144mm,16.002mm) on Top Overlay And Text "S28" (2.414mm,13.462mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "_" (61.722mm,47.01mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "*" (21.654mm,88.976mm) on Bottom Overlay And Track (22.536mm,88.572mm)(24.136mm,88.572mm) on Bottom Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "*" (24.479mm,78.674mm) on Bottom Overlay And Text "C12" (25.248mm,79.868mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "*" (24.479mm,78.674mm) on Bottom Overlay And Track (25.362mm,78.27mm)(26.962mm,78.27mm) on Bottom Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "*" (31.979mm,92.431mm) on Bottom Overlay And Text "XTAL1" (36.881mm,91.567mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "*" (60.325mm,91.897mm) on Bottom Overlay And Track (61.258mm,91.628mm)(63.265mm,91.628mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "." (61.976mm,36.449mm) on Top Overlay And Text "_" (61.341mm,37.553mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "." (61.976mm,37.719mm) on Top Overlay And Text "_" (61.341mm,37.553mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text ".Print_Date" (11.938mm,14.986mm) on Bottom Overlay And Text "DATE" (12.065mm,18.796mm) on Bottom Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "0" (15.367mm,6.934mm) on Top Overlay And Track (17mm,0.556mm)(17mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "0" (15.367mm,6.934mm) on Top Overlay And Track (17mm,10.366mm)(17mm,16.366mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "0" (15.367mm,6.934mm) on Top Overlay And Track (17mm,10.366mm)(23mm,10.366mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "0" (15.367mm,6.934mm) on Top Overlay And Track (17mm,6.556mm)(23mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "1/X" (13.589mm,66.016mm) on Top Overlay And Track (14mm,65.416mm)(20mm,65.416mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "3" (45.466mm,16.84mm) on Top Overlay And Track (47mm,20.176mm)(47mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "3" (45.466mm,16.84mm) on Top Overlay And Track (47mm,20.176mm)(53mm,20.176mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "4" (15.748mm,26.543mm) on Top Overlay And Track (17mm,26.176mm)(23mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "5" (30.226mm,26.619mm) on Top Overlay And Track (32mm,29.986mm)(32mm,35.986mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "5" (30.226mm,26.619mm) on Top Overlay And Track (32mm,29.986mm)(38mm,29.986mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "6" (45.72mm,26.619mm) on Top Overlay And Track (47mm,20.176mm)(47mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "6" (45.72mm,26.619mm) on Top Overlay And Track (47mm,26.176mm)(53mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "6" (45.72mm,26.619mm) on Top Overlay And Track (47mm,29.986mm)(47mm,35.986mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "6" (45.72mm,26.619mm) on Top Overlay And Track (47mm,29.986mm)(53mm,29.986mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "8" (30.988mm,36.398mm) on Top Overlay And Track (26mm,39.796mm)(32mm,39.796mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "8" (30.988mm,36.398mm) on Top Overlay And Track (32mm,29.986mm)(32mm,35.986mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "8" (30.988mm,36.398mm) on Top Overlay And Track (32mm,35.986mm)(38mm,35.986mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "8" (30.988mm,36.398mm) on Top Overlay And Track (32mm,39.796mm)(32mm,45.796mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "ALPHA" (11.276mm,46.074mm) on Top Overlay And Track (14mm,39.796mm)(14mm,45.796mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "ALPHA" (11.276mm,46.074mm) on Top Overlay And Track (8mm,45.796mm)(14mm,45.796mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "ASIN" (40.613mm,56.008mm) on Top Overlay And Track (38mm,55.606mm)(44mm,55.606mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "ASIN" (40.613mm,56.008mm) on Top Overlay And Track (44mm,49.606mm)(44mm,55.606mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "ASSIGN" (18.465mm,16.805mm) on Top Overlay And Track (17mm,16.366mm)(23mm,16.366mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "ASSIGN" (18.465mm,16.805mm) on Top Overlay And Track (23mm,10.366mm)(23mm,16.366mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "ATAN" (64.616mm,55.98mm) on Top Overlay And Track (62mm,55.606mm)(68mm,55.606mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "ATAN" (64.616mm,55.98mm) on Top Overlay And Track (68mm,49.606mm)(68mm,55.606mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "BASE" (18.592mm,26.584mm) on Top Overlay And Track (17mm,26.176mm)(23mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (26.34mm,89.408mm) on Bottom Overlay And Track (22.536mm,91.036mm)(24.136mm,91.036mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "C10" (26.34mm,89.408mm) on Bottom Overlay And Track (24.136mm,89.639mm)(24.136mm,89.969mm) on Bottom Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (25.248mm,79.868mm) on Bottom Overlay And Track (25.362mm,78.27mm)(26.962mm,78.27mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (25.248mm,79.868mm) on Bottom Overlay And Track (26.962mm,79.337mm)(26.962mm,79.667mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (15.113mm,74.168mm) on Bottom Overlay And Track (12.182mm,74.155mm)(16.847mm,74.155mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (15.113mm,74.168mm) on Bottom Overlay And Track (16.847mm,74.155mm)(16.847mm,79.651mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "CATALOG" (61.822mm,6.986mm) on Top Overlay And Track (62mm,0.556mm)(62mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "CATALOG" (61.822mm,6.986mm) on Top Overlay And Track (62mm,6.556mm)(68mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "CATALOG" (61.822mm,6.986mm) on Top Overlay And Track (68mm,0.556mm)(68mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "CONVERT" (33.07mm,26.584mm) on Top Overlay And Track (32mm,26.176mm)(38mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "CONVERT" (33.07mm,26.584mm) on Top Overlay And Track (38mm,20.176mm)(38mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "CUSTOM" (32.816mm,16.805mm) on Top Overlay And Track (32mm,16.366mm)(38mm,16.366mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "CUSTOM" (32.816mm,16.805mm) on Top Overlay And Track (38mm,10.366mm)(38mm,16.366mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "DATE" (12.065mm,18.796mm) on Bottom Overlay And Text "DESIGNER" (10.668mm,22.352mm) on Bottom Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "DESIGNER" (10.668mm,22.352mm) on Bottom Overlay And Text "JEREMY LEICHT" (10.541mm,15.113mm) on Bottom Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "DISP" (52.043mm,46.229mm) on Top Overlay And Track (50mm,45.796mm)(56mm,45.796mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "DOGM132-5" (14.478mm,96.139mm) on Top Overlay And Track (7.171mm,98.044mm)(62.171mm,98.044mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "ENTER" (5.588mm,46.101mm) on Top Overlay And Track (8mm,39.796mm)(8mm,45.796mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "ENTER" (5.588mm,46.101mm) on Top Overlay And Track (8mm,45.796mm)(14mm,45.796mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "EXIT" (4.926mm,6.958mm) on Top Overlay And Track (2mm,6.556mm)(8mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "EXIT" (4.926mm,6.958mm) on Top Overlay And Track (8mm,0.556mm)(8mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "FLAGS" (48.564mm,26.584mm) on Top Overlay And Track (47mm,26.176mm)(53mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "FLAGS" (48.564mm,26.584mm) on Top Overlay And Track (53mm,20.176mm)(53mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "INT F(X)" (33.832mm,36.572mm) on Top Overlay And Track (32mm,35.986mm)(38mm,35.986mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "INT F(X)" (33.832mm,36.572mm) on Top Overlay And Track (38mm,29.986mm)(38mm,35.986mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "Log" (37.592mm,66.111mm) on Top Overlay And Track (38mm,65.416mm)(44mm,65.416mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "PGM.FCN" (48.31mm,16.805mm) on Top Overlay And Track (47mm,16.366mm)(53mm,16.366mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "PGM.FCN" (48.31mm,16.805mm) on Top Overlay And Track (53mm,10.366mm)(53mm,16.366mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "PROB" (64.235mm,26.671mm) on Top Overlay And Track (62mm,26.176mm)(68mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "PROB" (64.235mm,26.671mm) on Top Overlay And Track (68mm,20.176mm)(68mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "PWR" (1.016mm,6.858mm) on Top Overlay And Track (2mm,0.556mm)(2mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "PWR" (1.016mm,6.858mm) on Top Overlay And Track (2mm,6.556mm)(8mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R/S" (45.974mm,7.088mm) on Top Overlay And Track (47mm,0.556mm)(47mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R/S" (45.974mm,7.088mm) on Top Overlay And Track (47mm,6.556mm)(53mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "S22" (62.485mm,33.274mm) on Top Overlay And Track (62mm,29.986mm)(62mm,35.986mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "S23" (2.414mm,23.241mm) on Top Overlay And Track (2mm,20.176mm)(2mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.245mm < 0.254mm) Between Text "S26" (47.499mm,23.114mm) on Top Overlay And Track (47mm,20.176mm)(47mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.245mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "S28" (2.414mm,13.462mm) on Top Overlay And Track (2mm,10.366mm)(2mm,16.366mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "S30" (32.386mm,13.843mm) on Top Overlay And Track (32mm,10.366mm)(32mm,16.366mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "sqrt" (25.146mm,66.093mm) on Top Overlay And Track (26mm,65.416mm)(32mm,65.416mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "SUM-" (5.18mm,66.041mm) on Top Overlay And Text "SUM+" (0.508mm,65.941mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "TOP.FCN" (18.211mm,6.899mm) on Top Overlay And Track (17mm,6.556mm)(23mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "TOP.FCN" (18.211mm,6.899mm) on Top Overlay And Track (23mm,0.556mm)(23mm,6.556mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "U6" (27.559mm,81.153mm) on Bottom Overlay And Track (25.362mm,80.734mm)(26.962mm,80.734mm) on Bottom Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "X" (61.341mm,26.543mm) on Top Overlay And Track (62mm,26.176mm)(68mm,26.176mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "XEQ" (61.341mm,66.016mm) on Top Overlay And Track (62mm,65.416mm)(68mm,65.416mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "XTAL1" (36.881mm,91.567mm) on Bottom Overlay And Track (33.426mm,91.973mm)(33.426mm,92.258mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "XTAL1" (36.881mm,91.567mm) on Bottom Overlay And Track (33.426mm,91.973mm)(38.964mm,91.973mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :90

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (18.288mm,93.904mm)(18.288mm,94.361mm) on Bottom Layer 
   Violation between Net Antennae: Track (18.288mm,93.904mm)(18.288mm,94.361mm) on Bottom Layer 
   Violation between Net Antennae: Via (37.927mm,89.616mm) from Top Layer to Bottom Layer 
Rule Violations :3

Processing Rule : Matched Lengths(Tolerance=2.54mm) (All)
   Violation between Matched Net Lengths: Between Net 3-5V And Net ROW3 Length:0mm is not within 2.54mm tolerance of Length:176.674mm (174.134mm short) 
   Violation between Matched Net Lengths: Between Net 3V PERPH And Net ROW3 Length:0mm is not within 2.54mm tolerance of Length:176.674mm (174.134mm short) 
   Violation between Matched Net Lengths: Between Net 3V And Net ROW3 Length:0mm is not within 2.54mm tolerance of Length:176.674mm (174.134mm short) 
   Violation between Matched Net Lengths: Between Net 5V USB And Net ROW3 Length:0mm is not within 2.54mm tolerance of Length:176.674mm (174.134mm short) 
   Violation between Matched Net Lengths: Between Net COL0 And Net ROW3 Length:169.447mm is not within 2.54mm tolerance of Length:176.674mm (4.687mm short) 
   Violation between Matched Net Lengths: Between Net COL1 And Net ROW3 Length:162.521mm is not within 2.54mm tolerance of Length:176.674mm (11.613mm short) 
   Violation between Matched Net Lengths: Between Net COL2 And Net ROW3 Length:154.327mm is not within 2.54mm tolerance of Length:176.674mm (19.807mm short) 
   Violation between Matched Net Lengths: Between Net COL3 And Net ROW3 Length:140.948mm is not within 2.54mm tolerance of Length:176.674mm (33.186mm short) 
   Violation between Matched Net Lengths: Between Net COL4 And Net ROW3 Length:154.91mm is not within 2.54mm tolerance of Length:176.674mm (19.224mm short) 
   Violation between Matched Net Lengths: Between Net COL5 And Net ROW3 Length:81.207mm is not within 2.54mm tolerance of Length:176.674mm (92.927mm short) 
   Violation between Matched Net Lengths: Between Net D- IN And Net ROW3 Length:2.415mm is not within 2.54mm tolerance of Length:176.674mm (171.719mm short) 
   Violation between Matched Net Lengths: Between Net D- And Net ROW3 Length:16.967mm is not within 2.54mm tolerance of Length:176.674mm (157.167mm short) 
   Violation between Matched Net Lengths: Between Net D+ IN And Net ROW3 Length:2.755mm is not within 2.54mm tolerance of Length:176.674mm (171.379mm short) 
   Violation between Matched Net Lengths: Between Net D+ And Net ROW3 Length:15.018mm is not within 2.54mm tolerance of Length:176.674mm (159.116mm short) 
   Violation between Matched Net Lengths: Between Net FLASH_CLK And Net ROW3 Length:22.29mm is not within 2.54mm tolerance of Length:176.674mm (151.844mm short) 
   Violation between Matched Net Lengths: Between Net FLASH_IO0 And Net ROW3 Length:19.832mm is not within 2.54mm tolerance of Length:176.674mm (154.302mm short) 
   Violation between Matched Net Lengths: Between Net FLASH_IO1 And Net ROW3 Length:21.755mm is not within 2.54mm tolerance of Length:176.674mm (152.379mm short) 
   Violation between Matched Net Lengths: Between Net FLASH_IO2 And Net ROW3 Length:18.498mm is not within 2.54mm tolerance of Length:176.674mm (155.636mm short) 
   Violation between Matched Net Lengths: Between Net FLASH_IO3 And Net ROW3 Length:19.114mm is not within 2.54mm tolerance of Length:176.674mm (155.02mm short) 
   Violation between Matched Net Lengths: Between Net FLASH_NCS And Net ROW3 Length:30.288mm is not within 2.54mm tolerance of Length:176.674mm (143.846mm short) 
   Violation between Matched Net Lengths: Between Net GND And Net ROW3 Length:0mm is not within 2.54mm tolerance of Length:176.674mm (174.134mm short) 
   Violation between Matched Net Lengths: Between Net LCD_A0 And Net ROW3 Length:29.831mm is not within 2.54mm tolerance of Length:176.674mm (144.303mm short) 
   Violation between Matched Net Lengths: Between Net LCD_CS And Net ROW3 Length:21.05mm is not within 2.54mm tolerance of Length:176.674mm (153.084mm short) 
   Violation between Matched Net Lengths: Between Net LCD_RES And Net ROW3 Length:21.845mm is not within 2.54mm tolerance of Length:176.674mm (152.289mm short) 
   Violation between Matched Net Lengths: Between Net LCD_SCL And Net ROW3 Length:9.365mm is not within 2.54mm tolerance of Length:176.674mm (164.769mm short) 
   Violation between Matched Net Lengths: Between Net LCD_SI And Net ROW3 Length:10.547mm is not within 2.54mm tolerance of Length:176.674mm (163.587mm short) 
   Violation between Matched Net Lengths: Between Net NetC1_1 And Net ROW3 Length:3.446mm is not within 2.54mm tolerance of Length:176.674mm (170.688mm short) 
   Violation between Matched Net Lengths: Between Net NetC1_2 And Net ROW3 Length:2.706mm is not within 2.54mm tolerance of Length:176.674mm (171.428mm short) 
   Violation between Matched Net Lengths: Between Net NetC11_2 And Net ROW3 Length:17.779mm is not within 2.54mm tolerance of Length:176.674mm (156.355mm short) 
   Violation between Matched Net Lengths: Between Net NetC12_2 And Net ROW3 Length:18.193mm is not within 2.54mm tolerance of Length:176.674mm (155.941mm short) 
   Violation between Matched Net Lengths: Between Net NetC2_1 And Net ROW3 Length:2.675mm is not within 2.54mm tolerance of Length:176.674mm (171.459mm short) 
   Violation between Matched Net Lengths: Between Net NetC2_2 And Net ROW3 Length:2.495mm is not within 2.54mm tolerance of Length:176.674mm (171.639mm short) 
   Violation between Matched Net Lengths: Between Net NetC3_1 And Net ROW3 Length:8.998mm is not within 2.54mm tolerance of Length:176.674mm (165.136mm short) 
   Violation between Matched Net Lengths: Between Net NetC4_1 And Net ROW3 Length:1.686mm is not within 2.54mm tolerance of Length:176.674mm (172.448mm short) 
   Violation between Matched Net Lengths: Between Net NetC5_1 And Net ROW3 Length:2.457mm is not within 2.54mm tolerance of Length:176.674mm (171.677mm short) 
   Violation between Matched Net Lengths: Between Net NetC6_1 And Net ROW3 Length:2.22mm is not within 2.54mm tolerance of Length:176.674mm (171.914mm short) 
   Violation between Matched Net Lengths: Between Net NetC7_1 And Net ROW3 Length:2.547mm is not within 2.54mm tolerance of Length:176.674mm (171.587mm short) 
   Violation between Matched Net Lengths: Between Net NetC8_1 And Net ROW3 Length:2.245mm is not within 2.54mm tolerance of Length:176.674mm (171.889mm short) 
   Violation between Matched Net Lengths: Between Net PWR_PERPH And Net ROW3 Length:34.881mm is not within 2.54mm tolerance of Length:176.674mm (139.253mm short) 
   Violation between Matched Net Lengths: Between Net ROW0 And Net ROW3 Length:101.724mm is not within 2.54mm tolerance of Length:176.674mm (72.41mm short) 
   Violation between Matched Net Lengths: Between Net ROW1 And Net ROW3 Length:114.699mm is not within 2.54mm tolerance of Length:176.674mm (59.435mm short) 
   Violation between Matched Net Lengths: Between Net ROW2 And Net ROW3 Length:126.921mm is not within 2.54mm tolerance of Length:176.674mm (47.213mm short) 
   Violation between Matched Net Lengths: Between Net ROW3 And Net ROW4 Length:166.06mm is not within 2.54mm tolerance of Length:176.674mm (8.074mm short) 
   Violation between Matched Net Lengths: Between Net ROW3 And Net ROW5 Length:161.011mm is not within 2.54mm tolerance of Length:176.674mm (13.123mm short) 
   Violation between Matched Net Lengths: Between Net ROW3 And Net ROW6 Length:164.279mm is not within 2.54mm tolerance of Length:176.674mm (9.855mm short) 
   Violation between Matched Net Lengths: Between Net ROW3 And Net USART_RX Length:38.563mm is not within 2.54mm tolerance of Length:176.674mm (135.571mm short) 
   Violation between Matched Net Lengths: Between Net ROW3 And Net USART_TX Length:31.518mm is not within 2.54mm tolerance of Length:176.674mm (142.616mm short) 
   Violation between Matched Net Lengths: Between Net ROW3 And Net VBAT Length:0mm is not within 2.54mm tolerance of Length:176.674mm (174.134mm short) 
Rule Violations :48

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01