 
****************************************
Report : area
Design : dig_tx_system
Version: O-2018.06-SP1
Date   : Mon May 19 10:26:18 2025
****************************************

Library(s) Used:

    saed32lvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/LVT/saed32lvt_ss0p7v125c.db)
    saed32rvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/RVT/saed32rvt_ss0p7v125c.db)
    saed32hvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/HVT/saed32hvt_ss0p7v125c.db)

Number of ports:                          515
Number of nets:                          2455
Number of cells:                         1807
Number of combinational cells:           1145
Number of sequential cells:               635
Number of macros/black boxes:               0
Number of buf/inv:                        216
Number of references:                      24

Combinational area:               2793.296739
Buf/Inv area:                      385.282305
Noncombinational area:            3402.479904
Macro/Black Box area:                0.000000
Net Interconnect area:            1196.918380

Total cell area:                  6195.776644
Total area:                       7392.695023

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------------------------------------------------------------
dig_tx_system                     6195.7766    100.0    68.6189     0.0000  0.0000  dig_tx_system
U0_mux2X1                            3.8122      0.1     3.8122     0.0000  0.0000  mux2X1_0
U1_mux2X1                            3.8122      0.1     3.8122     0.0000  0.0000  mux2X1_2
U4_mux2X1                            3.8122      0.1     3.8122     0.0000  0.0000  mux2X1_1
u_dig_tx_asyn_fifo_read           1894.6435     30.6    10.4199     0.0000  0.0000  dig_tx_asyn_fifo_FIFO_DEPTH8_REGISTER_WIDTH8_ADDRESS_WIDTH3_VALID_WIDTH1_test_1
u_dig_tx_asyn_fifo_read/fifom     1398.0461     22.6   568.5201   829.5260  0.0000  dig_tx_fifo_mem_FIFO_DEPTH8_REGISTER_WIDTH12_PTR_WIDTH3_test_1
u_dig_tx_asyn_fifo_read/rptr_h     182.7295      2.9    98.8620    83.8675  0.0000  dig_tx_fifo_re_ptr_handler_PTR_WIDTH3
u_dig_tx_asyn_fifo_read/sync_rptr   73.1935      1.2     0.0000    73.1935  0.0000  dig_tx_fifo_synchronizer_PTR_WIDTH3_1
u_dig_tx_asyn_fifo_read/sync_wptr   73.1935      1.2     0.0000    73.1935  0.0000  dig_tx_fifo_synchronizer_PTR_WIDTH3_0
u_dig_tx_asyn_fifo_read/wptr_h     157.0610      2.5    74.7183    82.3427  0.0000  dig_tx_fifo_wr_ptr_handler_PTR_WIDTH3
u_dig_tx_asyn_fifo_write           703.9789     11.4     0.0000     0.0000  0.0000  dig_tx_asyn_fifo_FIFO_DEPTH3_REGISTER_WIDTH8_test_1
u_dig_tx_asyn_fifo_write/fifom     360.6303      5.8   153.2488   207.3815  0.0000  dig_tx_fifo_mem_FIFO_DEPTH3_REGISTER_WIDTH8_PTR_WIDTH2_test_1
u_dig_tx_asyn_fifo_write/rptr_h    110.0444      1.8    45.4918    64.5526  0.0000  dig_tx_fifo_re_ptr_handler_PTR_WIDTH2
u_dig_tx_asyn_fifo_write/sync_rptr
                                    54.8951      0.9     0.0000    54.8951  0.0000  dig_tx_fifo_synchronizer_PTR_WIDTH2_1
u_dig_tx_asyn_fifo_write/sync_wptr
                                    59.4697      1.0     0.0000    59.4697  0.0000  dig_tx_fifo_synchronizer_PTR_WIDTH2_0
u_dig_tx_asyn_fifo_write/wptr_h    118.9394      1.9    54.8951    64.0443  0.0000  dig_tx_fifo_wr_ptr_handler_PTR_WIDTH2
u_dig_tx_control_unit              203.8235      3.3   147.4035    56.4200  0.0000  dig_tx_control_unit
u_dig_tx_crc                       563.6914      9.1   197.7240   365.9674  0.0000  dig_tx_crc_REGISTER_WIDTH16_INPUT_LENGTH56
u_dig_tx_pow_man_unit                2.0332      0.0     2.0332     0.0000  0.0000  dig_tx_pow_man_unit
u_dig_tx_pulse_delayed              18.2984      0.3     0.0000    18.2984  0.0000  dig_tx_pulse_delayed
u_dig_tx_reg_file                 1083.1617     17.5   406.1221   677.0396  0.0000  dig_tx_reg_file_REGISTER_DEPTH5_REGISTER_WIDTH8_PAYLOAD_WIDTH32
u_dig_tx_rst_sync_spi               19.8232      0.3     0.0000    19.8232  0.0000  dig_tx_rst_sync_test_0
u_dig_tx_rst_sync_sys               18.2984      0.3     0.0000    18.2984  0.0000  dig_tx_rst_sync_test_1
u_dig_tx_serializer                594.6970      9.6   410.6967   184.0003  0.0000  dig_tx_serializer_32_16_24_55557a
u_dig_tx_spi_clock_gating            8.3868      0.1     3.3039     5.0829  0.0000  dig_tx_clock_gating_1
u_dig_tx_sys_clock_gating            8.3868      0.1     3.3039     5.0829  0.0000  dig_tx_clock_gating_0
u_spi_slave                        996.4986     16.1   511.0836   460.0006  0.0000  spi_slave
u_spi_slave/r102                    25.4144      0.4    25.4144     0.0000  0.0000  spi_slave_DW01_inc_0
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------------------------------------------------------------
Total                                                 2793.2967  3402.4799  0.0000

1
