Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\luluj\Downloads\TP_BE_voilier\TP_BE_voilier\soc.qsys --block-symbol-file --output-directory=C:\Users\luluj\Downloads\TP_BE_voilier\TP_BE_voilier\soc --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading TP_BE_voilier/soc.qsys
Progress: Reading input file
Progress: Adding bus_avalon_0 [bus_avalon 1.0]
Progress: Parameterizing module bus_avalon_0
Progress: Adding bus_avalon_f2_0 [bus_avalon_f2 1.0]
Progress: Parameterizing module bus_avalon_f2_0
Progress: Adding bus_avalon_f7_0 [bus_avalon_f7 1.0]
Progress: Parameterizing module bus_avalon_f7_0
Progress: Adding buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\luluj\Downloads\TP_BE_voilier\TP_BE_voilier\soc.qsys --synthesis=VHDL --output-directory=C:\Users\luluj\Downloads\TP_BE_voilier\TP_BE_voilier\soc\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading TP_BE_voilier/soc.qsys
Progress: Reading input file
Progress: Adding bus_avalon_0 [bus_avalon 1.0]
Progress: Parameterizing module bus_avalon_0
Progress: Adding bus_avalon_f2_0 [bus_avalon_f2 1.0]
Progress: Parameterizing module bus_avalon_f2_0
Progress: Adding bus_avalon_f7_0 [bus_avalon_f7 1.0]
Progress: Parameterizing module bus_avalon_f7_0
Progress: Adding buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc: Generating soc "soc" for QUARTUS_SYNTH
Info: bus_avalon_0: "soc" instantiated bus_avalon "bus_avalon_0"
Info: bus_avalon_f2_0: "soc" instantiated bus_avalon_f2 "bus_avalon_f2_0"
Info: bus_avalon_f7_0: "soc" instantiated bus_avalon_f7 "bus_avalon_f7_0"
Info: buttons: Starting RTL generation for module 'soc_buttons'
Info: buttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_buttons --dir=C:/Users/luluj/AppData/Local/Temp/alt9335_2879189169625018574.dir/0005_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/luluj/AppData/Local/Temp/alt9335_2879189169625018574.dir/0005_buttons_gen//soc_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'soc_buttons'
Info: buttons: "soc" instantiated altera_avalon_pio "buttons"
Info: cpu: "soc" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'soc_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_jtag_uart --dir=C:/Users/luluj/AppData/Local/Temp/alt9335_2879189169625018574.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/luluj/AppData/Local/Temp/alt9335_2879189169625018574.dir/0006_jtag_uart_gen//soc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_jtag_uart'
Info: jtag_uart: "soc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds: Starting RTL generation for module 'soc_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_leds --dir=C:/Users/luluj/AppData/Local/Temp/alt9335_2879189169625018574.dir/0007_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/luluj/AppData/Local/Temp/alt9335_2879189169625018574.dir/0007_leds_gen//soc_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'soc_leds'
Info: leds: "soc" instantiated altera_avalon_pio "leds"
Info: ram: Starting RTL generation for module 'soc_ram'
Info: ram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_ram --dir=C:/Users/luluj/AppData/Local/Temp/alt9335_2879189169625018574.dir/0008_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/luluj/AppData/Local/Temp/alt9335_2879189169625018574.dir/0008_ram_gen//soc_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'soc_ram'
Info: ram: "soc" instantiated altera_avalon_onchip_memory2 "ram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'soc_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_cpu_cpu --dir=C:/Users/luluj/AppData/Local/Temp/alt9335_2879189169625018574.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/luluj/AppData/Local/Temp/alt9335_2879189169625018574.dir/0011_cpu_gen//soc_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.12.09 16:08:07 (*) Starting Nios II generation
Info: cpu: # 2022.12.09 16:08:07 (*)   Checking for plaintext license.
Info: cpu: # 2022.12.09 16:08:08 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.12.09 16:08:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.12.09 16:08:08 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.12.09 16:08:08 (*)   Plaintext license not found.
Info: cpu: # 2022.12.09 16:08:08 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.12.09 16:08:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.12.09 16:08:08 (*)   Creating all objects for CPU
Info: cpu: # 2022.12.09 16:08:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.12.09 16:08:09 (*)   Creating plain-text RTL
Info: cpu: # 2022.12.09 16:08:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Error: Generation stopped, 73 or more modules remaining
Info: soc: Done "soc" with 31 modules, 25 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
