// Seed: 1917178635
module module_0 (
    input supply1 id_0,
    output wand id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    input  tri1 id_2
);
  tri id_4;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  wire id_5;
  id_6 :
  assert property (@(-1 or posedge -1) id_2);
  uwire id_7, id_8;
  wire id_9;
  wire id_10;
  assign id_5 = 1;
  wire id_11;
  assign {id_8} = 1;
  wire id_12, id_13;
  wire id_14;
  wire id_15, id_16;
  wire id_17;
  wire id_18, id_19;
  tri0 id_20, id_21, id_22;
  initial id_4 = 1;
  assign id_8 = -1;
  wire id_23, id_24, id_25;
  generate
    localparam id_26 = -1;
    parameter id_27 = id_20;
  endgenerate
  wire id_28;
  supply0 id_29, id_30, id_31;
  assign id_30 = 1'b0;
endmodule
