#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000226ecc6e9d0 .scope module, "tb_regfile" "tb_regfile" 2 2;
 .timescale 0 0;
v00000226eccc7de0_0 .var "clk", 0 0;
v00000226eccc8060_0 .var "raddr1", 4 0;
v00000226eccc7a20_0 .var "raddr2", 4 0;
v00000226eccc84c0_0 .net "rdata1", 31 0, v00000226ecc5f9a0_0;  1 drivers
v00000226eccc8740_0 .net "rdata2", 31 0, v00000226ec8f6860_0;  1 drivers
v00000226eccc7d40_0 .var "re1", 0 0;
v00000226eccc7fc0_0 .var "re2", 0 0;
v00000226eccc8240_0 .var "rst", 0 0;
v00000226eccc87e0_0 .var "waddr", 4 0;
v00000226eccc7e80_0 .var "wdata", 31 0;
v00000226eccc82e0_0 .var "we", 0 0;
S_00000226ecc6eb60 .scope module, "inst_regfile" "regfile" 2 65, 3 2 0, S_00000226ecc6e9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "re1";
    .port_info 6 /INPUT 5 "raddr1";
    .port_info 7 /OUTPUT 32 "rdata1";
    .port_info 8 /INPUT 1 "re2";
    .port_info 9 /INPUT 5 "raddr2";
    .port_info 10 /OUTPUT 32 "rdata2";
v00000226ec8f6d60_0 .net "clk", 0 0, v00000226eccc7de0_0;  1 drivers
v00000226ecc57a10_0 .net "raddr1", 4 0, v00000226eccc8060_0;  1 drivers
v00000226ecc5f900_0 .net "raddr2", 4 0, v00000226eccc7a20_0;  1 drivers
v00000226ecc5f9a0_0 .var "rdata1", 31 0;
v00000226ec8f6860_0 .var "rdata2", 31 0;
v00000226ec8f6900_0 .net "re1", 0 0, v00000226eccc7d40_0;  1 drivers
v00000226eccc8100_0 .net "re2", 0 0, v00000226eccc7fc0_0;  1 drivers
v00000226eccc7980 .array "regs", 31 0, 31 0;
v00000226eccc8380_0 .net "rst", 0 0, v00000226eccc8240_0;  1 drivers
v00000226eccc78e0_0 .net "waddr", 4 0, v00000226eccc87e0_0;  1 drivers
v00000226eccc81a0_0 .net "wdata", 31 0, v00000226eccc7e80_0;  1 drivers
v00000226eccc7b60_0 .net "we", 0 0, v00000226eccc82e0_0;  1 drivers
E_00000226ecc594c0/0 .event anyedge, v00000226eccc8380_0, v00000226eccc8100_0, v00000226ecc5f900_0, v00000226eccc78e0_0;
v00000226eccc7980_0 .array/port v00000226eccc7980, 0;
v00000226eccc7980_1 .array/port v00000226eccc7980, 1;
E_00000226ecc594c0/1 .event anyedge, v00000226eccc7b60_0, v00000226eccc81a0_0, v00000226eccc7980_0, v00000226eccc7980_1;
v00000226eccc7980_2 .array/port v00000226eccc7980, 2;
v00000226eccc7980_3 .array/port v00000226eccc7980, 3;
v00000226eccc7980_4 .array/port v00000226eccc7980, 4;
v00000226eccc7980_5 .array/port v00000226eccc7980, 5;
E_00000226ecc594c0/2 .event anyedge, v00000226eccc7980_2, v00000226eccc7980_3, v00000226eccc7980_4, v00000226eccc7980_5;
v00000226eccc7980_6 .array/port v00000226eccc7980, 6;
v00000226eccc7980_7 .array/port v00000226eccc7980, 7;
v00000226eccc7980_8 .array/port v00000226eccc7980, 8;
v00000226eccc7980_9 .array/port v00000226eccc7980, 9;
E_00000226ecc594c0/3 .event anyedge, v00000226eccc7980_6, v00000226eccc7980_7, v00000226eccc7980_8, v00000226eccc7980_9;
v00000226eccc7980_10 .array/port v00000226eccc7980, 10;
v00000226eccc7980_11 .array/port v00000226eccc7980, 11;
v00000226eccc7980_12 .array/port v00000226eccc7980, 12;
v00000226eccc7980_13 .array/port v00000226eccc7980, 13;
E_00000226ecc594c0/4 .event anyedge, v00000226eccc7980_10, v00000226eccc7980_11, v00000226eccc7980_12, v00000226eccc7980_13;
v00000226eccc7980_14 .array/port v00000226eccc7980, 14;
v00000226eccc7980_15 .array/port v00000226eccc7980, 15;
v00000226eccc7980_16 .array/port v00000226eccc7980, 16;
v00000226eccc7980_17 .array/port v00000226eccc7980, 17;
E_00000226ecc594c0/5 .event anyedge, v00000226eccc7980_14, v00000226eccc7980_15, v00000226eccc7980_16, v00000226eccc7980_17;
v00000226eccc7980_18 .array/port v00000226eccc7980, 18;
v00000226eccc7980_19 .array/port v00000226eccc7980, 19;
v00000226eccc7980_20 .array/port v00000226eccc7980, 20;
v00000226eccc7980_21 .array/port v00000226eccc7980, 21;
E_00000226ecc594c0/6 .event anyedge, v00000226eccc7980_18, v00000226eccc7980_19, v00000226eccc7980_20, v00000226eccc7980_21;
v00000226eccc7980_22 .array/port v00000226eccc7980, 22;
v00000226eccc7980_23 .array/port v00000226eccc7980, 23;
v00000226eccc7980_24 .array/port v00000226eccc7980, 24;
v00000226eccc7980_25 .array/port v00000226eccc7980, 25;
E_00000226ecc594c0/7 .event anyedge, v00000226eccc7980_22, v00000226eccc7980_23, v00000226eccc7980_24, v00000226eccc7980_25;
v00000226eccc7980_26 .array/port v00000226eccc7980, 26;
v00000226eccc7980_27 .array/port v00000226eccc7980, 27;
v00000226eccc7980_28 .array/port v00000226eccc7980, 28;
v00000226eccc7980_29 .array/port v00000226eccc7980, 29;
E_00000226ecc594c0/8 .event anyedge, v00000226eccc7980_26, v00000226eccc7980_27, v00000226eccc7980_28, v00000226eccc7980_29;
v00000226eccc7980_30 .array/port v00000226eccc7980, 30;
v00000226eccc7980_31 .array/port v00000226eccc7980, 31;
E_00000226ecc594c0/9 .event anyedge, v00000226eccc7980_30, v00000226eccc7980_31;
E_00000226ecc594c0 .event/or E_00000226ecc594c0/0, E_00000226ecc594c0/1, E_00000226ecc594c0/2, E_00000226ecc594c0/3, E_00000226ecc594c0/4, E_00000226ecc594c0/5, E_00000226ecc594c0/6, E_00000226ecc594c0/7, E_00000226ecc594c0/8, E_00000226ecc594c0/9;
E_00000226ecc59a40/0 .event anyedge, v00000226eccc8380_0, v00000226ec8f6900_0, v00000226ecc57a10_0, v00000226eccc78e0_0;
E_00000226ecc59a40/1 .event anyedge, v00000226eccc7b60_0, v00000226eccc81a0_0, v00000226eccc7980_0, v00000226eccc7980_1;
E_00000226ecc59a40/2 .event anyedge, v00000226eccc7980_2, v00000226eccc7980_3, v00000226eccc7980_4, v00000226eccc7980_5;
E_00000226ecc59a40/3 .event anyedge, v00000226eccc7980_6, v00000226eccc7980_7, v00000226eccc7980_8, v00000226eccc7980_9;
E_00000226ecc59a40/4 .event anyedge, v00000226eccc7980_10, v00000226eccc7980_11, v00000226eccc7980_12, v00000226eccc7980_13;
E_00000226ecc59a40/5 .event anyedge, v00000226eccc7980_14, v00000226eccc7980_15, v00000226eccc7980_16, v00000226eccc7980_17;
E_00000226ecc59a40/6 .event anyedge, v00000226eccc7980_18, v00000226eccc7980_19, v00000226eccc7980_20, v00000226eccc7980_21;
E_00000226ecc59a40/7 .event anyedge, v00000226eccc7980_22, v00000226eccc7980_23, v00000226eccc7980_24, v00000226eccc7980_25;
E_00000226ecc59a40/8 .event anyedge, v00000226eccc7980_26, v00000226eccc7980_27, v00000226eccc7980_28, v00000226eccc7980_29;
E_00000226ecc59a40/9 .event anyedge, v00000226eccc7980_30, v00000226eccc7980_31;
E_00000226ecc59a40 .event/or E_00000226ecc59a40/0, E_00000226ecc59a40/1, E_00000226ecc59a40/2, E_00000226ecc59a40/3, E_00000226ecc59a40/4, E_00000226ecc59a40/5, E_00000226ecc59a40/6, E_00000226ecc59a40/7, E_00000226ecc59a40/8, E_00000226ecc59a40/9;
E_00000226ecc59c00 .event posedge, v00000226ec8f6d60_0;
    .scope S_00000226ecc6eb60;
T_0 ;
    %wait E_00000226ecc59c00;
    %load/vec4 v00000226eccc8380_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000226eccc7b60_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v00000226eccc78e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000226eccc81a0_0;
    %load/vec4 v00000226eccc78e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226eccc7980, 0, 4;
T_0.2 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000226ecc6eb60;
T_1 ;
    %wait E_00000226ecc59a40;
    %load/vec4 v00000226eccc8380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226ecc5f9a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000226ec8f6900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000226ecc57a10_0;
    %load/vec4 v00000226eccc78e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %load/vec4 v00000226eccc7b60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000226eccc81a0_0;
    %assign/vec4 v00000226ecc5f9a0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000226ecc57a10_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226ecc5f9a0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000226ecc57a10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000226eccc7980, 4;
    %assign/vec4 v00000226ecc5f9a0_0, 0;
T_1.8 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226ecc5f9a0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000226ecc6eb60;
T_2 ;
    %wait E_00000226ecc594c0;
    %load/vec4 v00000226eccc8380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226ec8f6860_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000226eccc8100_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v00000226ecc5f900_0;
    %load/vec4 v00000226eccc78e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.6, 4;
    %load/vec4 v00000226eccc7b60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000226eccc81a0_0;
    %assign/vec4 v00000226ec8f6860_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000226ecc5f900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226ec8f6860_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v00000226ecc5f900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000226eccc7980, 4;
    %assign/vec4 v00000226ec8f6860_0, 0;
T_2.8 ;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226ec8f6860_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000226ecc6e9d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000226eccc7de0_0, 0;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v00000226eccc7de0_0;
    %inv;
    %assign/vec4 v00000226eccc7de0_0, 0;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000226ecc6e9d0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226eccc8240_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000226eccc8240_0, 0;
    %delay 1000, 0;
    %vpi_call 2 17 "$stop" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000226ecc6e9d0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226eccc82e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226eccc7d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226eccc7fc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000226eccc87e0_0, 0, 5;
    %pushi/vec4 37785, 0, 32;
    %store/vec4 v00000226eccc7e80_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000226eccc8060_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000226eccc7a20_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000226eccc87e0_0, 0, 5;
    %pushi/vec4 37785, 0, 32;
    %store/vec4 v00000226eccc7e80_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000226eccc87e0_0, 0, 5;
    %pushi/vec4 37785, 0, 32;
    %store/vec4 v00000226eccc7e80_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000226eccc87e0_0, 0, 5;
    %pushi/vec4 37785, 0, 32;
    %store/vec4 v00000226eccc7e80_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000226eccc8060_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000226eccc87e0_0, 0, 5;
    %pushi/vec4 13074, 0, 32;
    %store/vec4 v00000226eccc7e80_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000226eccc7a20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000226eccc87e0_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000226eccc8060_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000226eccc7a20_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226eccc82e0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000226eccc87e0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000226eccc87e0_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226eccc7d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226eccc7fc0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000226ecc6e9d0;
T_6 ;
    %vpi_call 2 56 "$monitor", "we = %b \011 waddr = %h \011 wdata = %h \011 re1 = %b \011 raddr1 = %d rdata1 = %h \011 re2 = %b \011 raddr2 = %d rdata2 = %h \012", v00000226eccc82e0_0, v00000226eccc87e0_0, v00000226eccc7e80_0, v00000226eccc7d40_0, v00000226eccc8060_0, v00000226eccc84c0_0, v00000226eccc7fc0_0, v00000226eccc7a20_0, v00000226eccc8740_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000226ecc6e9d0;
T_7 ;
    %vpi_call 2 61 "$dumpfile", "./build/wave.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000226ecc6e9d0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./source/sim/tb_regfile.v";
    "./source/design/regfile.v";
