{"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"port","kind":"identifier"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortMap","text":"PortMap","preciseIdentifier":"s:11VHDLParsing7PortMapV","kind":"typeIdentifier"}]}],"kind":"declarations"}],"schemaVersion":{"major":0,"patch":0,"minor":3},"sections":[],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentInstantiation\/port","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentInstantiation"]]},"metadata":{"modules":[{"name":"VHDLParsing"}],"symbolKind":"property","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"port","kind":"identifier"},{"text":": ","kind":"text"},{"text":"PortMap","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing7PortMapV"}],"role":"symbol","title":"port","externalID":"s:11VHDLParsing22ComponentInstantiationV4portAA7PortMapVvp","roleHeading":"Instance Property"},"variants":[{"paths":["\/documentation\/vhdlparsing\/componentinstantiation\/port"],"traits":[{"interfaceLanguage":"swift"}]}],"abstract":[{"type":"text","text":"The port map for the instantiation."}],"kind":"symbol","references":{"doc://VHDLParsing/documentation/VHDLParsing/ComponentInstantiation/port":{"url":"\/documentation\/vhdlparsing\/componentinstantiation\/port","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentInstantiation\/port","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"port"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing7PortMapV","text":"PortMap"}],"role":"symbol","title":"port","abstract":[{"type":"text","text":"The port map for the instantiation."}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ComponentInstantiation":{"url":"\/documentation\/vhdlparsing\/componentinstantiation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ComponentInstantiation"}],"type":"topic","title":"ComponentInstantiation","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ComponentInstantiation"}],"abstract":[{"text":"A component instantiation in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentInstantiation","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/PortMap":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortMap","title":"PortMap","url":"\/documentation\/vhdlparsing\/portmap","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortMap"}],"navigatorTitle":[{"kind":"identifier","text":"PortMap"}],"abstract":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"port map"},{"text":" declaration in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}