Classic Timing Analyzer report for tts_bdf
Thu Aug 16 11:54:05 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From              ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 13.376 ns                        ; tts:inst|sw_st[1] ; dc_out[1]         ; clk_in     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.891 ns                        ; sw_in[0]          ; dc_out[1]         ; --         ; --       ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 223.71 MHz ( period = 4.470 ns ) ; tts:inst|sw_st[0] ; tts:inst|sw_st[5] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                   ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 223.71 MHz ( period = 4.470 ns )               ; tts:inst|sw_st[0] ; tts:inst|sw_st[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.761 ns                ;
; N/A   ; 223.71 MHz ( period = 4.470 ns )               ; tts:inst|sw_st[0] ; tts:inst|sw_st[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.761 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; tts:inst|sw_st[1] ; tts:inst|sw_st[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; tts:inst|sw_st[1] ; tts:inst|sw_st[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 237.64 MHz ( period = 4.208 ns )               ; tts:inst|sw_st[3] ; tts:inst|sw_st[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 237.64 MHz ( period = 4.208 ns )               ; tts:inst|sw_st[3] ; tts:inst|sw_st[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; tts:inst|sw_st[2] ; tts:inst|sw_st[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; tts:inst|sw_st[2] ; tts:inst|sw_st[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; tts:inst|sw_st[4] ; tts:inst|sw_st[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; tts:inst|sw_st[4] ; tts:inst|sw_st[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 249.81 MHz ( period = 4.003 ns )               ; tts:inst|sw_st[0] ; tts:inst|sw_st[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; 257.73 MHz ( period = 3.880 ns )               ; tts:inst|sw_st[0] ; tts:inst|sw_st[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.171 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns )               ; tts:inst|sw_st[1] ; tts:inst|sw_st[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.055 ns                ;
; N/A   ; 266.17 MHz ( period = 3.757 ns )               ; tts:inst|sw_st[0] ; tts:inst|sw_st[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 267.31 MHz ( period = 3.741 ns )               ; tts:inst|sw_st[3] ; tts:inst|sw_st[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 267.38 MHz ( period = 3.740 ns )               ; tts:inst|sw_st[5] ; tts:inst|sw_st[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; tts:inst|sw_st[2] ; tts:inst|sw_st[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; tts:inst|sw_st[1] ; tts:inst|sw_st[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; tts:inst|sw_st[2] ; tts:inst|sw_st[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; tts:inst|sw_st[1] ; tts:inst|sw_st[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; tts:inst|sw_st[0] ; tts:inst|sw_st[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; tts:inst|sw_st[6] ; tts:inst|sw_st[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; tts:inst|sw_st[4] ; tts:inst|sw_st[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; tts:inst|sw_st[3] ; tts:inst|sw_st[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; tts:inst|sw_st[5] ; tts:inst|sw_st[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; tts:inst|sw_st[2] ; tts:inst|sw_st[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; tts:inst|sw_st[1] ; tts:inst|sw_st[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; tts:inst|sw_st[0] ; tts:inst|sw_st[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.513 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+-------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To        ; From Clock ;
+-------+--------------+------------+-------------------+-----------+------------+
; N/A   ; None         ; 13.376 ns  ; tts:inst|sw_st[1] ; dc_out[1] ; clk_in     ;
; N/A   ; None         ; 13.273 ns  ; tts:inst|sw_st[0] ; dc_out[1] ; clk_in     ;
; N/A   ; None         ; 13.062 ns  ; tts:inst|sw_st[3] ; dc_out[1] ; clk_in     ;
; N/A   ; None         ; 13.025 ns  ; tts:inst|sw_st[2] ; dc_out[1] ; clk_in     ;
; N/A   ; None         ; 12.738 ns  ; tts:inst|sw_st[1] ; dc_out[0] ; clk_in     ;
; N/A   ; None         ; 12.710 ns  ; tts:inst|sw_st[4] ; dc_out[1] ; clk_in     ;
; N/A   ; None         ; 12.635 ns  ; tts:inst|sw_st[0] ; dc_out[0] ; clk_in     ;
; N/A   ; None         ; 12.611 ns  ; tts:inst|sw_st[5] ; dc_out[1] ; clk_in     ;
; N/A   ; None         ; 12.424 ns  ; tts:inst|sw_st[3] ; dc_out[0] ; clk_in     ;
; N/A   ; None         ; 12.387 ns  ; tts:inst|sw_st[2] ; dc_out[0] ; clk_in     ;
; N/A   ; None         ; 12.072 ns  ; tts:inst|sw_st[4] ; dc_out[0] ; clk_in     ;
; N/A   ; None         ; 11.973 ns  ; tts:inst|sw_st[5] ; dc_out[0] ; clk_in     ;
; N/A   ; None         ; 11.938 ns  ; tts:inst|sw_st[6] ; dc_out[1] ; clk_in     ;
; N/A   ; None         ; 11.300 ns  ; tts:inst|sw_st[6] ; dc_out[0] ; clk_in     ;
+-------+--------------+------------+-------------------+-----------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To        ;
+-------+-------------------+-----------------+----------+-----------+
; N/A   ; None              ; 11.891 ns       ; sw_in[0] ; dc_out[1] ;
; N/A   ; None              ; 11.563 ns       ; sw_in[2] ; dc_out[1] ;
; N/A   ; None              ; 11.466 ns       ; sw_in[1] ; dc_out[1] ;
; N/A   ; None              ; 11.291 ns       ; sw_in[4] ; dc_out[1] ;
; N/A   ; None              ; 11.253 ns       ; sw_in[0] ; dc_out[0] ;
; N/A   ; None              ; 11.216 ns       ; sw_in[5] ; dc_out[1] ;
; N/A   ; None              ; 10.925 ns       ; sw_in[2] ; dc_out[0] ;
; N/A   ; None              ; 10.828 ns       ; sw_in[1] ; dc_out[0] ;
; N/A   ; None              ; 10.747 ns       ; sw_in[3] ; dc_out[1] ;
; N/A   ; None              ; 10.653 ns       ; sw_in[4] ; dc_out[0] ;
; N/A   ; None              ; 10.578 ns       ; sw_in[5] ; dc_out[0] ;
; N/A   ; None              ; 10.109 ns       ; sw_in[3] ; dc_out[0] ;
; N/A   ; None              ; 9.755 ns        ; sw_in[6] ; dc_out[1] ;
; N/A   ; None              ; 9.117 ns        ; sw_in[6] ; dc_out[0] ;
; N/A   ; None              ; 9.054 ns        ; aw_ck_in ; dc_out[1] ;
; N/A   ; None              ; 8.843 ns        ; aw_ck_in ; dc_out[0] ;
+-------+-------------------+-----------------+----------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Aug 16 11:54:05 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tts_bdf -c tts_bdf
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 223.71 MHz between source register "tts:inst|sw_st[0]" and destination register "tts:inst|sw_st[6]" (period= 4.47 ns)
    Info: + Longest register to register delay is 3.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N8; Fanout = 6; REG Node = 'tts:inst|sw_st[0]'
        Info: 2: + IC(0.909 ns) + CELL(0.978 ns) = 1.887 ns; Loc. = LC_X9_Y7_N1; Fanout = 2; COMB Node = 'tts:inst|sw_st[1]~11'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.010 ns; Loc. = LC_X9_Y7_N2; Fanout = 2; COMB Node = 'tts:inst|sw_st[2]~9'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.133 ns; Loc. = LC_X9_Y7_N3; Fanout = 2; COMB Node = 'tts:inst|sw_st[3]~7'
        Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 2.394 ns; Loc. = LC_X9_Y7_N4; Fanout = 2; COMB Node = 'tts:inst|sw_st[4]~5'
        Info: 6: + IC(0.000 ns) + CELL(1.367 ns) = 3.761 ns; Loc. = LC_X9_Y7_N6; Fanout = 2; REG Node = 'tts:inst|sw_st[6]'
        Info: Total cell delay = 2.852 ns ( 75.83 % )
        Info: Total interconnect delay = 0.909 ns ( 24.17 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N6; Fanout = 2; REG Node = 'tts:inst|sw_st[6]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk_in" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N8; Fanout = 6; REG Node = 'tts:inst|sw_st[0]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk_in" to destination pin "dc_out[1]" through register "tts:inst|sw_st[1]" is 13.376 ns
    Info: + Longest clock path from clock "clk_in" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N1; Fanout = 5; REG Node = 'tts:inst|sw_st[1]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 9.181 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N1; Fanout = 5; REG Node = 'tts:inst|sw_st[1]'
        Info: 2: + IC(1.297 ns) + CELL(0.978 ns) = 2.275 ns; Loc. = LC_X8_Y7_N2; Fanout = 1; COMB Node = 'tts:inst|LessThan0~27'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.398 ns; Loc. = LC_X8_Y7_N3; Fanout = 1; COMB Node = 'tts:inst|LessThan0~22'
        Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 2.659 ns; Loc. = LC_X8_Y7_N4; Fanout = 1; COMB Node = 'tts:inst|LessThan0~17'
        Info: 5: + IC(0.000 ns) + CELL(0.975 ns) = 3.634 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'tts:inst|LessThan0~0'
        Info: 6: + IC(0.757 ns) + CELL(0.511 ns) = 4.902 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'tts:inst|dc_out[1]~0'
        Info: 7: + IC(1.957 ns) + CELL(2.322 ns) = 9.181 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'dc_out[1]'
        Info: Total cell delay = 5.170 ns ( 56.31 % )
        Info: Total interconnect delay = 4.011 ns ( 43.69 % )
Info: Longest tpd from source pin "sw_in[0]" to destination pin "dc_out[1]" is 11.891 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_122; Fanout = 2; PIN Node = 'sw_in[0]'
    Info: 2: + IC(2.752 ns) + CELL(0.978 ns) = 4.862 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'tts:inst|LessThan0~32'
    Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.985 ns; Loc. = LC_X8_Y7_N2; Fanout = 1; COMB Node = 'tts:inst|LessThan0~27'
    Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 5.108 ns; Loc. = LC_X8_Y7_N3; Fanout = 1; COMB Node = 'tts:inst|LessThan0~22'
    Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 5.369 ns; Loc. = LC_X8_Y7_N4; Fanout = 1; COMB Node = 'tts:inst|LessThan0~17'
    Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 6.344 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'tts:inst|LessThan0~0'
    Info: 7: + IC(0.757 ns) + CELL(0.511 ns) = 7.612 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'tts:inst|dc_out[1]~0'
    Info: 8: + IC(1.957 ns) + CELL(2.322 ns) = 11.891 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'dc_out[1]'
    Info: Total cell delay = 6.425 ns ( 54.03 % )
    Info: Total interconnect delay = 5.466 ns ( 45.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Thu Aug 16 11:54:05 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


