// Seed: 1503606915
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wor id_5 = (1);
  always @(posedge (id_0) / 1 - id_0 or posedge id_5) begin : LABEL_0
    if (1'b0) begin : LABEL_0
      wait (1);
    end
  end
endmodule
