Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Apr 01 10:08:47 2025
| Host         : LAPTOP-GPGQ1FDU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    41 |
| Minimum Number of register sites lost to control set restrictions |    86 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             160 |           56 |
| Yes          | No                    | No                     |              37 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             251 |           78 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  Clock Signal  |                             Enable Signal                            |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  DPR_CLK       |                                                                      |                                                 |                2 |              3 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/MSM/SendInterrupt                                   | mouse/Mousetrans/MSM/SR[0]                      |                1 |              4 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/Receiver/Bit_Counter[3]_i_1_n_0                     | RESET_IBUF                                      |                1 |              4 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/MSM/FSM_sequential_Curr_State[3]_i_1_n_0            | RESET_IBUF                                      |                2 |              4 |
|  CLK_IBUF_BUFG | CPU/command_reg[3][0]                                                | RESET_IBUF                                      |                1 |              4 |
|  clk_finished  |                                                                      |                                                 |                1 |              4 |
|  clk_finished  | ir/ir/Command_Counter[3]_i_1_n_0                                     | ir/ir/FSM_onehot_Curr_State_reg_n_0_[0]         |                1 |              4 |
|  CLK_IBUF_BUFG | CPU/E[1]                                                             | RESET_IBUF                                      |                1 |              4 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/Transmitter/FSM_sequential_Curr_State[3]_i_1__0_n_0 | RESET_IBUF                                      |                2 |              4 |
|  CLK_IBUF_BUFG | CPU/FSM_sequential_CurrState[4]_i_1_n_0                              | RESET_IBUF                                      |                3 |              5 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/MSM/E[0]                                            |                                                 |                1 |              6 |
|  DPR_CLK       |                                                                      | vga/sg/ADDRV[8]_i_1_n_0                         |                2 |              7 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/MSM/Mouse_Dx[7]_i_1_n_0                             | RESET_IBUF                                      |                2 |              7 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/MSM/Mouse_Dy[7]_i_1_n_0                             | RESET_IBUF                                      |                2 |              7 |
|  CLK_IBUF_BUFG | CPU/ADDR_FB_reg[8][1]                                                |                                                 |                3 |              7 |
|  DPR_CLK       |                                                                      | vga/sg/ADDRH[9]_i_1_n_0                         |                2 |              8 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/PS2_ClkFilter[7]_i_1_n_0                            |                                                 |                3 |              8 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/Receiver/Shift_Reg[7]_i_1_n_0                       | RESET_IBUF                                      |                3 |              8 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/MSM/MouseStatus_RAW_reg[7][0]                       |                                                 |                3 |              8 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/MSM/Status[7]_i_1_n_0                               | RESET_IBUF                                      |                2 |              8 |
|  CLK_IBUF_BUFG | CPU/ValueIn_reg[12][1]                                               | RESET_IBUF                                      |                2 |              8 |
|  CLK_IBUF_BUFG | CPU/ValueIn_reg[12][0]                                               | RESET_IBUF                                      |                2 |              8 |
|  CLK_IBUF_BUFG | CPU/InterruptRate_reg[7][0]                                          | RESET_IBUF                                      |                2 |              8 |
|  CLK_IBUF_BUFG | CPU/E[0]                                                             | RESET_IBUF                                      |                2 |              8 |
|  CLK_IBUF_BUFG | CPU/ADDR_FB_reg[8][0]                                                |                                                 |                2 |              8 |
|  CLK_IBUF_BUFG | CPU/CurrRegB[7]_i_1_n_0                                              | RESET_IBUF                                      |                1 |              8 |
|  CLK_IBUF_BUFG | CPU/CurrRegA[7]_i_1_n_0                                              | RESET_IBUF                                      |                3 |              8 |
|  CLK_IBUF_BUFG | CPU/CurrProgContext[7]_i_1_n_0                                       | RESET_IBUF                                      |                3 |              8 |
|  CLK_IBUF_BUFG | CPU/CurrBusDataOutWE_i_1_n_0                                         | RESET_IBUF                                      |                4 |              8 |
|  CLK_IBUF_BUFG | CPU/ALU0/E[0]                                                        | RESET_IBUF                                      |                3 |              8 |
|  DPR_CLK       |                                                                      | RESET_IBUF                                      |                3 |             10 |
|  DPR_CLK       | vga/sg/VCounter[9]_i_1_n_0                                           | RESET_IBUF                                      |                4 |             10 |
|  CLK_IBUF_BUFG |                                                                      | seg7/Inter/Bit17Counter/count_value[16]_i_1_n_0 |                4 |             16 |
|  CLK_IBUF_BUFG |                                                                      | ir/ir/clk_counter0                              |                4 |             17 |
|  CLK_IBUF_BUFG | mouse/Mousetrans/Transmitter/next_clk_out_en                         | RESET_IBUF                                      |                7 |             17 |
|  CLK_IBUF_BUFG |                                                                      | ir/ten_hz/count_value[24]_i_1_n_0               |                6 |             24 |
|  CLK_IBUF_BUFG | ir/ir/clk_count[0]_i_1_n_0                                           | clk_finished                                    |                7 |             25 |
|  CLK_IBUF_BUFG | timer/Timer[0]_i_2_n_0                                               | CPU/Timer_reg[31]                               |                8 |             32 |
|  CLK_IBUF_BUFG | timer/TargetReached1                                                 | RESET_IBUF                                      |                9 |             32 |
|  CLK_IBUF_BUFG |                                                                      |                                                 |               19 |             35 |
|  CLK_IBUF_BUFG |                                                                      | RESET_IBUF                                      |               35 |             78 |
+----------------+----------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+


