verilog work "C:/Pinardy/SUTD/Term_4/Computation Structures/1D/Github Uploads/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/shifter_3.v"
verilog work "C:/Pinardy/SUTD/Term_4/Computation Structures/1D/Github Uploads/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/reset_conditioner_6.v"
verilog work "C:/Pinardy/SUTD/Term_4/Computation Structures/1D/Github Uploads/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/multiplier_2.v"
verilog work "C:/Pinardy/SUTD/Term_4/Computation Structures/1D/Github Uploads/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/compare_5.v"
verilog work "C:/Pinardy/SUTD/Term_4/Computation Structures/1D/Github Uploads/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/boolean_4.v"
verilog work "C:/Pinardy/SUTD/Term_4/Computation Structures/1D/Github Uploads/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/adder_1.v"
verilog work "C:/Pinardy/SUTD/Term_4/Computation Structures/1D/Github Uploads/WoofComputerStructures/Tenzin/eightbitALU/work/planAhead/eightbitALU/eightbitALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
