\hypertarget{group___g_p_i_o___library}{}\section{G\+P\+I\+O\+\_\+\+Library}
\label{group___g_p_i_o___library}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___g_p_i_o___library_gad1230a811f6bc942c555ee29f8e94492}{G\+P\+I\+O\+\_\+\+P\+O\+R\+T0}~0
\item 
\#define \hyperlink{group___g_p_i_o___library_ga4135ea22c25d40b07b0a6efd9bd04afc}{G\+P\+I\+O\+\_\+\+P\+O\+R\+T1}~1
\item 
\#define \hyperlink{group___g_p_i_o___library_gafd8ac6f9c2840f934bd64c5d1afbee1b}{G\+P\+I\+O\+\_\+\+P\+O\+R\+T2}~2
\item 
\#define \hyperlink{group___g_p_i_o___library_ga3a80ea3e46215d518b8488713acc1d64}{G\+P\+I\+O\+\_\+\+P\+O\+R\+T3}~3
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___g_p_i_o___library_ga9be5db131ab65deac64ba3f32adc3e0a}{Drv\+\_\+\+G\+P\+I\+O\+\_\+init} ()
\begin{DoxyCompactList}\small\item\em Initialize G\+P\+I\+O port. \end{DoxyCompactList}\item 
void \hyperlink{group___g_p_i_o___library_gabfa3c7c5fbe5f6cc90ef6e78b2051c49}{Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init} ()
\begin{DoxyCompactList}\small\item\em De-\/\+Initialize G\+P\+I\+O port. \end{DoxyCompactList}\item 
void \hyperlink{group___g_p_i_o___library_gaa0fc19aa74a1bf75817ba137e78f7a0a}{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State} (uint8\+\_\+t port, uint8\+\_\+t pin, bool state)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+I\+O pin state. \end{DoxyCompactList}\item 
bool \hyperlink{group___g_p_i_o___library_ga3979c4c389440c603c44afef9b25c6c6}{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Get a G\+P\+I\+O pin state. \end{DoxyCompactList}\item 
void \hyperlink{group___g_p_i_o___library_gab513ddd38bb6f89dfa844fd7ab6c48dd}{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir} (uint8\+\_\+t port, uint8\+\_\+t pin, bool output)
\begin{DoxyCompactList}\small\item\em Set G\+P\+I\+O direction for a single G\+P\+I\+O pin. \end{DoxyCompactList}\item 
bool \hyperlink{group___g_p_i_o___library_gad767589a46bc6f6781d3572f68a71f1c}{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Get G\+P\+I\+O direction for a single G\+P\+I\+O pin. \end{DoxyCompactList}\item 
void \hyperlink{group___g_p_i_o___library_ga240d6ad540b4d4cc042ea7a3a5746159}{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Toggle an individual G\+P\+I\+O output to the opposite state. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\char`\"{}\char`\"{} Driver for controlling G\+P\+I\+O ports. 

\subsection{Macro Definition Documentation}
\hypertarget{group___g_p_i_o___library_gad1230a811f6bc942c555ee29f8e94492}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!G\+P\+I\+O\+\_\+\+P\+O\+R\+T0@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T0}}
\index{G\+P\+I\+O\+\_\+\+P\+O\+R\+T0@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T0}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{G\+P\+I\+O\+\_\+\+P\+O\+R\+T0}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+P\+O\+R\+T0~0}\label{group___g_p_i_o___library_gad1230a811f6bc942c555ee29f8e94492}
\hypertarget{group___g_p_i_o___library_ga4135ea22c25d40b07b0a6efd9bd04afc}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!G\+P\+I\+O\+\_\+\+P\+O\+R\+T1@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T1}}
\index{G\+P\+I\+O\+\_\+\+P\+O\+R\+T1@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T1}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{G\+P\+I\+O\+\_\+\+P\+O\+R\+T1}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+P\+O\+R\+T1~1}\label{group___g_p_i_o___library_ga4135ea22c25d40b07b0a6efd9bd04afc}
\hypertarget{group___g_p_i_o___library_gafd8ac6f9c2840f934bd64c5d1afbee1b}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!G\+P\+I\+O\+\_\+\+P\+O\+R\+T2@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T2}}
\index{G\+P\+I\+O\+\_\+\+P\+O\+R\+T2@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T2}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{G\+P\+I\+O\+\_\+\+P\+O\+R\+T2}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+P\+O\+R\+T2~2}\label{group___g_p_i_o___library_gafd8ac6f9c2840f934bd64c5d1afbee1b}
\hypertarget{group___g_p_i_o___library_ga3a80ea3e46215d518b8488713acc1d64}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!G\+P\+I\+O\+\_\+\+P\+O\+R\+T3@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T3}}
\index{G\+P\+I\+O\+\_\+\+P\+O\+R\+T3@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T3}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{G\+P\+I\+O\+\_\+\+P\+O\+R\+T3}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+P\+O\+R\+T3~3}\label{group___g_p_i_o___library_ga3a80ea3e46215d518b8488713acc1d64}


\subsection{Function Documentation}
\hypertarget{group___g_p_i_o___library_gabfa3c7c5fbe5f6cc90ef6e78b2051c49}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init@{Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init@{Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init()}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\label{group___g_p_i_o___library_gabfa3c7c5fbe5f6cc90ef6e78b2051c49}


De-\/\+Initialize G\+P\+I\+O port. 

\hypertarget{group___g_p_i_o___library_gad767589a46bc6f6781d3572f68a71f1c}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir@{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir@{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir(uint8\+\_\+t port, uint8\+\_\+t pin)}]{\setlength{\rightskip}{0pt plus 5cm}bool Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\label{group___g_p_i_o___library_gad767589a46bc6f6781d3572f68a71f1c}


Get G\+P\+I\+O direction for a single G\+P\+I\+O pin. 


\begin{DoxyParams}{Parameters}
{\em port} & Number of G\+P\+I\+O port \\
\hline
{\em pin} & Number of G\+P\+I\+O pin \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
T\+R\+U\+E in the G\+P\+I\+O is an O\+U\+T\+P\+U\+T, F\+A\+L\+S\+E if I\+N\+P\+U\+T 
\end{DoxyReturn}
\hypertarget{group___g_p_i_o___library_ga3979c4c389440c603c44afef9b25c6c6}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State@{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State@{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State(uint8\+\_\+t port, uint8\+\_\+t pin)}]{\setlength{\rightskip}{0pt plus 5cm}bool Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\label{group___g_p_i_o___library_ga3979c4c389440c603c44afef9b25c6c6}


Get a G\+P\+I\+O pin state. 


\begin{DoxyParams}{Parameters}
{\em port} & Number of G\+P\+I\+O port \\
\hline
{\em pin} & Number of G\+P\+I\+O pin \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
T\+R\+U\+E if the G\+P\+I\+O is H\+I\+G\+H, F\+A\+L\+S\+E if L\+O\+W 
\end{DoxyReturn}
\hypertarget{group___g_p_i_o___library_ga9be5db131ab65deac64ba3f32adc3e0a}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+init@{Drv\+\_\+\+G\+P\+I\+O\+\_\+init}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+init@{Drv\+\_\+\+G\+P\+I\+O\+\_\+init}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{Drv\+\_\+\+G\+P\+I\+O\+\_\+init()}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+G\+P\+I\+O\+\_\+init (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\label{group___g_p_i_o___library_ga9be5db131ab65deac64ba3f32adc3e0a}


Initialize G\+P\+I\+O port. 

\hypertarget{group___g_p_i_o___library_gab513ddd38bb6f89dfa844fd7ab6c48dd}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir(uint8\+\_\+t port, uint8\+\_\+t pin, bool output)}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{bool}]{output}
\end{DoxyParamCaption}
)}\label{group___g_p_i_o___library_gab513ddd38bb6f89dfa844fd7ab6c48dd}


Set G\+P\+I\+O direction for a single G\+P\+I\+O pin. 


\begin{DoxyParams}{Parameters}
{\em port} & Number of G\+P\+I\+O port \\
\hline
{\em pin} & Number of G\+P\+I\+O pin \\
\hline
{\em output} & T\+R\+U\+E for O\+U\+T\+P\+U\+T, F\+A\+L\+S\+E for I\+N\+P\+U\+T \\
\hline
\end{DoxyParams}
\hypertarget{group___g_p_i_o___library_gaa0fc19aa74a1bf75817ba137e78f7a0a}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State(uint8\+\_\+t port, uint8\+\_\+t pin, bool state)}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{bool}]{state}
\end{DoxyParamCaption}
)}\label{group___g_p_i_o___library_gaa0fc19aa74a1bf75817ba137e78f7a0a}


Set a G\+P\+I\+O pin state. 


\begin{DoxyParams}{Parameters}
{\em port} & Number of G\+P\+I\+O port \\
\hline
{\em pin} & Number of G\+P\+I\+O pin \\
\hline
{\em state} & T\+R\+U\+E for H\+I\+G\+H, F\+A\+L\+S\+E for L\+O\+W\\
\hline
{\em port} & Number of G\+P\+I\+O port \\
\hline
{\em pin} & Number of G\+P\+I\+O pin \\
\hline
{\em state} & T\+R\+U\+E for H\+I\+G\+H, F\+A\+L\+S\+E for L\+O\+W \\
\hline
\end{DoxyParams}
\hypertarget{group___g_p_i_o___library_ga240d6ad540b4d4cc042ea7a3a5746159}{}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle(uint8\+\_\+t port, uint8\+\_\+t pin)}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\label{group___g_p_i_o___library_ga240d6ad540b4d4cc042ea7a3a5746159}


Toggle an individual G\+P\+I\+O output to the opposite state. 


\begin{DoxyParams}{Parameters}
{\em port} & Number of G\+P\+I\+O port \\
\hline
{\em pin} & Number of G\+P\+I\+O pin \\
\hline
\end{DoxyParams}
