

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Wed Mar 16 13:52:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.565 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                            |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_nnlayer_Pipeline_VITIS_LOOP_33_1_fu_88                  |nnlayer_Pipeline_VITIS_LOOP_33_1                  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98  |nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_110                 |nnlayer_Pipeline_VITIS_LOOP_10_1                  |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     13|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       67|    1|     680|    951|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    128|    -|
|Register         |        -|    -|      60|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       67|    2|     740|   1092|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       23|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                             |control_s_axi                                     |       67|   0|  421|  402|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_110                 |nnlayer_Pipeline_VITIS_LOOP_10_1                  |        0|   0|   23|  109|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_33_1_fu_88                  |nnlayer_Pipeline_VITIS_LOOP_33_1                  |        0|   0|   35|   74|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98  |nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3  |        0|   1|  201|  366|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                  |       67|   1|  680|  951|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U12  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state8_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_124_p2              |      icmp|   0|  0|  11|           8|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  13|           9|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  48|          9|    1|          9|
    |output_r_address0  |  20|          4|    8|         32|
    |output_r_ce0       |  20|          4|    1|          4|
    |output_r_d0        |  20|          4|   16|         64|
    |output_r_we0       |  20|          4|    1|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         25|   27|        113|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |   8|   0|    8|          0|
    |bound_reg_156                                                            |  32|   0|   32|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_110_ap_start_reg                 |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_33_1_fu_88_ap_start_reg                  |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln47_reg_152                                                        |   1|   0|    1|          0|
    |numOfOutNeurons_read_reg_136                                             |  16|   0|   16|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  60|   0|   60|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|   18|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|   18|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

