<profile>

<section name = "Vitis HLS Report for 'foo_m'" level="0">
<item name = "Date">Sun Dec 11 11:12:53 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">lab5_z1</item>
<item name = "Solution">sol4_fifo (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xa7a12t-csg325-1Q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="clk">10.00 ns, 8.470 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">65541, 65541, 0.655 ms, 0.655 ms, 65538, 65538, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Loop_Loop1_proc_U0">Loop_Loop1_proc, 65537, 65537, 0.655 ms, 0.655 ms, 65537, 65537, no</column>
<column name="split_U0">split, 32769, 32769, 0.328 ms, 0.328 ms, 32769, 32769, no</column>
<column name="Loop_Loop2_proc_U0">Loop_Loop2_proc, 49153, 49153, 0.492 ms, 0.492 ms, 49153, 49153, no</column>
<column name="Loop_Loop3_proc_U0">Loop_Loop3_proc, 32769, 32769, 0.328 ms, 0.328 ms, 32769, 32769, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">96, -, 489, 246, -</column>
<column name="Instance">-, 4, 271, 459, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">240, 10, 4, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Loop_Loop1_proc_U0">Loop_Loop1_proc, 0, 3, 86, 119, 0</column>
<column name="Loop_Loop2_proc_U0">Loop_Loop2_proc, 0, 1, 99, 108, 0</column>
<column name="Loop_Loop3_proc_U0">Loop_Loop3_proc, 0, 0, 66, 122, 0</column>
<column name="split_U0">split, 0, 0, 20, 110, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="temp1_U">32, 163, 0, -, 16384, 32, 524288</column>
<column name="temp2_U">32, 163, 0, -, 16384, 32, 524288</column>
<column name="temp3_U">32, 163, 0, -, 16384, 32, 524288</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="split_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_hs, foo_m, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_hs, foo_m, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, foo_m, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, foo_m, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, foo_m, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, foo_m, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, foo_m, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, foo_m, return value</column>
<column name="data_in_address0">out, 14, ap_memory, data_in, array</column>
<column name="data_in_ce0">out, 1, ap_memory, data_in, array</column>
<column name="data_in_d0">out, 32, ap_memory, data_in, array</column>
<column name="data_in_q0">in, 32, ap_memory, data_in, array</column>
<column name="data_in_we0">out, 1, ap_memory, data_in, array</column>
<column name="data_in_address1">out, 14, ap_memory, data_in, array</column>
<column name="data_in_ce1">out, 1, ap_memory, data_in, array</column>
<column name="data_in_d1">out, 32, ap_memory, data_in, array</column>
<column name="data_in_q1">in, 32, ap_memory, data_in, array</column>
<column name="data_in_we1">out, 1, ap_memory, data_in, array</column>
<column name="scale">in, 32, ap_none, scale, scalar</column>
<column name="data_out1_address0">out, 14, ap_memory, data_out1, array</column>
<column name="data_out1_ce0">out, 1, ap_memory, data_out1, array</column>
<column name="data_out1_d0">out, 32, ap_memory, data_out1, array</column>
<column name="data_out1_q0">in, 32, ap_memory, data_out1, array</column>
<column name="data_out1_we0">out, 1, ap_memory, data_out1, array</column>
<column name="data_out1_address1">out, 14, ap_memory, data_out1, array</column>
<column name="data_out1_ce1">out, 1, ap_memory, data_out1, array</column>
<column name="data_out1_d1">out, 32, ap_memory, data_out1, array</column>
<column name="data_out1_q1">in, 32, ap_memory, data_out1, array</column>
<column name="data_out1_we1">out, 1, ap_memory, data_out1, array</column>
<column name="data_out2_address0">out, 14, ap_memory, data_out2, array</column>
<column name="data_out2_ce0">out, 1, ap_memory, data_out2, array</column>
<column name="data_out2_d0">out, 32, ap_memory, data_out2, array</column>
<column name="data_out2_q0">in, 32, ap_memory, data_out2, array</column>
<column name="data_out2_we0">out, 1, ap_memory, data_out2, array</column>
<column name="data_out2_address1">out, 14, ap_memory, data_out2, array</column>
<column name="data_out2_ce1">out, 1, ap_memory, data_out2, array</column>
<column name="data_out2_d1">out, 32, ap_memory, data_out2, array</column>
<column name="data_out2_q1">in, 32, ap_memory, data_out2, array</column>
<column name="data_out2_we1">out, 1, ap_memory, data_out2, array</column>
</table>
</item>
</section>
</profile>
