-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--cntr[24] is cntr[24] at FF_X11_Y1_N43
--register power-up is low

cntr[24] = DFFEAS(A1L2, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L2 is Add0~1 at LABCELL_X11_Y1_N42
A1L2_adder_eqn = ( cntr[24] ) + ( GND ) + ( A1L7 );
A1L2 = SUM(A1L2_adder_eqn);


--RC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X17_Y8_N17
--register power-up is low

RC1_W_alu_result[5] = DFFEAS(RC1L318, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X17_Y8_N8
--register power-up is low

RC1_W_alu_result[4] = DFFEAS(RC1L317, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X23_Y8_N37
--register power-up is low

RC1_W_alu_result[12] = DFFEAS(RC1L325, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X17_Y8_N37
--register power-up is low

RC1_W_alu_result[11] = DFFEAS(RC1L324, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X17_Y8_N10
--register power-up is low

RC1_W_alu_result[10] = DFFEAS(RC1L323, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X17_Y8_N40
--register power-up is low

RC1_W_alu_result[9] = DFFEAS(RC1L322, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X17_Y8_N55
--register power-up is low

RC1_W_alu_result[8] = DFFEAS(RC1L321, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X17_Y8_N13
--register power-up is low

RC1_W_alu_result[7] = DFFEAS(RC1L320, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X23_Y8_N43
--register power-up is low

RC1_W_alu_result[6] = DFFEAS(RC1L319, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X23_Y8_N16
--register power-up is low

RC1_W_alu_result[15] = DFFEAS(RC1L328, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X23_Y8_N31
--register power-up is low

RC1_W_alu_result[14] = DFFEAS(RC1L327, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X23_Y8_N52
--register power-up is low

RC1_W_alu_result[13] = DFFEAS(RC1L326, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X23_Y8_N19
--register power-up is low

RC1_W_alu_result[16] = DFFEAS(RC1L329, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X23_Y8_N25
--register power-up is low

RC1_W_alu_result[3] = DFFEAS(RC1L316, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X23_Y8_N58
--register power-up is low

RC1_W_alu_result[2] = DFFEAS(RC1L315, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--CB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X2_Y4_N14
--register power-up is low

CB1_td_shift[0] = AMPP_FUNCTION(A1L105, CB1L81, !N1_clr_reg, !Q1_state[4], CB1L68);


--ND1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X1_Y5_N14
--register power-up is low

ND1_sr[1] = DFFEAS(ND1L59, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--A1L6 is Add0~5 at LABCELL_X11_Y1_N39
A1L6_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add0~6 at LABCELL_X11_Y1_N39
A1L7_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L7 = CARRY(A1L7_adder_eqn);


--XC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[0] = XC2_q_b[0]_PORT_B_data_out[0];

--XC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[31] = XC2_q_b[0]_PORT_B_data_out[31];

--XC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[30] = XC2_q_b[0]_PORT_B_data_out[30];

--XC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[29] = XC2_q_b[0]_PORT_B_data_out[29];

--XC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[28] = XC2_q_b[0]_PORT_B_data_out[28];

--XC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[27] = XC2_q_b[0]_PORT_B_data_out[27];

--XC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[26] = XC2_q_b[0]_PORT_B_data_out[26];

--XC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[25] = XC2_q_b[0]_PORT_B_data_out[25];

--XC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[24] = XC2_q_b[0]_PORT_B_data_out[24];

--XC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[23] = XC2_q_b[0]_PORT_B_data_out[23];

--XC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[22] = XC2_q_b[0]_PORT_B_data_out[22];

--XC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[21] = XC2_q_b[0]_PORT_B_data_out[21];

--XC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[20] = XC2_q_b[0]_PORT_B_data_out[20];

--XC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[19] = XC2_q_b[0]_PORT_B_data_out[19];

--XC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[18] = XC2_q_b[0]_PORT_B_data_out[18];

--XC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[17] = XC2_q_b[0]_PORT_B_data_out[17];

--XC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[16] = XC2_q_b[0]_PORT_B_data_out[16];

--XC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[15] = XC2_q_b[0]_PORT_B_data_out[15];

--XC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[14] = XC2_q_b[0]_PORT_B_data_out[14];

--XC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[13] = XC2_q_b[0]_PORT_B_data_out[13];

--XC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[12] = XC2_q_b[0]_PORT_B_data_out[12];

--XC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[11] = XC2_q_b[0]_PORT_B_data_out[11];

--XC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[10] = XC2_q_b[0]_PORT_B_data_out[10];

--XC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[9] = XC2_q_b[0]_PORT_B_data_out[9];

--XC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[8] = XC2_q_b[0]_PORT_B_data_out[8];

--XC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[7] = XC2_q_b[0]_PORT_B_data_out[7];

--XC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[6] = XC2_q_b[0]_PORT_B_data_out[6];

--XC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[5] = XC2_q_b[0]_PORT_B_data_out[5];

--XC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[4] = XC2_q_b[0]_PORT_B_data_out[4];

--XC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[3] = XC2_q_b[0]_PORT_B_data_out[3];

--XC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[2] = XC2_q_b[0]_PORT_B_data_out[2];

--XC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y7_N0
XC2_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = GLOBAL(A1L123);
XC2_q_b[0]_clock_1 = GLOBAL(A1L123);
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[1] = XC2_q_b[0]_PORT_B_data_out[1];


--RC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X18_Y8_N41
--register power-up is low

RC1_E_shift_rot_result[5] = DFFEAS(RC1L456, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[5],  ,  , RC1_E_new_inst);


--RC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X21_Y8_N49
--register power-up is low

RC1_E_src2[5] = DFFEAS(RC1L528, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[5],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X22_Y8_N18
RC1L62_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[5]) ) + ( RC1_E_src1[5] ) + ( RC1L67 );
RC1L62 = SUM(RC1L62_adder_eqn);

--RC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X22_Y8_N18
RC1L63_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[5]) ) + ( RC1_E_src1[5] ) + ( RC1L67 );
RC1L63 = CARRY(RC1L63_adder_eqn);


--RC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X18_Y8_N10
--register power-up is low

RC1_E_shift_rot_result[4] = DFFEAS(RC1L455, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[4],  ,  , RC1_E_new_inst);


--RC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X22_Y8_N15
RC1L66_adder_eqn = ( RC1_E_src1[4] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[4]) ) + ( RC1L115 );
RC1L66 = SUM(RC1L66_adder_eqn);

--RC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X22_Y8_N15
RC1L67_adder_eqn = ( RC1_E_src1[4] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[4]) ) + ( RC1L115 );
RC1L67 = CARRY(RC1L67_adder_eqn);


--RC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X18_Y8_N25
--register power-up is low

RC1_E_shift_rot_result[12] = DFFEAS(RC1L463, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[12],  ,  , RC1_E_new_inst);


--RC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X21_Y8_N10
--register power-up is low

RC1_E_src2[12] = DFFEAS(RC1L542, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[12],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X22_Y8_N39
RC1L70_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[12]) ) + ( RC1_E_src1[12] ) + ( RC1L75 );
RC1L70 = SUM(RC1L70_adder_eqn);

--RC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X22_Y8_N39
RC1L71_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[12]) ) + ( RC1_E_src1[12] ) + ( RC1L75 );
RC1L71 = CARRY(RC1L71_adder_eqn);


--RC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X18_Y8_N23
--register power-up is low

RC1_E_shift_rot_result[11] = DFFEAS(RC1L462, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[11],  ,  , RC1_E_new_inst);


--RC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X21_Y8_N4
--register power-up is low

RC1_E_src2[11] = DFFEAS(RC1L540, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[11],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X22_Y8_N36
RC1L74_adder_eqn = ( RC1_E_src1[11] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[11]) ) + ( RC1L79 );
RC1L74 = SUM(RC1L74_adder_eqn);

--RC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X22_Y8_N36
RC1L75_adder_eqn = ( RC1_E_src1[11] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[11]) ) + ( RC1L79 );
RC1L75 = CARRY(RC1L75_adder_eqn);


--RC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X18_Y8_N19
--register power-up is low

RC1_E_shift_rot_result[10] = DFFEAS(RC1L461, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[10],  ,  , RC1_E_new_inst);


--RC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X21_Y8_N19
--register power-up is low

RC1_E_src2[10] = DFFEAS(RC1L538, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[10],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X22_Y8_N33
RC1L78_adder_eqn = ( RC1_E_src1[10] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[10]) ) + ( RC1L83 );
RC1L78 = SUM(RC1L78_adder_eqn);

--RC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X22_Y8_N33
RC1L79_adder_eqn = ( RC1_E_src1[10] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[10]) ) + ( RC1L83 );
RC1L79 = CARRY(RC1L79_adder_eqn);


--RC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X18_Y8_N53
--register power-up is low

RC1_E_shift_rot_result[9] = DFFEAS(RC1L460, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[9],  ,  , RC1_E_new_inst);


--RC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X21_Y8_N37
--register power-up is low

RC1_E_src2[9] = DFFEAS(RC1L536, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[9],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X22_Y8_N30
RC1L82_adder_eqn = ( RC1_E_src1[9] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[9]) ) + ( RC1L87 );
RC1L82 = SUM(RC1L82_adder_eqn);

--RC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X22_Y8_N30
RC1L83_adder_eqn = ( RC1_E_src1[9] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[9]) ) + ( RC1L87 );
RC1L83 = CARRY(RC1L83_adder_eqn);


--RC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X18_Y8_N50
--register power-up is low

RC1_E_shift_rot_result[8] = DFFEAS(RC1L459, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[8],  ,  , RC1_E_new_inst);


--RC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X21_Y8_N46
--register power-up is low

RC1_E_src2[8] = DFFEAS(RC1L534, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[8],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X22_Y8_N27
RC1L86_adder_eqn = ( RC1_E_src1[8] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[8]) ) + ( RC1L91 );
RC1L86 = SUM(RC1L86_adder_eqn);

--RC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X22_Y8_N27
RC1L87_adder_eqn = ( RC1_E_src1[8] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[8]) ) + ( RC1L91 );
RC1L87 = CARRY(RC1L87_adder_eqn);


--RC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X18_Y8_N47
--register power-up is low

RC1_E_shift_rot_result[7] = DFFEAS(RC1L458, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[7],  ,  , RC1_E_new_inst);


--RC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X21_Y8_N13
--register power-up is low

RC1_E_src2[7] = DFFEAS(RC1L532, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[7],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X22_Y8_N24
RC1L90_adder_eqn = ( RC1L493Q ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[7]) ) + ( RC1L95 );
RC1L90 = SUM(RC1L90_adder_eqn);

--RC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X22_Y8_N24
RC1L91_adder_eqn = ( RC1L493Q ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[7]) ) + ( RC1L95 );
RC1L91 = CARRY(RC1L91_adder_eqn);


--RC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X18_Y8_N44
--register power-up is low

RC1_E_shift_rot_result[6] = DFFEAS(RC1L457, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[6],  ,  , RC1_E_new_inst);


--RC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X21_Y8_N58
--register power-up is low

RC1_E_src2[6] = DFFEAS(RC1L530, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[6],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X22_Y8_N21
RC1L94_adder_eqn = ( RC1_E_src1[6] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[6]) ) + ( RC1L63 );
RC1L94 = SUM(RC1L94_adder_eqn);

--RC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X22_Y8_N21
RC1L95_adder_eqn = ( RC1_E_src1[6] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[6]) ) + ( RC1L63 );
RC1L95 = CARRY(RC1L95_adder_eqn);


--RC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X24_Y7_N5
--register power-up is low

RC1_E_shift_rot_result[15] = DFFEAS(RC1L466, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[15],  ,  , RC1_E_new_inst);


--RC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X21_Y8_N25
--register power-up is low

RC1_E_src2[15] = DFFEAS(RC1L549, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[15],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X22_Y8_N48
RC1L98_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[15]) ) + ( RC1_E_src1[15] ) + ( RC1L103 );
RC1L98 = SUM(RC1L98_adder_eqn);

--RC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X22_Y8_N48
RC1L99_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[15]) ) + ( RC1_E_src1[15] ) + ( RC1L103 );
RC1L99 = CARRY(RC1L99_adder_eqn);


--RC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X18_Y8_N2
--register power-up is low

RC1_E_shift_rot_result[14] = DFFEAS(RC1L465, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[14],  ,  , RC1_E_new_inst);


--RC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X21_Y8_N28
--register power-up is low

RC1_E_src2[14] = DFFEAS(RC1L546, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[14],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X22_Y8_N45
RC1L102_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[14]) ) + ( RC1_E_src1[14] ) + ( RC1L107 );
RC1L102 = SUM(RC1L102_adder_eqn);

--RC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X22_Y8_N45
RC1L103_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[14]) ) + ( RC1_E_src1[14] ) + ( RC1L107 );
RC1L103 = CARRY(RC1L103_adder_eqn);


--RC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X18_Y8_N28
--register power-up is low

RC1_E_shift_rot_result[13] = DFFEAS(RC1L464, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[13],  ,  , RC1_E_new_inst);


--RC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X21_Y8_N31
--register power-up is low

RC1_E_src2[13] = DFFEAS(RC1L544, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[13],  , RC1L548, !RC1_R_src2_use_imm);


--RC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X22_Y8_N42
RC1L106_adder_eqn = ( RC1_E_src1[13] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[13]) ) + ( RC1L71 );
RC1L106 = SUM(RC1L106_adder_eqn);

--RC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X22_Y8_N42
RC1L107_adder_eqn = ( RC1_E_src1[13] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[13]) ) + ( RC1L71 );
RC1L107 = CARRY(RC1L107_adder_eqn);


--RC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X24_Y7_N47
--register power-up is low

RC1_E_shift_rot_result[16] = DFFEAS(RC1L467, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[16],  ,  , RC1_E_new_inst);


--RC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X21_Y7_N49
--register power-up is low

RC1_E_src2[16] = DFFEAS(RC1L755, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X22_Y8_N51
RC1L110_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[16]) ) + ( RC1_E_src1[16] ) + ( RC1L99 );
RC1L110 = SUM(RC1L110_adder_eqn);

--RC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X22_Y8_N51
RC1L111_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[16]) ) + ( RC1_E_src1[16] ) + ( RC1L99 );
RC1L111 = CARRY(RC1L111_adder_eqn);


--RC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X18_Y8_N38
--register power-up is low

RC1_E_shift_rot_result[3] = DFFEAS(RC1L454, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[3],  ,  , RC1_E_new_inst);


--RC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X22_Y8_N12
RC1L114_adder_eqn = ( RC1_E_src1[3] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[3]) ) + ( RC1L119 );
RC1L114 = SUM(RC1L114_adder_eqn);

--RC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X22_Y8_N12
RC1L115_adder_eqn = ( RC1_E_src1[3] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[3]) ) + ( RC1L119 );
RC1L115 = CARRY(RC1L115_adder_eqn);


--RC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X18_Y8_N7
--register power-up is low

RC1_E_shift_rot_result[2] = DFFEAS(RC1L453, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[2],  ,  , RC1_E_new_inst);


--RC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X22_Y8_N9
RC1L118_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[2]) ) + ( RC1_E_src1[2] ) + ( RC1L123 );
RC1L118 = SUM(RC1L118_adder_eqn);

--RC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X22_Y8_N9
RC1L119_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[2]) ) + ( RC1_E_src1[2] ) + ( RC1L123 );
RC1L119 = CARRY(RC1L119_adder_eqn);


--RC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X16_Y7_N25
--register power-up is low

RC1_R_ctrl_st = DFFEAS(RC1L250, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , !RC1_D_iw[2],  );


--CB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X2_Y4_N8
--register power-up is low

CB1_count[1] = AMPP_FUNCTION(A1L105, CB1_count[0], !N1_clr_reg, !Q1_state[4], GND, CB1L68);


--CB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X3_Y4_N38
--register power-up is low

CB1_td_shift[9] = AMPP_FUNCTION(A1L105, CB1L82, !N1_clr_reg, !Q1_state[4], CB1L68);


--ND1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X1_Y5_N17
--register power-up is low

ND1_sr[2] = DFFEAS(ND1L60, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--AD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X2_Y5_N53
--register power-up is low

AD1_break_readreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[0],  , AD1L5, VCC);


--cntr[23] is cntr[23] at FF_X11_Y1_N41
--register power-up is low

cntr[23] = DFFEAS(A1L6, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L10 is Add0~9 at LABCELL_X11_Y1_N36
A1L10_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add0~10 at LABCELL_X11_Y1_N36
A1L11_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L11 = CARRY(A1L11_adder_eqn);


--RC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X17_Y6_N50
--register power-up is low

RC1_av_ld_byte0_data[0] = DFFEAS(FC1_src_data[0], GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L887, RC1_av_ld_byte1_data[0],  ,  , RC1L1001);


--RC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X23_Y8_N29
--register power-up is low

RC1_W_alu_result[0] = DFFEAS(RC1L313, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X18_Y6_N49
--register power-up is low

RC1_D_iw[22] = DFFEAS(RC1L653, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X18_Y6_N10
--register power-up is low

RC1_D_iw[23] = DFFEAS(RC1L654, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X18_Y6_N40
--register power-up is low

RC1_D_iw[24] = DFFEAS(RC1L655, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X10_Y6_N38
--register power-up is low

RC1_D_iw[25] = DFFEAS(RC1L656, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X15_Y7_N28
--register power-up is low

RC1_D_iw[26] = DFFEAS(RC1L657, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X15_Y7_N58
--register power-up is low

RC1_D_iw[12] = DFFEAS(RC1L643, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X15_Y7_N40
--register power-up is low

RC1_D_iw[14] = DFFEAS(RC1L645, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X18_Y6_N22
--register power-up is low

RC1_D_iw[0] = DFFEAS(RC1L631, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X18_Y6_N17
--register power-up is low

RC1_D_iw[2] = DFFEAS(RC1L633, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X18_Y6_N52
--register power-up is low

RC1_D_iw[9] = DFFEAS(RC1L640, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X12_Y8_N9
RC1L2_adder_eqn = ( RC1_F_pc[3] ) + ( GND ) + ( RC1L7 );
RC1L2 = SUM(RC1L2_adder_eqn);

--RC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X12_Y8_N9
RC1L3_adder_eqn = ( RC1_F_pc[3] ) + ( GND ) + ( RC1L7 );
RC1L3 = CARRY(RC1L3_adder_eqn);


--RC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X10_Y6_N40
--register power-up is low

RC1_D_iw[10] = DFFEAS(RC1L641, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X18_Y6_N43
--register power-up is low

RC1_D_iw[8] = DFFEAS(RC1L639, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X12_Y8_N6
RC1L6_adder_eqn = ( RC1_F_pc[2] ) + ( GND ) + ( RC1L55 );
RC1L6 = SUM(RC1L6_adder_eqn);

--RC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X12_Y8_N6
RC1L7_adder_eqn = ( RC1_F_pc[2] ) + ( GND ) + ( RC1L55 );
RC1L7 = CARRY(RC1L7_adder_eqn);


--RC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X12_Y8_N30
RC1L10_adder_eqn = ( RC1_F_pc[10] ) + ( GND ) + ( RC1L15 );
RC1L10 = SUM(RC1L10_adder_eqn);

--RC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X12_Y8_N30
RC1L11_adder_eqn = ( RC1_F_pc[10] ) + ( GND ) + ( RC1L15 );
RC1L11 = CARRY(RC1L11_adder_eqn);


--RC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X18_Y6_N37
--register power-up is low

RC1_D_iw[17] = DFFEAS(RC1L648, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X12_Y8_N27
RC1L14_adder_eqn = ( RC1_F_pc[9] ) + ( GND ) + ( RC1L19 );
RC1L14 = SUM(RC1L14_adder_eqn);

--RC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X12_Y8_N27
RC1L15_adder_eqn = ( RC1_F_pc[9] ) + ( GND ) + ( RC1L19 );
RC1L15 = CARRY(RC1L15_adder_eqn);


--RC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X12_Y8_N24
RC1L18_adder_eqn = ( RC1_F_pc[8] ) + ( GND ) + ( RC1L23 );
RC1L18 = SUM(RC1L18_adder_eqn);

--RC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X12_Y8_N24
RC1L19_adder_eqn = ( RC1_F_pc[8] ) + ( GND ) + ( RC1L23 );
RC1L19 = CARRY(RC1L19_adder_eqn);


--RC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X12_Y8_N21
RC1L22_adder_eqn = ( RC1_F_pc[7] ) + ( GND ) + ( RC1L27 );
RC1L22 = SUM(RC1L22_adder_eqn);

--RC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X12_Y8_N21
RC1L23_adder_eqn = ( RC1_F_pc[7] ) + ( GND ) + ( RC1L27 );
RC1L23 = CARRY(RC1L23_adder_eqn);


--RC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X12_Y8_N18
RC1L26_adder_eqn = ( RC1_F_pc[6] ) + ( GND ) + ( RC1L31 );
RC1L26 = SUM(RC1L26_adder_eqn);

--RC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X12_Y8_N18
RC1L27_adder_eqn = ( RC1_F_pc[6] ) + ( GND ) + ( RC1L31 );
RC1L27 = CARRY(RC1L27_adder_eqn);


--RC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X12_Y8_N15
RC1L30_adder_eqn = ( RC1_F_pc[5] ) + ( GND ) + ( RC1L35 );
RC1L30 = SUM(RC1L30_adder_eqn);

--RC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X12_Y8_N15
RC1L31_adder_eqn = ( RC1_F_pc[5] ) + ( GND ) + ( RC1L35 );
RC1L31 = CARRY(RC1L31_adder_eqn);


--RC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X12_Y8_N12
RC1L34_adder_eqn = ( RC1_F_pc[4] ) + ( GND ) + ( RC1L3 );
RC1L34 = SUM(RC1L34_adder_eqn);

--RC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X12_Y8_N12
RC1L35_adder_eqn = ( RC1_F_pc[4] ) + ( GND ) + ( RC1L3 );
RC1L35 = CARRY(RC1L35_adder_eqn);


--RC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X12_Y8_N39
RC1L38_adder_eqn = ( !RC1_F_pc[13] ) + ( GND ) + ( RC1L43 );
RC1L38 = SUM(RC1L38_adder_eqn);

--RC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X12_Y8_N39
RC1L39_adder_eqn = ( !RC1_F_pc[13] ) + ( GND ) + ( RC1L43 );
RC1L39 = CARRY(RC1L39_adder_eqn);


--RC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X12_Y8_N36
RC1L42_adder_eqn = ( RC1_F_pc[12] ) + ( GND ) + ( RC1L47 );
RC1L42 = SUM(RC1L42_adder_eqn);

--RC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X12_Y8_N36
RC1L43_adder_eqn = ( RC1_F_pc[12] ) + ( GND ) + ( RC1L47 );
RC1L43 = CARRY(RC1L43_adder_eqn);


--RC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X12_Y8_N33
RC1L46_adder_eqn = ( RC1_F_pc[11] ) + ( GND ) + ( RC1L11 );
RC1L46 = SUM(RC1L46_adder_eqn);

--RC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at LABCELL_X12_Y8_N33
RC1L47_adder_eqn = ( RC1_F_pc[11] ) + ( GND ) + ( RC1L11 );
RC1L47 = CARRY(RC1L47_adder_eqn);


--RC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X24_Y7_N44
--register power-up is low

RC1_E_shift_rot_result[17] = DFFEAS(RC1L468, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[17],  ,  , RC1_E_new_inst);


--RC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X12_Y8_N42
RC1L50_adder_eqn = ( RC1_F_pc[14] ) + ( GND ) + ( RC1L39 );
RC1L50 = SUM(RC1L50_adder_eqn);


--RC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X18_Y6_N25
--register power-up is low

RC1_D_iw[6] = DFFEAS(RC1L637, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X12_Y8_N3
RC1L54_adder_eqn = ( RC1_F_pc[1] ) + ( GND ) + ( RC1L59 );
RC1L54 = SUM(RC1L54_adder_eqn);

--RC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X12_Y8_N3
RC1L55_adder_eqn = ( RC1_F_pc[1] ) + ( GND ) + ( RC1L59 );
RC1L55 = CARRY(RC1L55_adder_eqn);


--RC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X18_Y6_N28
--register power-up is low

RC1_D_iw[7] = DFFEAS(RC1L638, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X24_Y7_N1
--register power-up is low

RC1_E_shift_rot_result[1] = DFFEAS(RC1L452, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[1],  ,  , RC1_E_new_inst);


--RC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at LABCELL_X12_Y8_N0
RC1L58_adder_eqn = ( RC1_F_pc[0] ) + ( VCC ) + ( !VCC );
RC1L58 = SUM(RC1L58_adder_eqn);

--RC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at LABCELL_X12_Y8_N0
RC1L59_adder_eqn = ( RC1_F_pc[0] ) + ( VCC ) + ( !VCC );
RC1L59 = CARRY(RC1L59_adder_eqn);


--RC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X22_Y8_N6
RC1L122_adder_eqn = ( RC1_E_src1[1] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[1]) ) + ( RC1L131 );
RC1L122 = SUM(RC1L122_adder_eqn);

--RC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at LABCELL_X22_Y8_N6
RC1L123_adder_eqn = ( RC1_E_src1[1] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[1]) ) + ( RC1L131 );
RC1L123 = CARRY(RC1L123_adder_eqn);


--RC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X13_Y8_N49
--register power-up is low

RC1_F_pc[10] = DFFEAS(RC1L688, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X13_Y8_N35
--register power-up is low

RC1_F_pc[14] = DFFEAS(RC1L692, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X13_Y8_N31
--register power-up is low

RC1_F_pc[12] = DFFEAS(RC1L690, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X13_Y8_N52
--register power-up is low

RC1_F_pc[11] = DFFEAS(RC1L689, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X13_Y8_N37
--register power-up is low

RC1_F_pc[9] = DFFEAS(RC1L687, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X16_Y6_N13
--register power-up is low

RC1_av_ld_byte0_data[1] = DFFEAS(FC1_src_data[1], GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L887, RC1_av_ld_byte1_data[1],  ,  , RC1L1001);


--RC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X23_Y7_N1
--register power-up is low

RC1_W_alu_result[1] = DFFEAS(RC1L314, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X17_Y6_N10
--register power-up is low

RC1_av_ld_byte0_data[2] = DFFEAS(FC1_src_data[2], GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L887, RC1_av_ld_byte1_data[2],  ,  , RC1L1001);


--RC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X16_Y6_N55
--register power-up is low

RC1_av_ld_byte0_data[3] = DFFEAS(FC1_src_data[3], GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L887, RC1_av_ld_byte1_data[3],  ,  , RC1L1001);


--RC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X16_Y6_N1
--register power-up is low

RC1_av_ld_byte0_data[4] = DFFEAS(FC1L18, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L887, RC1_av_ld_byte1_data[4],  ,  , RC1L1001);


--RC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X16_Y6_N31
--register power-up is low

RC1_av_ld_byte0_data[5] = DFFEAS(FC1L20, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L887, RC1_av_ld_byte1_data[5],  ,  , RC1L1001);


--RC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X17_Y6_N4
--register power-up is low

RC1_av_ld_byte0_data[6] = DFFEAS(FC1L22, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L887, RC1_av_ld_byte1_data[6],  ,  , RC1L1001);


--CB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X2_Y4_N1
--register power-up is low

CB1_count[0] = AMPP_FUNCTION(A1L105, CB1L19, !N1_clr_reg, !Q1_state[4], CB1L68);


--CB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X2_Y4_N32
--register power-up is low

CB1_td_shift[10] = AMPP_FUNCTION(A1L105, CB1L79, !N1_clr_reg, !Q1_state[4], CB1L68);


--CB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X2_Y4_N28
--register power-up is low

CB1_count[8] = AMPP_FUNCTION(A1L105, CB1_count[7], !N1_clr_reg, !Q1_state[4], GND, CB1L68);


--ND1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X1_Y5_N8
--register power-up is low

ND1_sr[3] = DFFEAS(ND1L61, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--AD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X2_Y6_N41
--register power-up is low

AD1_break_readreg[1] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[1],  , AD1L5, VCC);


--KD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X4_Y5_N37
--register power-up is low

KD1_MonDReg[1] = DFFEAS(KD1L52, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[1],  , KD1L92, !MD1_take_action_ocimem_b);


--WD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[0] = WD1_q_a[0]_PORT_A_data_out[0];

--WD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[23] = WD1_q_a[0]_PORT_A_data_out[17];

--WD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[22] = WD1_q_a[0]_PORT_A_data_out[16];

--WD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[21] = WD1_q_a[0]_PORT_A_data_out[15];

--WD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[20] = WD1_q_a[0]_PORT_A_data_out[14];

--WD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[19] = WD1_q_a[0]_PORT_A_data_out[13];

--WD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[18] = WD1_q_a[0]_PORT_A_data_out[12];

--WD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[17] = WD1_q_a[0]_PORT_A_data_out[11];

--WD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[16] = WD1_q_a[0]_PORT_A_data_out[10];

--WD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[7] = WD1_q_a[0]_PORT_A_data_out[7];

--WD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[6] = WD1_q_a[0]_PORT_A_data_out[6];

--WD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[5] = WD1_q_a[0]_PORT_A_data_out[5];

--WD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[4] = WD1_q_a[0]_PORT_A_data_out[4];

--WD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[3] = WD1_q_a[0]_PORT_A_data_out[3];

--WD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[2] = WD1_q_a[0]_PORT_A_data_out[2];

--WD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y5_N0
WD1_q_a[0]_PORT_A_data_in = BUS(KD1L156, KD1L157, KD1L158, KD1L159, KD1L160, KD1L161, KD1L162, KD1L163, , , KD1L172, KD1L173, KD1L174, KD1L175, KD1L176, KD1L177, KD1L178, KD1L179, , );
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L188;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L188;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = BUS(KD1L151, KD1L153);
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = GLOBAL(A1L123);
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[1] = WD1_q_a[0]_PORT_A_data_out[1];


--KD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X7_Y5_N31
--register power-up is low

KD1_MonAReg[2] = DFFEAS(KD1L7, GLOBAL(A1L123),  ,  , MD1L64, MD1_jdo[26],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X7_Y5_N37
--register power-up is low

KD1_MonAReg[4] = DFFEAS(KD1L11, GLOBAL(A1L123),  ,  , MD1L64, MD1_jdo[28],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X7_Y5_N34
--register power-up is low

KD1_MonAReg[3] = DFFEAS(KD1L15, GLOBAL(A1L123),  ,  , MD1L64, MD1_jdo[27],  ,  , MD1_take_action_ocimem_a);


--cntr[22] is cntr[22] at FF_X11_Y1_N38
--register power-up is low

cntr[22] = DFFEAS(A1L10, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L14 is Add0~13 at LABCELL_X11_Y1_N33
A1L14_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add0~14 at LABCELL_X11_Y1_N33
A1L15_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L15 = CARRY(A1L15_adder_eqn);


--RC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X11_Y6_N14
--register power-up is low

RC1_E_shift_rot_cnt[4] = DFFEAS(RC1L197, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src2[4],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X18_Y8_N59
--register power-up is low

RC1_E_shift_rot_cnt[3] = DFFEAS(RC1L198, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src2[3],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X18_Y8_N55
--register power-up is low

RC1_E_shift_rot_cnt[2] = DFFEAS(RC1L199, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src2[2],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X18_Y8_N14
--register power-up is low

RC1_E_shift_rot_cnt[1] = DFFEAS(RC1L200, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src2[1],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X23_Y6_N49
--register power-up is low

RC1_E_shift_rot_cnt[0] = DFFEAS(RC1L396, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1L395,  ,  , !RC1_E_new_inst);


--XB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X9_Y2_N37
--register power-up is low

XB1_av_readdata_pre[0] = DFFEAS(XB1L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2_q_b[0],  ,  , U1_read_0);


--XD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[0]_PORT_A_data_in = UB2L25;
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = !X1L3;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = X1L3;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[0] = XD1_q_a[0]_PORT_A_data_out[0];


--RC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X22_Y7_N39
RC1L126_adder_eqn = ( RC1_E_alu_sub ) + ( GND ) + ( RC1L135 );
RC1L126 = SUM(RC1L126_adder_eqn);


--RC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X25_Y8_N49
--register power-up is low

RC1_E_src1[1] = DFFEAS(RC1L486, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L517,  );


--RC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X21_Y7_N19
--register power-up is low

RC1_E_src2[24] = DFFEAS(RC1L763, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X25_Y7_N25
--register power-up is low

RC1_E_src1[24] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[24],  , RC1L517, VCC);


--RC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X21_Y7_N25
--register power-up is low

RC1_E_src2[22] = DFFEAS(RC1L761, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X22_Y7_N44
--register power-up is low

RC1_E_src1[22] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[22],  , RC1L517, VCC);


--RC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X21_Y7_N28
--register power-up is low

RC1_E_src2[21] = DFFEAS(RC1L760, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X22_Y7_N47
--register power-up is low

RC1_E_src1[21] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[21],  , RC1L517, VCC);


--RC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X21_Y7_N58
--register power-up is low

RC1_E_src2[20] = DFFEAS(RC1L759, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X22_Y7_N50
--register power-up is low

RC1_E_src1[20] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[20],  , RC1L517, VCC);


--RC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X21_Y7_N13
--register power-up is low

RC1_E_src2[19] = DFFEAS(RC1L758, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X22_Y7_N53
--register power-up is low

RC1_E_src1[19] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[19],  , RC1L517, VCC);


--RC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X21_Y7_N31
--register power-up is low

RC1_E_src2[18] = DFFEAS(RC1L757, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X25_Y7_N11
--register power-up is low

RC1_E_src1[18] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[18],  , RC1L517, VCC);


--RC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X21_Y7_N41
--register power-up is low

RC1_E_src2[17] = DFFEAS(RC1L756, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X25_Y7_N4
--register power-up is low

RC1_E_src1[17] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[17],  , RC1L517, VCC);


--RC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X21_Y7_N10
--register power-up is low

RC1_E_src2[25] = DFFEAS(RC1L764, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X25_Y7_N35
--register power-up is low

RC1_E_src1[25] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[25],  , RC1L517, VCC);


--RC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X21_Y7_N22
--register power-up is low

RC1_E_src2[23] = DFFEAS(RC1L762, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X25_Y7_N52
--register power-up is low

RC1_E_src1[23] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[23],  , RC1L517, VCC);


--RC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X21_Y7_N4
--register power-up is low

RC1_E_src2[27] = DFFEAS(RC1L766, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X25_Y7_N19
--register power-up is low

RC1_E_src1[27] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[27],  , RC1L517, VCC);


--RC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X21_Y7_N43
--register power-up is low

RC1_E_src2[26] = DFFEAS(RC1L765, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X25_Y7_N23
--register power-up is low

RC1_E_src1[26] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[26],  , RC1L517, VCC);


--RC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X21_Y7_N16
--register power-up is low

RC1_E_src2[29] = DFFEAS(RC1L768, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X25_Y7_N41
--register power-up is low

RC1_E_src1[29] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[29],  , RC1L517, VCC);


--RC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X21_Y7_N34
--register power-up is low

RC1_E_src2[28] = DFFEAS(RC1L767, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X25_Y7_N38
--register power-up is low

RC1_E_src1[28] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[28],  , RC1L517, VCC);


--RC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X10_Y7_N29
--register power-up is low

RC1_E_src1[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[0],  , RC1L517, VCC);


--RC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X22_Y7_N56
--register power-up is low

RC1_E_src1[31] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[31],  , RC1L517, VCC);


--RC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X21_Y7_N37
--register power-up is low

RC1_E_src2[30] = DFFEAS(RC1L769, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L771,  );


--RC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X22_Y7_N59
--register power-up is low

RC1_E_src1[30] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[30],  , RC1L517, VCC);


--RC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X12_Y7_N26
--register power-up is low

RC1_W_estatus_reg = DFFEAS(RC1L826, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_E_valid_from_R, RC1_W_status_reg_pie,  ,  , RC1_R_ctrl_exception);


--RC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X24_Y7_N16
--register power-up is low

RC1_E_shift_rot_result[0] = DFFEAS(RC1L451, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[0],  ,  , RC1_E_new_inst);


--RC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X22_Y8_N3
RC1L130_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[0]) ) + ( RC1_E_src1[0] ) + ( RC1L139 );
RC1L130 = SUM(RC1L130_adder_eqn);

--RC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X22_Y8_N3
RC1L131_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[0]) ) + ( RC1_E_src1[0] ) + ( RC1L139 );
RC1L131 = CARRY(RC1L131_adder_eqn);


--XD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[22]_PORT_A_data_in = UB2L26;
XD1_q_a[22]_PORT_A_data_in_reg = DFFE(XD1_q_a[22]_PORT_A_data_in, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[22]_PORT_A_address_reg = DFFE(XD1_q_a[22]_PORT_A_address, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_write_enable = !X1L3;
XD1_q_a[22]_PORT_A_write_enable_reg = DFFE(XD1_q_a[22]_PORT_A_write_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_read_enable = X1L3;
XD1_q_a[22]_PORT_A_read_enable_reg = DFFE(XD1_q_a[22]_PORT_A_read_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[22]_PORT_A_byte_mask, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_clock_0 = GLOBAL(A1L123);
XD1_q_a[22]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[22]_PORT_A_data_out = MEMORY(XD1_q_a[22]_PORT_A_data_in_reg, , XD1_q_a[22]_PORT_A_address_reg, , XD1_q_a[22]_PORT_A_write_enable_reg, XD1_q_a[22]_PORT_A_read_enable_reg, , , XD1_q_a[22]_PORT_A_byte_mask_reg, , XD1_q_a[22]_clock_0, , XD1_q_a[22]_clock_enable_0, , , , , );
XD1_q_a[22] = XD1_q_a[22]_PORT_A_data_out[0];


--XD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[23]_PORT_A_data_in = UB2L27;
XD1_q_a[23]_PORT_A_data_in_reg = DFFE(XD1_q_a[23]_PORT_A_data_in, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[23]_PORT_A_address_reg = DFFE(XD1_q_a[23]_PORT_A_address, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_write_enable = !X1L3;
XD1_q_a[23]_PORT_A_write_enable_reg = DFFE(XD1_q_a[23]_PORT_A_write_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_read_enable = X1L3;
XD1_q_a[23]_PORT_A_read_enable_reg = DFFE(XD1_q_a[23]_PORT_A_read_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[23]_PORT_A_byte_mask, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_clock_0 = GLOBAL(A1L123);
XD1_q_a[23]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[23]_PORT_A_data_out = MEMORY(XD1_q_a[23]_PORT_A_data_in_reg, , XD1_q_a[23]_PORT_A_address_reg, , XD1_q_a[23]_PORT_A_write_enable_reg, XD1_q_a[23]_PORT_A_read_enable_reg, , , XD1_q_a[23]_PORT_A_byte_mask_reg, , XD1_q_a[23]_clock_0, , XD1_q_a[23]_clock_enable_0, , , , , );
XD1_q_a[23] = XD1_q_a[23]_PORT_A_data_out[0];


--XD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24] at M10K_X14_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[24]_PORT_A_data_in = UB2L28;
XD1_q_a[24]_PORT_A_data_in_reg = DFFE(XD1_q_a[24]_PORT_A_data_in, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[24]_PORT_A_address_reg = DFFE(XD1_q_a[24]_PORT_A_address, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_write_enable = !X1L3;
XD1_q_a[24]_PORT_A_write_enable_reg = DFFE(XD1_q_a[24]_PORT_A_write_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_read_enable = X1L3;
XD1_q_a[24]_PORT_A_read_enable_reg = DFFE(XD1_q_a[24]_PORT_A_read_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[24]_PORT_A_byte_mask, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_clock_0 = GLOBAL(A1L123);
XD1_q_a[24]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[24]_PORT_A_data_out = MEMORY(XD1_q_a[24]_PORT_A_data_in_reg, , XD1_q_a[24]_PORT_A_address_reg, , XD1_q_a[24]_PORT_A_write_enable_reg, XD1_q_a[24]_PORT_A_read_enable_reg, , , XD1_q_a[24]_PORT_A_byte_mask_reg, , XD1_q_a[24]_clock_0, , XD1_q_a[24]_clock_enable_0, , , , , );
XD1_q_a[24] = XD1_q_a[24]_PORT_A_data_out[0];


--XD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25] at M10K_X14_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[25]_PORT_A_data_in = UB2L29;
XD1_q_a[25]_PORT_A_data_in_reg = DFFE(XD1_q_a[25]_PORT_A_data_in, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[25]_PORT_A_address_reg = DFFE(XD1_q_a[25]_PORT_A_address, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_write_enable = !X1L3;
XD1_q_a[25]_PORT_A_write_enable_reg = DFFE(XD1_q_a[25]_PORT_A_write_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_read_enable = X1L3;
XD1_q_a[25]_PORT_A_read_enable_reg = DFFE(XD1_q_a[25]_PORT_A_read_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[25]_PORT_A_byte_mask, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_clock_0 = GLOBAL(A1L123);
XD1_q_a[25]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[25]_PORT_A_data_out = MEMORY(XD1_q_a[25]_PORT_A_data_in_reg, , XD1_q_a[25]_PORT_A_address_reg, , XD1_q_a[25]_PORT_A_write_enable_reg, XD1_q_a[25]_PORT_A_read_enable_reg, , , XD1_q_a[25]_PORT_A_byte_mask_reg, , XD1_q_a[25]_clock_0, , XD1_q_a[25]_clock_enable_0, , , , , );
XD1_q_a[25] = XD1_q_a[25]_PORT_A_data_out[0];


--XD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26] at M10K_X5_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[26]_PORT_A_data_in = UB2L30;
XD1_q_a[26]_PORT_A_data_in_reg = DFFE(XD1_q_a[26]_PORT_A_data_in, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[26]_PORT_A_address_reg = DFFE(XD1_q_a[26]_PORT_A_address, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_write_enable = !X1L3;
XD1_q_a[26]_PORT_A_write_enable_reg = DFFE(XD1_q_a[26]_PORT_A_write_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_read_enable = X1L3;
XD1_q_a[26]_PORT_A_read_enable_reg = DFFE(XD1_q_a[26]_PORT_A_read_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[26]_PORT_A_byte_mask, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_clock_0 = GLOBAL(A1L123);
XD1_q_a[26]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[26]_PORT_A_data_out = MEMORY(XD1_q_a[26]_PORT_A_data_in_reg, , XD1_q_a[26]_PORT_A_address_reg, , XD1_q_a[26]_PORT_A_write_enable_reg, XD1_q_a[26]_PORT_A_read_enable_reg, , , XD1_q_a[26]_PORT_A_byte_mask_reg, , XD1_q_a[26]_clock_0, , XD1_q_a[26]_clock_enable_0, , , , , );
XD1_q_a[26] = XD1_q_a[26]_PORT_A_data_out[0];


--XD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11] at M10K_X5_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[11]_PORT_A_data_in = UB2L31;
XD1_q_a[11]_PORT_A_data_in_reg = DFFE(XD1_q_a[11]_PORT_A_data_in, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[11]_PORT_A_address_reg = DFFE(XD1_q_a[11]_PORT_A_address, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_write_enable = !X1L3;
XD1_q_a[11]_PORT_A_write_enable_reg = DFFE(XD1_q_a[11]_PORT_A_write_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_read_enable = X1L3;
XD1_q_a[11]_PORT_A_read_enable_reg = DFFE(XD1_q_a[11]_PORT_A_read_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[11]_PORT_A_byte_mask, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_clock_0 = GLOBAL(A1L123);
XD1_q_a[11]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[11]_PORT_A_data_out = MEMORY(XD1_q_a[11]_PORT_A_data_in_reg, , XD1_q_a[11]_PORT_A_address_reg, , XD1_q_a[11]_PORT_A_write_enable_reg, XD1_q_a[11]_PORT_A_read_enable_reg, , , XD1_q_a[11]_PORT_A_byte_mask_reg, , XD1_q_a[11]_clock_0, , XD1_q_a[11]_clock_enable_0, , , , , );
XD1_q_a[11] = XD1_q_a[11]_PORT_A_data_out[0];


--XD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[12]_PORT_A_data_in = UB2L32;
XD1_q_a[12]_PORT_A_data_in_reg = DFFE(XD1_q_a[12]_PORT_A_data_in, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[12]_PORT_A_address_reg = DFFE(XD1_q_a[12]_PORT_A_address, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_write_enable = !X1L3;
XD1_q_a[12]_PORT_A_write_enable_reg = DFFE(XD1_q_a[12]_PORT_A_write_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_read_enable = X1L3;
XD1_q_a[12]_PORT_A_read_enable_reg = DFFE(XD1_q_a[12]_PORT_A_read_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[12]_PORT_A_byte_mask, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_clock_0 = GLOBAL(A1L123);
XD1_q_a[12]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[12]_PORT_A_data_out = MEMORY(XD1_q_a[12]_PORT_A_data_in_reg, , XD1_q_a[12]_PORT_A_address_reg, , XD1_q_a[12]_PORT_A_write_enable_reg, XD1_q_a[12]_PORT_A_read_enable_reg, , , XD1_q_a[12]_PORT_A_byte_mask_reg, , XD1_q_a[12]_clock_0, , XD1_q_a[12]_clock_enable_0, , , , , );
XD1_q_a[12] = XD1_q_a[12]_PORT_A_data_out[0];


--XD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13] at M10K_X5_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[13]_PORT_A_data_in = UB2L33;
XD1_q_a[13]_PORT_A_data_in_reg = DFFE(XD1_q_a[13]_PORT_A_data_in, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[13]_PORT_A_address_reg = DFFE(XD1_q_a[13]_PORT_A_address, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_write_enable = !X1L3;
XD1_q_a[13]_PORT_A_write_enable_reg = DFFE(XD1_q_a[13]_PORT_A_write_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_read_enable = X1L3;
XD1_q_a[13]_PORT_A_read_enable_reg = DFFE(XD1_q_a[13]_PORT_A_read_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[13]_PORT_A_byte_mask, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_clock_0 = GLOBAL(A1L123);
XD1_q_a[13]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[13]_PORT_A_data_out = MEMORY(XD1_q_a[13]_PORT_A_data_in_reg, , XD1_q_a[13]_PORT_A_address_reg, , XD1_q_a[13]_PORT_A_write_enable_reg, XD1_q_a[13]_PORT_A_read_enable_reg, , , XD1_q_a[13]_PORT_A_byte_mask_reg, , XD1_q_a[13]_clock_0, , XD1_q_a[13]_clock_enable_0, , , , , );
XD1_q_a[13] = XD1_q_a[13]_PORT_A_data_out[0];


--XD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14] at M10K_X5_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[14]_PORT_A_data_in = UB2L34;
XD1_q_a[14]_PORT_A_data_in_reg = DFFE(XD1_q_a[14]_PORT_A_data_in, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[14]_PORT_A_address_reg = DFFE(XD1_q_a[14]_PORT_A_address, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_write_enable = !X1L3;
XD1_q_a[14]_PORT_A_write_enable_reg = DFFE(XD1_q_a[14]_PORT_A_write_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_read_enable = X1L3;
XD1_q_a[14]_PORT_A_read_enable_reg = DFFE(XD1_q_a[14]_PORT_A_read_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[14]_PORT_A_byte_mask, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_clock_0 = GLOBAL(A1L123);
XD1_q_a[14]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[14]_PORT_A_data_out = MEMORY(XD1_q_a[14]_PORT_A_data_in_reg, , XD1_q_a[14]_PORT_A_address_reg, , XD1_q_a[14]_PORT_A_write_enable_reg, XD1_q_a[14]_PORT_A_read_enable_reg, , , XD1_q_a[14]_PORT_A_byte_mask_reg, , XD1_q_a[14]_clock_0, , XD1_q_a[14]_clock_enable_0, , , , , );
XD1_q_a[14] = XD1_q_a[14]_PORT_A_data_out[0];


--XD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15] at M10K_X5_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[15]_PORT_A_data_in = UB2L35;
XD1_q_a[15]_PORT_A_data_in_reg = DFFE(XD1_q_a[15]_PORT_A_data_in, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[15]_PORT_A_address_reg = DFFE(XD1_q_a[15]_PORT_A_address, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_write_enable = !X1L3;
XD1_q_a[15]_PORT_A_write_enable_reg = DFFE(XD1_q_a[15]_PORT_A_write_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_read_enable = X1L3;
XD1_q_a[15]_PORT_A_read_enable_reg = DFFE(XD1_q_a[15]_PORT_A_read_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[15]_PORT_A_byte_mask, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_clock_0 = GLOBAL(A1L123);
XD1_q_a[15]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[15]_PORT_A_data_out = MEMORY(XD1_q_a[15]_PORT_A_data_in_reg, , XD1_q_a[15]_PORT_A_address_reg, , XD1_q_a[15]_PORT_A_write_enable_reg, XD1_q_a[15]_PORT_A_read_enable_reg, , , XD1_q_a[15]_PORT_A_byte_mask_reg, , XD1_q_a[15]_clock_0, , XD1_q_a[15]_clock_enable_0, , , , , );
XD1_q_a[15] = XD1_q_a[15]_PORT_A_data_out[0];


--XD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16] at M10K_X14_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[16]_PORT_A_data_in = UB2L36;
XD1_q_a[16]_PORT_A_data_in_reg = DFFE(XD1_q_a[16]_PORT_A_data_in, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[16]_PORT_A_address_reg = DFFE(XD1_q_a[16]_PORT_A_address, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_write_enable = !X1L3;
XD1_q_a[16]_PORT_A_write_enable_reg = DFFE(XD1_q_a[16]_PORT_A_write_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_read_enable = X1L3;
XD1_q_a[16]_PORT_A_read_enable_reg = DFFE(XD1_q_a[16]_PORT_A_read_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[16]_PORT_A_byte_mask, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_clock_0 = GLOBAL(A1L123);
XD1_q_a[16]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[16]_PORT_A_data_out = MEMORY(XD1_q_a[16]_PORT_A_data_in_reg, , XD1_q_a[16]_PORT_A_address_reg, , XD1_q_a[16]_PORT_A_write_enable_reg, XD1_q_a[16]_PORT_A_read_enable_reg, , , XD1_q_a[16]_PORT_A_byte_mask_reg, , XD1_q_a[16]_clock_0, , XD1_q_a[16]_clock_enable_0, , , , , );
XD1_q_a[16] = XD1_q_a[16]_PORT_A_data_out[0];


--XD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1] at M10K_X14_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[1]_PORT_A_data_in = UB2L37;
XD1_q_a[1]_PORT_A_data_in_reg = DFFE(XD1_q_a[1]_PORT_A_data_in, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[1]_PORT_A_address_reg = DFFE(XD1_q_a[1]_PORT_A_address, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_write_enable = !X1L3;
XD1_q_a[1]_PORT_A_write_enable_reg = DFFE(XD1_q_a[1]_PORT_A_write_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_read_enable = X1L3;
XD1_q_a[1]_PORT_A_read_enable_reg = DFFE(XD1_q_a[1]_PORT_A_read_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[1]_PORT_A_byte_mask, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_clock_0 = GLOBAL(A1L123);
XD1_q_a[1]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[1]_PORT_A_data_out = MEMORY(XD1_q_a[1]_PORT_A_data_in_reg, , XD1_q_a[1]_PORT_A_address_reg, , XD1_q_a[1]_PORT_A_write_enable_reg, XD1_q_a[1]_PORT_A_read_enable_reg, , , XD1_q_a[1]_PORT_A_byte_mask_reg, , XD1_q_a[1]_clock_0, , XD1_q_a[1]_clock_enable_0, , , , , );
XD1_q_a[1] = XD1_q_a[1]_PORT_A_data_out[0];


--XD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2] at M10K_X14_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[2]_PORT_A_data_in = UB2L38;
XD1_q_a[2]_PORT_A_data_in_reg = DFFE(XD1_q_a[2]_PORT_A_data_in, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[2]_PORT_A_address_reg = DFFE(XD1_q_a[2]_PORT_A_address, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_write_enable = !X1L3;
XD1_q_a[2]_PORT_A_write_enable_reg = DFFE(XD1_q_a[2]_PORT_A_write_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_read_enable = X1L3;
XD1_q_a[2]_PORT_A_read_enable_reg = DFFE(XD1_q_a[2]_PORT_A_read_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[2]_PORT_A_byte_mask, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_clock_0 = GLOBAL(A1L123);
XD1_q_a[2]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[2]_PORT_A_data_out = MEMORY(XD1_q_a[2]_PORT_A_data_in_reg, , XD1_q_a[2]_PORT_A_address_reg, , XD1_q_a[2]_PORT_A_write_enable_reg, XD1_q_a[2]_PORT_A_read_enable_reg, , , XD1_q_a[2]_PORT_A_byte_mask_reg, , XD1_q_a[2]_clock_0, , XD1_q_a[2]_clock_enable_0, , , , , );
XD1_q_a[2] = XD1_q_a[2]_PORT_A_data_out[0];


--XD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3] at M10K_X14_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[3]_PORT_A_data_in = UB2L39;
XD1_q_a[3]_PORT_A_data_in_reg = DFFE(XD1_q_a[3]_PORT_A_data_in, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[3]_PORT_A_address_reg = DFFE(XD1_q_a[3]_PORT_A_address, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_write_enable = !X1L3;
XD1_q_a[3]_PORT_A_write_enable_reg = DFFE(XD1_q_a[3]_PORT_A_write_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_read_enable = X1L3;
XD1_q_a[3]_PORT_A_read_enable_reg = DFFE(XD1_q_a[3]_PORT_A_read_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[3]_PORT_A_byte_mask, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_clock_0 = GLOBAL(A1L123);
XD1_q_a[3]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[3]_PORT_A_data_out = MEMORY(XD1_q_a[3]_PORT_A_data_in_reg, , XD1_q_a[3]_PORT_A_address_reg, , XD1_q_a[3]_PORT_A_write_enable_reg, XD1_q_a[3]_PORT_A_read_enable_reg, , , XD1_q_a[3]_PORT_A_byte_mask_reg, , XD1_q_a[3]_clock_0, , XD1_q_a[3]_clock_enable_0, , , , , );
XD1_q_a[3] = XD1_q_a[3]_PORT_A_data_out[0];


--XD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4] at M10K_X26_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[4]_PORT_A_data_in = UB2L40;
XD1_q_a[4]_PORT_A_data_in_reg = DFFE(XD1_q_a[4]_PORT_A_data_in, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[4]_PORT_A_address_reg = DFFE(XD1_q_a[4]_PORT_A_address, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_write_enable = !X1L3;
XD1_q_a[4]_PORT_A_write_enable_reg = DFFE(XD1_q_a[4]_PORT_A_write_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_read_enable = X1L3;
XD1_q_a[4]_PORT_A_read_enable_reg = DFFE(XD1_q_a[4]_PORT_A_read_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[4]_PORT_A_byte_mask, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_clock_0 = GLOBAL(A1L123);
XD1_q_a[4]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[4]_PORT_A_data_out = MEMORY(XD1_q_a[4]_PORT_A_data_in_reg, , XD1_q_a[4]_PORT_A_address_reg, , XD1_q_a[4]_PORT_A_write_enable_reg, XD1_q_a[4]_PORT_A_read_enable_reg, , , XD1_q_a[4]_PORT_A_byte_mask_reg, , XD1_q_a[4]_clock_0, , XD1_q_a[4]_clock_enable_0, , , , , );
XD1_q_a[4] = XD1_q_a[4]_PORT_A_data_out[0];


--XD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5] at M10K_X26_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[5]_PORT_A_data_in = UB2L41;
XD1_q_a[5]_PORT_A_data_in_reg = DFFE(XD1_q_a[5]_PORT_A_data_in, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[5]_PORT_A_address_reg = DFFE(XD1_q_a[5]_PORT_A_address, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_write_enable = !X1L3;
XD1_q_a[5]_PORT_A_write_enable_reg = DFFE(XD1_q_a[5]_PORT_A_write_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_read_enable = X1L3;
XD1_q_a[5]_PORT_A_read_enable_reg = DFFE(XD1_q_a[5]_PORT_A_read_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[5]_PORT_A_byte_mask, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_clock_0 = GLOBAL(A1L123);
XD1_q_a[5]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[5]_PORT_A_data_out = MEMORY(XD1_q_a[5]_PORT_A_data_in_reg, , XD1_q_a[5]_PORT_A_address_reg, , XD1_q_a[5]_PORT_A_write_enable_reg, XD1_q_a[5]_PORT_A_read_enable_reg, , , XD1_q_a[5]_PORT_A_byte_mask_reg, , XD1_q_a[5]_clock_0, , XD1_q_a[5]_clock_enable_0, , , , , );
XD1_q_a[5] = XD1_q_a[5]_PORT_A_data_out[0];


--XD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9] at M10K_X5_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[9]_PORT_A_data_in = UB2L42;
XD1_q_a[9]_PORT_A_data_in_reg = DFFE(XD1_q_a[9]_PORT_A_data_in, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[9]_PORT_A_address_reg = DFFE(XD1_q_a[9]_PORT_A_address, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_write_enable = !X1L3;
XD1_q_a[9]_PORT_A_write_enable_reg = DFFE(XD1_q_a[9]_PORT_A_write_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_read_enable = X1L3;
XD1_q_a[9]_PORT_A_read_enable_reg = DFFE(XD1_q_a[9]_PORT_A_read_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[9]_PORT_A_byte_mask, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_clock_0 = GLOBAL(A1L123);
XD1_q_a[9]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[9]_PORT_A_data_out = MEMORY(XD1_q_a[9]_PORT_A_data_in_reg, , XD1_q_a[9]_PORT_A_address_reg, , XD1_q_a[9]_PORT_A_write_enable_reg, XD1_q_a[9]_PORT_A_read_enable_reg, , , XD1_q_a[9]_PORT_A_byte_mask_reg, , XD1_q_a[9]_clock_0, , XD1_q_a[9]_clock_enable_0, , , , , );
XD1_q_a[9] = XD1_q_a[9]_PORT_A_data_out[0];


--RC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X12_Y8_N52
--register power-up is low

RC1_F_pc[3] = DFFEAS(RC1L693, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid, VCC,  ,  , RC1_R_ctrl_exception);


--RC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X10_Y6_N7
--register power-up is low

RC1_D_iw[27] = DFFEAS(RC1L658, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X18_Y6_N13
--register power-up is low

RC1_D_iw[28] = DFFEAS(RC1L659, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X18_Y6_N46
--register power-up is low

RC1_D_iw[29] = DFFEAS(RC1L660, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X18_Y6_N7
--register power-up is low

RC1_D_iw[30] = DFFEAS(RC1L661, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--RC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X18_Y6_N31
--register power-up is low

RC1_D_iw[31] = DFFEAS(RC1L662, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  , RC1L1069,  );


--XD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10] at M10K_X5_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[10]_PORT_A_data_in = UB2L43;
XD1_q_a[10]_PORT_A_data_in_reg = DFFE(XD1_q_a[10]_PORT_A_data_in, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[10]_PORT_A_address_reg = DFFE(XD1_q_a[10]_PORT_A_address, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_write_enable = !X1L3;
XD1_q_a[10]_PORT_A_write_enable_reg = DFFE(XD1_q_a[10]_PORT_A_write_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_read_enable = X1L3;
XD1_q_a[10]_PORT_A_read_enable_reg = DFFE(XD1_q_a[10]_PORT_A_read_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[10]_PORT_A_byte_mask, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_clock_0 = GLOBAL(A1L123);
XD1_q_a[10]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[10]_PORT_A_data_out = MEMORY(XD1_q_a[10]_PORT_A_data_in_reg, , XD1_q_a[10]_PORT_A_address_reg, , XD1_q_a[10]_PORT_A_write_enable_reg, XD1_q_a[10]_PORT_A_read_enable_reg, , , XD1_q_a[10]_PORT_A_byte_mask_reg, , XD1_q_a[10]_clock_0, , XD1_q_a[10]_clock_enable_0, , , , , );
XD1_q_a[10] = XD1_q_a[10]_PORT_A_data_out[0];


--XD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[8]_PORT_A_data_in = UB2L44;
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = !X1L3;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = X1L3;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[8] = XD1_q_a[8]_PORT_A_data_out[0];


--RC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X13_Y8_N22
--register power-up is low

RC1_F_pc[2] = DFFEAS(RC1L681, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--XD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18] at M10K_X14_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[18]_PORT_A_data_in = UB2L45;
XD1_q_a[18]_PORT_A_data_in_reg = DFFE(XD1_q_a[18]_PORT_A_data_in, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[18]_PORT_A_address_reg = DFFE(XD1_q_a[18]_PORT_A_address, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_write_enable = !X1L3;
XD1_q_a[18]_PORT_A_write_enable_reg = DFFE(XD1_q_a[18]_PORT_A_write_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_read_enable = X1L3;
XD1_q_a[18]_PORT_A_read_enable_reg = DFFE(XD1_q_a[18]_PORT_A_read_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[18]_PORT_A_byte_mask, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_clock_0 = GLOBAL(A1L123);
XD1_q_a[18]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[18]_PORT_A_data_out = MEMORY(XD1_q_a[18]_PORT_A_data_in_reg, , XD1_q_a[18]_PORT_A_address_reg, , XD1_q_a[18]_PORT_A_write_enable_reg, XD1_q_a[18]_PORT_A_read_enable_reg, , , XD1_q_a[18]_PORT_A_byte_mask_reg, , XD1_q_a[18]_clock_0, , XD1_q_a[18]_clock_enable_0, , , , , );
XD1_q_a[18] = XD1_q_a[18]_PORT_A_data_out[0];


--XD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17] at M10K_X14_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[17]_PORT_A_data_in = UB2L46;
XD1_q_a[17]_PORT_A_data_in_reg = DFFE(XD1_q_a[17]_PORT_A_data_in, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[17]_PORT_A_address_reg = DFFE(XD1_q_a[17]_PORT_A_address, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_write_enable = !X1L3;
XD1_q_a[17]_PORT_A_write_enable_reg = DFFE(XD1_q_a[17]_PORT_A_write_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_read_enable = X1L3;
XD1_q_a[17]_PORT_A_read_enable_reg = DFFE(XD1_q_a[17]_PORT_A_read_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[17]_PORT_A_byte_mask, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_clock_0 = GLOBAL(A1L123);
XD1_q_a[17]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[17]_PORT_A_data_out = MEMORY(XD1_q_a[17]_PORT_A_data_in_reg, , XD1_q_a[17]_PORT_A_address_reg, , XD1_q_a[17]_PORT_A_write_enable_reg, XD1_q_a[17]_PORT_A_read_enable_reg, , , XD1_q_a[17]_PORT_A_byte_mask_reg, , XD1_q_a[17]_clock_0, , XD1_q_a[17]_clock_enable_0, , , , , );
XD1_q_a[17] = XD1_q_a[17]_PORT_A_data_out[0];


--RC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X13_Y8_N1
--register power-up is low

RC1_F_pc[8] = DFFEAS(RC1L686, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X13_Y8_N5
--register power-up is low

RC1_F_pc[7] = DFFEAS(RC1L685, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X13_Y8_N55
--register power-up is low

RC1_F_pc[6] = DFFEAS(RC1L684, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X16_Y6_N50
--register power-up is low

RC1_av_ld_byte0_data[7] = DFFEAS(FC1L25, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L887, RC1_av_ld_byte1_data[7],  ,  , RC1L1001);


--RC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X13_Y8_N59
--register power-up is low

RC1_F_pc[5] = DFFEAS(RC1L683, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X13_Y8_N25
--register power-up is low

RC1_F_pc[4] = DFFEAS(RC1L682, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--XD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19] at M10K_X5_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[19]_PORT_A_data_in = UB2L47;
XD1_q_a[19]_PORT_A_data_in_reg = DFFE(XD1_q_a[19]_PORT_A_data_in, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[19]_PORT_A_address_reg = DFFE(XD1_q_a[19]_PORT_A_address, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_write_enable = !X1L3;
XD1_q_a[19]_PORT_A_write_enable_reg = DFFE(XD1_q_a[19]_PORT_A_write_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_read_enable = X1L3;
XD1_q_a[19]_PORT_A_read_enable_reg = DFFE(XD1_q_a[19]_PORT_A_read_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[19]_PORT_A_byte_mask, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_clock_0 = GLOBAL(A1L123);
XD1_q_a[19]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[19]_PORT_A_data_out = MEMORY(XD1_q_a[19]_PORT_A_data_in_reg, , XD1_q_a[19]_PORT_A_address_reg, , XD1_q_a[19]_PORT_A_write_enable_reg, XD1_q_a[19]_PORT_A_read_enable_reg, , , XD1_q_a[19]_PORT_A_byte_mask_reg, , XD1_q_a[19]_clock_0, , XD1_q_a[19]_clock_enable_0, , , , , );
XD1_q_a[19] = XD1_q_a[19]_PORT_A_data_out[0];


--XD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21] at M10K_X14_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[21]_PORT_A_data_in = UB2L48;
XD1_q_a[21]_PORT_A_data_in_reg = DFFE(XD1_q_a[21]_PORT_A_data_in, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[21]_PORT_A_address_reg = DFFE(XD1_q_a[21]_PORT_A_address, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_write_enable = !X1L3;
XD1_q_a[21]_PORT_A_write_enable_reg = DFFE(XD1_q_a[21]_PORT_A_write_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_read_enable = X1L3;
XD1_q_a[21]_PORT_A_read_enable_reg = DFFE(XD1_q_a[21]_PORT_A_read_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[21]_PORT_A_byte_mask, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_clock_0 = GLOBAL(A1L123);
XD1_q_a[21]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[21]_PORT_A_data_out = MEMORY(XD1_q_a[21]_PORT_A_data_in_reg, , XD1_q_a[21]_PORT_A_address_reg, , XD1_q_a[21]_PORT_A_write_enable_reg, XD1_q_a[21]_PORT_A_read_enable_reg, , , XD1_q_a[21]_PORT_A_byte_mask_reg, , XD1_q_a[21]_clock_0, , XD1_q_a[21]_clock_enable_0, , , , , );
XD1_q_a[21] = XD1_q_a[21]_PORT_A_data_out[0];


--XD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20] at M10K_X26_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[20]_PORT_A_data_in = UB2L49;
XD1_q_a[20]_PORT_A_data_in_reg = DFFE(XD1_q_a[20]_PORT_A_data_in, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[20]_PORT_A_address_reg = DFFE(XD1_q_a[20]_PORT_A_address, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_write_enable = !X1L3;
XD1_q_a[20]_PORT_A_write_enable_reg = DFFE(XD1_q_a[20]_PORT_A_write_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_read_enable = X1L3;
XD1_q_a[20]_PORT_A_read_enable_reg = DFFE(XD1_q_a[20]_PORT_A_read_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[20]_PORT_A_byte_mask, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_clock_0 = GLOBAL(A1L123);
XD1_q_a[20]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[20]_PORT_A_data_out = MEMORY(XD1_q_a[20]_PORT_A_data_in_reg, , XD1_q_a[20]_PORT_A_address_reg, , XD1_q_a[20]_PORT_A_write_enable_reg, XD1_q_a[20]_PORT_A_read_enable_reg, , , XD1_q_a[20]_PORT_A_byte_mask_reg, , XD1_q_a[20]_clock_0, , XD1_q_a[20]_clock_enable_0, , , , , );
XD1_q_a[20] = XD1_q_a[20]_PORT_A_data_out[0];


--RC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X24_Y7_N11
--register power-up is low

RC1_E_shift_rot_result[18] = DFFEAS(RC1L469, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[18],  ,  , RC1_E_new_inst);


--XD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[6]_PORT_A_data_in = UB2L50;
XD1_q_a[6]_PORT_A_data_in_reg = DFFE(XD1_q_a[6]_PORT_A_data_in, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[6]_PORT_A_address_reg = DFFE(XD1_q_a[6]_PORT_A_address, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_write_enable = !X1L3;
XD1_q_a[6]_PORT_A_write_enable_reg = DFFE(XD1_q_a[6]_PORT_A_write_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_read_enable = X1L3;
XD1_q_a[6]_PORT_A_read_enable_reg = DFFE(XD1_q_a[6]_PORT_A_read_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[6]_PORT_A_byte_mask, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_clock_0 = GLOBAL(A1L123);
XD1_q_a[6]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[6]_PORT_A_data_out = MEMORY(XD1_q_a[6]_PORT_A_data_in_reg, , XD1_q_a[6]_PORT_A_address_reg, , XD1_q_a[6]_PORT_A_write_enable_reg, XD1_q_a[6]_PORT_A_read_enable_reg, , , XD1_q_a[6]_PORT_A_byte_mask_reg, , XD1_q_a[6]_clock_0, , XD1_q_a[6]_clock_enable_0, , , , , );
XD1_q_a[6] = XD1_q_a[6]_PORT_A_data_out[0];


--RC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X13_Y8_N29
--register power-up is low

RC1_F_pc[1] = DFFEAS(RC1L680, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--XD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7] at M10K_X14_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[7]_PORT_A_data_in = UB2L51;
XD1_q_a[7]_PORT_A_data_in_reg = DFFE(XD1_q_a[7]_PORT_A_data_in, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[7]_PORT_A_address_reg = DFFE(XD1_q_a[7]_PORT_A_address, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_write_enable = !X1L3;
XD1_q_a[7]_PORT_A_write_enable_reg = DFFE(XD1_q_a[7]_PORT_A_write_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_read_enable = X1L3;
XD1_q_a[7]_PORT_A_read_enable_reg = DFFE(XD1_q_a[7]_PORT_A_read_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[7]_PORT_A_byte_mask, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_clock_0 = GLOBAL(A1L123);
XD1_q_a[7]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[7]_PORT_A_data_out = MEMORY(XD1_q_a[7]_PORT_A_data_in_reg, , XD1_q_a[7]_PORT_A_address_reg, , XD1_q_a[7]_PORT_A_write_enable_reg, XD1_q_a[7]_PORT_A_read_enable_reg, , , XD1_q_a[7]_PORT_A_byte_mask_reg, , XD1_q_a[7]_clock_0, , XD1_q_a[7]_clock_enable_0, , , , , );
XD1_q_a[7] = XD1_q_a[7]_PORT_A_data_out[0];


--RC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X13_Y8_N7
--register power-up is low

RC1_F_pc[0] = DFFEAS(RC1L679, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--KD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X7_Y5_N54
KD1L2_adder_eqn = ( KD1_MonAReg[10] ) + ( VCC ) + ( KD1L20 );
KD1L2 = SUM(KD1L2_adder_eqn);


--XB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X9_Y2_N58
--register power-up is low

XB1_av_readdata_pre[1] = DFFEAS(XB1L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2_q_b[1],  ,  , U1_read_0);


--XB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X7_Y2_N28
--register power-up is low

XB1_av_readdata_pre[2] = DFFEAS(XB1L7, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2_q_b[2],  ,  , U1_read_0);


--XB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X7_Y2_N19
--register power-up is low

XB1_av_readdata_pre[3] = DFFEAS(XB1L9, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2_q_b[3],  ,  , U1_read_0);


--XB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X7_Y2_N13
--register power-up is low

XB1_av_readdata_pre[4] = DFFEAS(XB1L11, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2_q_b[4],  ,  , U1_read_0);


--XB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X7_Y2_N23
--register power-up is low

XB1_av_readdata_pre[5] = DFFEAS(XB1L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2_q_b[5],  ,  , U1_read_0);


--XB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X7_Y2_N7
--register power-up is low

XB1_av_readdata_pre[6] = DFFEAS(XB1L15, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2_q_b[6],  ,  , U1_read_0);


--CB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X2_Y4_N34
--register power-up is low

CB1_count[7] = AMPP_FUNCTION(A1L105, CB1L15, !N1_clr_reg, !Q1_state[4], CB1L68);


--ND1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X1_Y5_N11
--register power-up is low

ND1_sr[4] = DFFEAS(ND1L62, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--AD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X2_Y6_N10
--register power-up is low

AD1_break_readreg[2] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[2],  , AD1L5, VCC);


--KD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X3_Y5_N13
--register power-up is low

KD1_MonDReg[2] = DFFEAS(KD1L54, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[2],  , KD1L92, !MD1_take_action_ocimem_b);


--KD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X7_Y5_N40
--register power-up is low

KD1_MonAReg[5] = DFFEAS(KD1L23, GLOBAL(A1L123),  ,  , MD1L64, MD1_jdo[29],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X7_Y5_N43
--register power-up is low

KD1_MonAReg[6] = DFFEAS(KD1L27, GLOBAL(A1L123),  ,  , MD1L64, MD1_jdo[30],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X7_Y5_N47
--register power-up is low

KD1_MonAReg[7] = DFFEAS(KD1L31, GLOBAL(A1L123),  ,  , MD1L64, MD1_jdo[31],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X7_Y5_N49
--register power-up is low

KD1_MonAReg[8] = DFFEAS(KD1L35, GLOBAL(A1L123),  ,  , MD1L64, MD1_jdo[32],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X7_Y5_N52
--register power-up is low

KD1_MonAReg[9] = DFFEAS(KD1L19, GLOBAL(A1L123),  ,  , MD1L64, MD1_jdo[33],  ,  , MD1_take_action_ocimem_a);


--KD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X7_Y5_N30
KD1L7_adder_eqn = ( KD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KD1L7 = SUM(KD1L7_adder_eqn);

--KD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X7_Y5_N30
KD1L8_adder_eqn = ( KD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KD1L8 = CARRY(KD1L8_adder_eqn);


--KD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X7_Y5_N36
KD1L11_adder_eqn = ( KD1_MonAReg[4] ) + ( GND ) + ( KD1L16 );
KD1L11 = SUM(KD1L11_adder_eqn);

--KD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X7_Y5_N36
KD1L12_adder_eqn = ( KD1_MonAReg[4] ) + ( GND ) + ( KD1L16 );
KD1L12 = CARRY(KD1L12_adder_eqn);


--KD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X7_Y5_N33
KD1L15_adder_eqn = ( KD1_MonAReg[3] ) + ( GND ) + ( KD1L8 );
KD1L15 = SUM(KD1L15_adder_eqn);

--KD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X7_Y5_N33
KD1L16_adder_eqn = ( KD1_MonAReg[3] ) + ( GND ) + ( KD1L8 );
KD1L16 = CARRY(KD1L16_adder_eqn);


--cntr[21] is cntr[21] at FF_X11_Y1_N35
--register power-up is low

cntr[21] = DFFEAS(A1L14, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L18 is Add0~17 at LABCELL_X11_Y1_N30
A1L18_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add0~18 at LABCELL_X11_Y1_N30
A1L19_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L19 = CARRY(A1L19_adder_eqn);


--MB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y2_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[0]_PORT_A_data_in = BUS(CB1_wdata[0], CB1_wdata[1], CB1_wdata[2], CB1_wdata[3], CB1_wdata[4], CB1_wdata[5], CB1_wdata[6], CB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = GLOBAL(A1L123);
MB2_q_b[0]_clock_1 = GLOBAL(A1L123);
MB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = U1L76;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[0] = MB2_q_b[0]_PORT_B_data_out[0];

--MB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y2_N0
MB2_q_b[0]_PORT_A_data_in = BUS(CB1_wdata[0], CB1_wdata[1], CB1_wdata[2], CB1_wdata[3], CB1_wdata[4], CB1_wdata[5], CB1_wdata[6], CB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = GLOBAL(A1L123);
MB2_q_b[0]_clock_1 = GLOBAL(A1L123);
MB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = U1L76;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[7] = MB2_q_b[0]_PORT_B_data_out[7];

--MB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y2_N0
MB2_q_b[0]_PORT_A_data_in = BUS(CB1_wdata[0], CB1_wdata[1], CB1_wdata[2], CB1_wdata[3], CB1_wdata[4], CB1_wdata[5], CB1_wdata[6], CB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = GLOBAL(A1L123);
MB2_q_b[0]_clock_1 = GLOBAL(A1L123);
MB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = U1L76;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[6] = MB2_q_b[0]_PORT_B_data_out[6];

--MB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y2_N0
MB2_q_b[0]_PORT_A_data_in = BUS(CB1_wdata[0], CB1_wdata[1], CB1_wdata[2], CB1_wdata[3], CB1_wdata[4], CB1_wdata[5], CB1_wdata[6], CB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = GLOBAL(A1L123);
MB2_q_b[0]_clock_1 = GLOBAL(A1L123);
MB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = U1L76;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[5] = MB2_q_b[0]_PORT_B_data_out[5];

--MB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y2_N0
MB2_q_b[0]_PORT_A_data_in = BUS(CB1_wdata[0], CB1_wdata[1], CB1_wdata[2], CB1_wdata[3], CB1_wdata[4], CB1_wdata[5], CB1_wdata[6], CB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = GLOBAL(A1L123);
MB2_q_b[0]_clock_1 = GLOBAL(A1L123);
MB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = U1L76;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[4] = MB2_q_b[0]_PORT_B_data_out[4];

--MB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y2_N0
MB2_q_b[0]_PORT_A_data_in = BUS(CB1_wdata[0], CB1_wdata[1], CB1_wdata[2], CB1_wdata[3], CB1_wdata[4], CB1_wdata[5], CB1_wdata[6], CB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = GLOBAL(A1L123);
MB2_q_b[0]_clock_1 = GLOBAL(A1L123);
MB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = U1L76;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[3] = MB2_q_b[0]_PORT_B_data_out[3];

--MB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y2_N0
MB2_q_b[0]_PORT_A_data_in = BUS(CB1_wdata[0], CB1_wdata[1], CB1_wdata[2], CB1_wdata[3], CB1_wdata[4], CB1_wdata[5], CB1_wdata[6], CB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = GLOBAL(A1L123);
MB2_q_b[0]_clock_1 = GLOBAL(A1L123);
MB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = U1L76;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[2] = MB2_q_b[0]_PORT_B_data_out[2];

--MB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y2_N0
MB2_q_b[0]_PORT_A_data_in = BUS(CB1_wdata[0], CB1_wdata[1], CB1_wdata[2], CB1_wdata[3], CB1_wdata[4], CB1_wdata[5], CB1_wdata[6], CB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = GLOBAL(A1L123);
MB2_q_b[0]_clock_1 = GLOBAL(A1L123);
MB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = U1L76;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[1] = MB2_q_b[0]_PORT_B_data_out[1];


--UC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X6_Y3_N16
--register power-up is low

UC1_readdata[0] = DFFEAS(ZC1L9, GLOBAL(A1L123),  ,  ,  , WD1_q_a[0],  ,  , !UC1_address[8]);


--RC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X22_Y7_N36
RC1L134_adder_eqn = ( !RC1_E_invert_arith_src_msb $ (!RC1_E_src1[31]) ) + ( !RC1_E_alu_sub $ (!RC1_E_invert_arith_src_msb $ (RC1_E_src2[31])) ) + ( RC1L143 );
RC1L134 = SUM(RC1L134_adder_eqn);

--RC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X22_Y7_N36
RC1L135_adder_eqn = ( !RC1_E_invert_arith_src_msb $ (!RC1_E_src1[31]) ) + ( !RC1_E_alu_sub $ (!RC1_E_invert_arith_src_msb $ (RC1_E_src2[31])) ) + ( RC1L143 );
RC1L135 = CARRY(RC1L135_adder_eqn);


--XC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[0] = XC1_q_b[0]_PORT_B_data_out[0];

--XC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[31] = XC1_q_b[0]_PORT_B_data_out[31];

--XC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[30] = XC1_q_b[0]_PORT_B_data_out[30];

--XC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[29] = XC1_q_b[0]_PORT_B_data_out[29];

--XC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[28] = XC1_q_b[0]_PORT_B_data_out[28];

--XC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[27] = XC1_q_b[0]_PORT_B_data_out[27];

--XC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[26] = XC1_q_b[0]_PORT_B_data_out[26];

--XC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[25] = XC1_q_b[0]_PORT_B_data_out[25];

--XC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[24] = XC1_q_b[0]_PORT_B_data_out[24];

--XC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[23] = XC1_q_b[0]_PORT_B_data_out[23];

--XC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[22] = XC1_q_b[0]_PORT_B_data_out[22];

--XC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[21] = XC1_q_b[0]_PORT_B_data_out[21];

--XC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[20] = XC1_q_b[0]_PORT_B_data_out[20];

--XC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[19] = XC1_q_b[0]_PORT_B_data_out[19];

--XC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[18] = XC1_q_b[0]_PORT_B_data_out[18];

--XC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[17] = XC1_q_b[0]_PORT_B_data_out[17];

--XC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[16] = XC1_q_b[0]_PORT_B_data_out[16];

--XC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[15] = XC1_q_b[0]_PORT_B_data_out[15];

--XC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[14] = XC1_q_b[0]_PORT_B_data_out[14];

--XC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[13] = XC1_q_b[0]_PORT_B_data_out[13];

--XC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[12] = XC1_q_b[0]_PORT_B_data_out[12];

--XC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[11] = XC1_q_b[0]_PORT_B_data_out[11];

--XC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[10] = XC1_q_b[0]_PORT_B_data_out[10];

--XC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[9] = XC1_q_b[0]_PORT_B_data_out[9];

--XC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[8] = XC1_q_b[0]_PORT_B_data_out[8];

--XC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[7] = XC1_q_b[0]_PORT_B_data_out[7];

--XC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[6] = XC1_q_b[0]_PORT_B_data_out[6];

--XC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[5] = XC1_q_b[0]_PORT_B_data_out[5];

--XC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[4] = XC1_q_b[0]_PORT_B_data_out[4];

--XC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[3] = XC1_q_b[0]_PORT_B_data_out[3];

--XC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[2] = XC1_q_b[0]_PORT_B_data_out[2];

--XC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y8_N0
XC1_q_b[0]_PORT_A_data_in = BUS(RC1L833, RC1L837, RC1L838, RC1L839, RC1L840, RC1L841, RC1L842, RC1L843, RC1L844, RC1L845, RC1L846, RC1L847, RC1L848, RC1L849, RC1L850, RC1L851, RC1L852, RC1L853, RC1L854, RC1L855, RC1L856, RC1L857, RC1L858, RC1L859, RC1L860, RC1L861, RC1L862, RC1L863, RC1L864, RC1L865, RC1L866, RC1L867, , , , , , , , );
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = GLOBAL(A1L123);
XC1_q_b[0]_clock_1 = GLOBAL(A1L123);
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[1] = XC1_q_b[0]_PORT_B_data_out[1];


--RC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X24_Y7_N26
--register power-up is low

RC1_E_shift_rot_result[31] = DFFEAS(RC1L482, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[31],  ,  , RC1_E_new_inst);


--RC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X22_Y8_N0
RC1L139_adder_eqn = ( RC1_E_alu_sub ) + ( VCC ) + ( !VCC );
RC1L139 = CARRY(RC1L139_adder_eqn);


--UC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X8_Y5_N49
--register power-up is low

UC1_readdata[22] = DFFEAS(UC1L60, GLOBAL(A1L123),  ,  ,  , WD1_q_a[22],  ,  , !UC1_address[8]);


--RC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X19_Y5_N14
--register power-up is low

RC1_d_writedata[22] = DFFEAS(RC1L1054, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[22],  ,  , RC1L566);


--UC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X8_Y5_N52
--register power-up is low

UC1_readdata[23] = DFFEAS(UC1L62, GLOBAL(A1L123),  ,  ,  , WD1_q_a[23],  ,  , !UC1_address[8]);


--RC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X19_Y5_N8
--register power-up is low

RC1_d_writedata[23] = DFFEAS(RC1L1056, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[23],  ,  , RC1L566);


--UC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X8_Y5_N58
--register power-up is low

UC1_readdata[24] = DFFEAS(UC1L64, GLOBAL(A1L123),  ,  ,  , WD1_q_a[24],  ,  , !UC1_address[8]);


--UC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X8_Y5_N25
--register power-up is low

UC1_readdata[25] = DFFEAS(UC1L66, GLOBAL(A1L123),  ,  ,  , WD1_q_a[25],  ,  , !UC1_address[8]);


--UC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X8_Y5_N31
--register power-up is low

UC1_readdata[26] = DFFEAS(UC1L68, GLOBAL(A1L123),  ,  ,  , WD1_q_a[26],  ,  , !UC1_address[8]);


--UC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X8_Y5_N4
--register power-up is low

UC1_readdata[11] = DFFEAS(UC1L38, GLOBAL(A1L123),  ,  ,  , WD1_q_a[11],  ,  , !UC1_address[8]);


--RC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X8_Y7_N4
--register power-up is low

RC1_d_writedata[11] = DFFEAS(RC1L1032, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[11],  ,  , RC1L234);


--UC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X8_Y5_N22
--register power-up is low

UC1_readdata[12] = DFFEAS(UC1L40, GLOBAL(A1L123),  ,  ,  , WD1_q_a[12],  ,  , !UC1_address[8]);


--RC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X15_Y4_N17
--register power-up is low

RC1_d_writedata[12] = DFFEAS(RC1L1034, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[12],  ,  , RC1L234);


--UC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X6_Y3_N31
--register power-up is low

UC1_readdata[13] = DFFEAS(UC1L42, GLOBAL(A1L123),  ,  ,  , WD1_q_a[13],  ,  , !UC1_address[8]);


--RC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X8_Y7_N35
--register power-up is low

RC1_d_writedata[13] = DFFEAS(RC1L1036, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[13],  ,  , RC1L234);


--UC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X9_Y5_N25
--register power-up is low

UC1_readdata[14] = DFFEAS(UC1L44, GLOBAL(A1L123),  ,  ,  , WD1_q_a[14],  ,  , !UC1_address[8]);


--RC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X15_Y4_N46
--register power-up is low

RC1_d_writedata[14] = DFFEAS(RC1L1038, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[14],  ,  , RC1L234);


--UC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X8_Y5_N56
--register power-up is low

UC1_readdata[15] = DFFEAS(UC1L46, GLOBAL(A1L123),  ,  ,  , WD1_q_a[15],  ,  , !UC1_address[8]);


--RC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X15_Y4_N40
--register power-up is low

RC1_d_writedata[15] = DFFEAS(RC1L1040, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[15],  ,  , RC1L234);


--UC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X8_Y5_N40
--register power-up is low

UC1_readdata[16] = DFFEAS(UC1L48, GLOBAL(A1L123),  ,  ,  , WD1_q_a[16],  ,  , !UC1_address[8]);


--RC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X19_Y7_N40
--register power-up is low

RC1_d_writedata[16] = DFFEAS(RC1L1042, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[16],  ,  , RC1L566);


--UC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X6_Y3_N52
--register power-up is low

UC1_readdata[1] = DFFEAS(UC1L79, GLOBAL(A1L123),  ,  ,  , WD1_q_a[1],  ,  , !UC1_address[8]);


--UC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X6_Y3_N46
--register power-up is low

UC1_readdata[2] = DFFEAS(UC1L80, GLOBAL(A1L123),  ,  ,  , WD1_q_a[2],  ,  , !UC1_address[8]);


--UC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X6_Y3_N25
--register power-up is low

UC1_readdata[3] = DFFEAS(UC1L81, GLOBAL(A1L123),  ,  ,  , WD1_q_a[3],  ,  , !UC1_address[8]);


--UC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X8_Y5_N43
--register power-up is low

UC1_readdata[4] = DFFEAS(UC1L24, GLOBAL(A1L123),  ,  ,  , WD1_q_a[4],  ,  , !UC1_address[8]);


--UC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X8_Y5_N28
--register power-up is low

UC1_readdata[5] = DFFEAS(UC1L26, GLOBAL(A1L123),  ,  ,  , WD1_q_a[5],  ,  , !UC1_address[8]);


--UC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X8_Y5_N13
--register power-up is low

UC1_readdata[9] = DFFEAS(UC1L34, GLOBAL(A1L123),  ,  ,  , WD1_q_a[9],  ,  , !UC1_address[8]);


--RC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X8_Y7_N41
--register power-up is low

RC1_d_writedata[9] = DFFEAS(RC1L1028, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[9],  ,  , RC1L234);


--XD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27] at M10K_X5_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[27]_PORT_A_data_in = UB2L52;
XD1_q_a[27]_PORT_A_data_in_reg = DFFE(XD1_q_a[27]_PORT_A_data_in, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[27]_PORT_A_address_reg = DFFE(XD1_q_a[27]_PORT_A_address, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_write_enable = !X1L3;
XD1_q_a[27]_PORT_A_write_enable_reg = DFFE(XD1_q_a[27]_PORT_A_write_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_read_enable = X1L3;
XD1_q_a[27]_PORT_A_read_enable_reg = DFFE(XD1_q_a[27]_PORT_A_read_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[27]_PORT_A_byte_mask, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_clock_0 = GLOBAL(A1L123);
XD1_q_a[27]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[27]_PORT_A_data_out = MEMORY(XD1_q_a[27]_PORT_A_data_in_reg, , XD1_q_a[27]_PORT_A_address_reg, , XD1_q_a[27]_PORT_A_write_enable_reg, XD1_q_a[27]_PORT_A_read_enable_reg, , , XD1_q_a[27]_PORT_A_byte_mask_reg, , XD1_q_a[27]_clock_0, , XD1_q_a[27]_clock_enable_0, , , , , );
XD1_q_a[27] = XD1_q_a[27]_PORT_A_data_out[0];


--XD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28] at M10K_X26_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[28]_PORT_A_data_in = UB2L53;
XD1_q_a[28]_PORT_A_data_in_reg = DFFE(XD1_q_a[28]_PORT_A_data_in, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[28]_PORT_A_address_reg = DFFE(XD1_q_a[28]_PORT_A_address, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_write_enable = !X1L3;
XD1_q_a[28]_PORT_A_write_enable_reg = DFFE(XD1_q_a[28]_PORT_A_write_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_read_enable = X1L3;
XD1_q_a[28]_PORT_A_read_enable_reg = DFFE(XD1_q_a[28]_PORT_A_read_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[28]_PORT_A_byte_mask, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_clock_0 = GLOBAL(A1L123);
XD1_q_a[28]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[28]_PORT_A_data_out = MEMORY(XD1_q_a[28]_PORT_A_data_in_reg, , XD1_q_a[28]_PORT_A_address_reg, , XD1_q_a[28]_PORT_A_write_enable_reg, XD1_q_a[28]_PORT_A_read_enable_reg, , , XD1_q_a[28]_PORT_A_byte_mask_reg, , XD1_q_a[28]_clock_0, , XD1_q_a[28]_clock_enable_0, , , , , );
XD1_q_a[28] = XD1_q_a[28]_PORT_A_data_out[0];


--XD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[29]_PORT_A_data_in = UB2L54;
XD1_q_a[29]_PORT_A_data_in_reg = DFFE(XD1_q_a[29]_PORT_A_data_in, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[29]_PORT_A_address_reg = DFFE(XD1_q_a[29]_PORT_A_address, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_write_enable = !X1L3;
XD1_q_a[29]_PORT_A_write_enable_reg = DFFE(XD1_q_a[29]_PORT_A_write_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_read_enable = X1L3;
XD1_q_a[29]_PORT_A_read_enable_reg = DFFE(XD1_q_a[29]_PORT_A_read_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[29]_PORT_A_byte_mask, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_clock_0 = GLOBAL(A1L123);
XD1_q_a[29]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[29]_PORT_A_data_out = MEMORY(XD1_q_a[29]_PORT_A_data_in_reg, , XD1_q_a[29]_PORT_A_address_reg, , XD1_q_a[29]_PORT_A_write_enable_reg, XD1_q_a[29]_PORT_A_read_enable_reg, , , XD1_q_a[29]_PORT_A_byte_mask_reg, , XD1_q_a[29]_clock_0, , XD1_q_a[29]_clock_enable_0, , , , , );
XD1_q_a[29] = XD1_q_a[29]_PORT_A_data_out[0];


--XD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[30]_PORT_A_data_in = UB2L55;
XD1_q_a[30]_PORT_A_data_in_reg = DFFE(XD1_q_a[30]_PORT_A_data_in, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[30]_PORT_A_address_reg = DFFE(XD1_q_a[30]_PORT_A_address, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_write_enable = !X1L3;
XD1_q_a[30]_PORT_A_write_enable_reg = DFFE(XD1_q_a[30]_PORT_A_write_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_read_enable = X1L3;
XD1_q_a[30]_PORT_A_read_enable_reg = DFFE(XD1_q_a[30]_PORT_A_read_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[30]_PORT_A_byte_mask, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_clock_0 = GLOBAL(A1L123);
XD1_q_a[30]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[30]_PORT_A_data_out = MEMORY(XD1_q_a[30]_PORT_A_data_in_reg, , XD1_q_a[30]_PORT_A_address_reg, , XD1_q_a[30]_PORT_A_write_enable_reg, XD1_q_a[30]_PORT_A_read_enable_reg, , , XD1_q_a[30]_PORT_A_byte_mask_reg, , XD1_q_a[30]_clock_0, , XD1_q_a[30]_clock_enable_0, , , , , );
XD1_q_a[30] = XD1_q_a[30]_PORT_A_data_out[0];


--XD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31] at M10K_X14_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[31]_PORT_A_data_in = UB2L56;
XD1_q_a[31]_PORT_A_data_in_reg = DFFE(XD1_q_a[31]_PORT_A_data_in, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49], UB2_src_data[50]);
XD1_q_a[31]_PORT_A_address_reg = DFFE(XD1_q_a[31]_PORT_A_address, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_write_enable = !X1L3;
XD1_q_a[31]_PORT_A_write_enable_reg = DFFE(XD1_q_a[31]_PORT_A_write_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_read_enable = X1L3;
XD1_q_a[31]_PORT_A_read_enable_reg = DFFE(XD1_q_a[31]_PORT_A_read_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[31]_PORT_A_byte_mask, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_clock_0 = GLOBAL(A1L123);
XD1_q_a[31]_clock_enable_0 = !Z1_r_early_rst;
XD1_q_a[31]_PORT_A_data_out = MEMORY(XD1_q_a[31]_PORT_A_data_in_reg, , XD1_q_a[31]_PORT_A_address_reg, , XD1_q_a[31]_PORT_A_write_enable_reg, XD1_q_a[31]_PORT_A_read_enable_reg, , , XD1_q_a[31]_PORT_A_byte_mask_reg, , XD1_q_a[31]_clock_0, , XD1_q_a[31]_clock_enable_0, , , , , );
XD1_q_a[31] = XD1_q_a[31]_PORT_A_data_out[0];


--UC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X8_Y5_N7
--register power-up is low

UC1_readdata[10] = DFFEAS(UC1L36, GLOBAL(A1L123),  ,  ,  , WD1_q_a[10],  ,  , !UC1_address[8]);


--RC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X9_Y4_N58
--register power-up is low

RC1_d_writedata[10] = DFFEAS(RC1L1030, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[10],  ,  , RC1L234);


--UC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X12_Y6_N28
--register power-up is low

UC1_readdata[8] = DFFEAS(UC1L32, GLOBAL(A1L123),  ,  ,  , WD1_q_a[8],  ,  , !UC1_address[8]);


--RC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X15_Y4_N34
--register power-up is low

RC1_d_writedata[8] = DFFEAS(RC1L1026, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[8],  ,  , RC1L234);


--UC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X8_Y5_N37
--register power-up is low

UC1_readdata[18] = DFFEAS(UC1L52, GLOBAL(A1L123),  ,  ,  , WD1_q_a[18],  ,  , !UC1_address[8]);


--RC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X13_Y7_N53
--register power-up is low

RC1_d_writedata[18] = DFFEAS(RC1L1046, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[18],  ,  , RC1L566);


--UC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X8_Y5_N19
--register power-up is low

UC1_readdata[17] = DFFEAS(UC1L50, GLOBAL(A1L123),  ,  ,  , WD1_q_a[17],  ,  , !UC1_address[8]);


--RC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X13_Y7_N8
--register power-up is low

RC1_d_writedata[17] = DFFEAS(RC1L1044, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[17],  ,  , RC1L566);


--XB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X7_Y2_N17
--register power-up is low

XB1_av_readdata_pre[7] = DFFEAS(XB1L17, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2_q_b[7],  ,  , U1_read_0);


--UC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X8_Y5_N1
--register power-up is low

UC1_readdata[19] = DFFEAS(UC1L54, GLOBAL(A1L123),  ,  ,  , WD1_q_a[19],  ,  , !UC1_address[8]);


--RC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X19_Y7_N10
--register power-up is low

RC1_d_writedata[19] = DFFEAS(RC1L1048, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[19],  ,  , RC1L566);


--UC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X9_Y5_N10
--register power-up is low

UC1_readdata[21] = DFFEAS(UC1L58, GLOBAL(A1L123),  ,  ,  , WD1_q_a[21],  ,  , !UC1_address[8]);


--RC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X19_Y5_N26
--register power-up is low

RC1_d_writedata[21] = DFFEAS(RC1L1052, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[21],  ,  , RC1L566);


--UC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X9_Y5_N52
--register power-up is low

UC1_readdata[20] = DFFEAS(UC1L56, GLOBAL(A1L123),  ,  ,  , WD1_q_a[20],  ,  , !UC1_address[8]);


--RC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X19_Y7_N50
--register power-up is low

RC1_d_writedata[20] = DFFEAS(RC1L1050, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[20],  ,  , RC1L566);


--RC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X24_Y7_N8
--register power-up is low

RC1_E_shift_rot_result[19] = DFFEAS(RC1L470, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[19],  ,  , RC1_E_new_inst);


--XB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X8_Y4_N1
--register power-up is low

XB1_av_readdata_pre[16] = DFFEAS(U1L30, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , PB2_counter_reg_bit[0],  ,  , U1_read_0);


--RC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X15_Y6_N52
--register power-up is low

RC1_av_ld_byte3_data[0] = DFFEAS(FC1L26, GLOBAL(A1L123), !Z1_r_sync_rst,  , !RC1L1001, RC1L874,  ,  , RC1_av_ld_aligning_data);


--UC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X8_Y5_N16
--register power-up is low

UC1_readdata[6] = DFFEAS(UC1L28, GLOBAL(A1L123),  ,  ,  , WD1_q_a[6],  ,  , !UC1_address[8]);


--UC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X8_Y5_N34
--register power-up is low

UC1_readdata[7] = DFFEAS(UC1L30, GLOBAL(A1L123),  ,  ,  , WD1_q_a[7],  ,  , !UC1_address[8]);


--ND1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X1_Y6_N17
--register power-up is low

ND1_sr[17] = DFFEAS(ND1L67, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--KD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X7_Y5_N26
--register power-up is low

KD1_MonAReg[10] = DFFEAS(KD1L3, GLOBAL(A1L123),  ,  , MD1L64, MD1_jdo[17],  ,  , MD1_take_action_ocimem_a);


--KD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X7_Y5_N51
KD1L19_adder_eqn = ( KD1_MonAReg[9] ) + ( GND ) + ( KD1L36 );
KD1L19 = SUM(KD1L19_adder_eqn);

--KD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X7_Y5_N51
KD1L20_adder_eqn = ( KD1_MonAReg[9] ) + ( GND ) + ( KD1L36 );
KD1L20 = CARRY(KD1L20_adder_eqn);


--CB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
CB1_rdata[0] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, CB1L27, U1L87, U1_fifo_wr, Z1_r_sync_rst, RC1_d_writedata[0], NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5], NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5], GND, GND, GND, GND, RC1_d_writedata[1], RC1_d_writedata[2], RC1L1019Q, RC1_d_writedata[4], RC1_d_writedata[5], RC1_d_writedata[6], RC1_d_writedata[7]);

--CB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y4_N0
CB1_rdata[7] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, CB1L27, U1L87, U1_fifo_wr, Z1_r_sync_rst, RC1_d_writedata[0], NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5], NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5], GND, GND, GND, GND, RC1_d_writedata[1], RC1_d_writedata[2], RC1L1019Q, RC1_d_writedata[4], RC1_d_writedata[5], RC1_d_writedata[6], RC1_d_writedata[7]);

--CB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y4_N0
CB1_rdata[6] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, CB1L27, U1L87, U1_fifo_wr, Z1_r_sync_rst, RC1_d_writedata[0], NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5], NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5], GND, GND, GND, GND, RC1_d_writedata[1], RC1_d_writedata[2], RC1L1019Q, RC1_d_writedata[4], RC1_d_writedata[5], RC1_d_writedata[6], RC1_d_writedata[7]);

--CB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y4_N0
CB1_rdata[5] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, CB1L27, U1L87, U1_fifo_wr, Z1_r_sync_rst, RC1_d_writedata[0], NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5], NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5], GND, GND, GND, GND, RC1_d_writedata[1], RC1_d_writedata[2], RC1L1019Q, RC1_d_writedata[4], RC1_d_writedata[5], RC1_d_writedata[6], RC1_d_writedata[7]);

--CB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y4_N0
CB1_rdata[4] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, CB1L27, U1L87, U1_fifo_wr, Z1_r_sync_rst, RC1_d_writedata[0], NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5], NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5], GND, GND, GND, GND, RC1_d_writedata[1], RC1_d_writedata[2], RC1L1019Q, RC1_d_writedata[4], RC1_d_writedata[5], RC1_d_writedata[6], RC1_d_writedata[7]);

--CB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y4_N0
CB1_rdata[3] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, CB1L27, U1L87, U1_fifo_wr, Z1_r_sync_rst, RC1_d_writedata[0], NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5], NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5], GND, GND, GND, GND, RC1_d_writedata[1], RC1_d_writedata[2], RC1L1019Q, RC1_d_writedata[4], RC1_d_writedata[5], RC1_d_writedata[6], RC1_d_writedata[7]);

--CB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y4_N0
CB1_rdata[2] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, CB1L27, U1L87, U1_fifo_wr, Z1_r_sync_rst, RC1_d_writedata[0], NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5], NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5], GND, GND, GND, GND, RC1_d_writedata[1], RC1_d_writedata[2], RC1L1019Q, RC1_d_writedata[4], RC1_d_writedata[5], RC1_d_writedata[6], RC1_d_writedata[7]);

--CB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y4_N0
CB1_rdata[1] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, CB1L27, U1L87, U1_fifo_wr, Z1_r_sync_rst, RC1_d_writedata[0], NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5], NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5], GND, GND, GND, GND, RC1_d_writedata[1], RC1_d_writedata[2], RC1L1019Q, RC1_d_writedata[4], RC1_d_writedata[5], RC1_d_writedata[6], RC1_d_writedata[7]);


--CB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X2_Y4_N55
--register power-up is low

CB1_count[6] = AMPP_FUNCTION(A1L105, CB1L13, !N1_clr_reg, !Q1_state[4], CB1L68);


--ND1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X1_Y6_N59
--register power-up is low

ND1_sr[25] = DFFEAS(ND1L68, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--ND1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X1_Y5_N26
--register power-up is low

ND1_sr[5] = DFFEAS(ND1L69, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--AD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X2_Y5_N32
--register power-up is low

AD1_break_readreg[3] = DFFEAS(AD1L8, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--KD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X3_Y5_N16
--register power-up is low

KD1_MonDReg[3] = DFFEAS(KD1L56, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[3],  , KD1L92, !MD1_take_action_ocimem_b);


--KD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X7_Y5_N39
KD1L23_adder_eqn = ( KD1_MonAReg[5] ) + ( GND ) + ( KD1L12 );
KD1L23 = SUM(KD1L23_adder_eqn);

--KD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X7_Y5_N39
KD1L24_adder_eqn = ( KD1_MonAReg[5] ) + ( GND ) + ( KD1L12 );
KD1L24 = CARRY(KD1L24_adder_eqn);


--KD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X7_Y5_N42
KD1L27_adder_eqn = ( KD1_MonAReg[6] ) + ( GND ) + ( KD1L24 );
KD1L27 = SUM(KD1L27_adder_eqn);

--KD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X7_Y5_N42
KD1L28_adder_eqn = ( KD1_MonAReg[6] ) + ( GND ) + ( KD1L24 );
KD1L28 = CARRY(KD1L28_adder_eqn);


--KD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X7_Y5_N45
KD1L31_adder_eqn = ( KD1_MonAReg[7] ) + ( GND ) + ( KD1L28 );
KD1L31 = SUM(KD1L31_adder_eqn);

--KD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X7_Y5_N45
KD1L32_adder_eqn = ( KD1_MonAReg[7] ) + ( GND ) + ( KD1L28 );
KD1L32 = CARRY(KD1L32_adder_eqn);


--KD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X7_Y5_N48
KD1L35_adder_eqn = ( KD1_MonAReg[8] ) + ( GND ) + ( KD1L32 );
KD1L35 = SUM(KD1L35_adder_eqn);

--KD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X7_Y5_N48
KD1L36_adder_eqn = ( KD1_MonAReg[8] ) + ( GND ) + ( KD1L32 );
KD1L36 = CARRY(KD1L36_adder_eqn);


--ND1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X1_Y6_N2
--register power-up is low

ND1_sr[26] = DFFEAS(ND1L70, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--ND1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X1_Y6_N8
--register power-up is low

ND1_sr[28] = DFFEAS(ND1L71, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--ND1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X1_Y6_N5
--register power-up is low

ND1_sr[27] = DFFEAS(ND1L72, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--cntr[20] is cntr[20] at FF_X11_Y1_N32
--register power-up is low

cntr[20] = DFFEAS(A1L18, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L22 is Add0~21 at LABCELL_X11_Y1_N27
A1L22_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add0~22 at LABCELL_X11_Y1_N27
A1L23_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L23 = CARRY(A1L23_adder_eqn);


--sw_d2[0] is sw_d2[0] at FF_X12_Y2_N26
--register power-up is low

sw_d2[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , sw_d1[0],  , !key0_d3[0], VCC);


--RC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X22_Y7_N33
RC1L142_adder_eqn = ( RC1_E_src1[30] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[30]) ) + ( RC1L147 );
RC1L142 = SUM(RC1L142_adder_eqn);

--RC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X22_Y7_N33
RC1L143_adder_eqn = ( RC1_E_src1[30] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[30]) ) + ( RC1L147 );
RC1L143 = CARRY(RC1L143_adder_eqn);


--RC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X23_Y7_N22
--register power-up is low

RC1_W_alu_result[24] = DFFEAS(RC1L337, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X23_Y7_N25
--register power-up is low

RC1_W_alu_result[22] = DFFEAS(RC1L335, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X23_Y7_N58
--register power-up is low

RC1_W_alu_result[21] = DFFEAS(RC1L334, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X23_Y7_N56
--register power-up is low

RC1_W_alu_result[20] = DFFEAS(RC1L333, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X23_Y7_N52
--register power-up is low

RC1_W_alu_result[19] = DFFEAS(RC1L332, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X23_Y7_N7
--register power-up is low

RC1_W_alu_result[18] = DFFEAS(RC1L331, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X22_Y6_N26
--register power-up is low

RC1_W_alu_result[17] = DFFEAS(RC1L330, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X15_Y6_N49
--register power-up is low

RC1_av_ld_byte3_data[1] = DFFEAS(FC1L27, GLOBAL(A1L123), !Z1_r_sync_rst,  , !RC1L1001, RC1L874,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X23_Y7_N40
--register power-up is low

RC1_W_alu_result[25] = DFFEAS(RC1L338, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X23_Y7_N43
--register power-up is low

RC1_W_alu_result[23] = DFFEAS(RC1L336, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X13_Y6_N13
--register power-up is low

RC1_av_ld_byte3_data[3] = DFFEAS(FC1L28, GLOBAL(A1L123), !Z1_r_sync_rst,  , !RC1L1001, RC1L874,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X23_Y7_N46
--register power-up is low

RC1_W_alu_result[27] = DFFEAS(RC1L340, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X13_Y6_N43
--register power-up is low

RC1_av_ld_byte3_data[2] = DFFEAS(FC1L29, GLOBAL(A1L123), !Z1_r_sync_rst,  , !RC1L1001, RC1L874,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X22_Y6_N35
--register power-up is low

RC1_W_alu_result[26] = DFFEAS(RC1L339, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X15_Y6_N20
--register power-up is low

RC1_av_ld_byte3_data[5] = DFFEAS(FC1L30, GLOBAL(A1L123), !Z1_r_sync_rst,  , !RC1L1001, RC1L874,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X23_Y7_N37
--register power-up is low

RC1_W_alu_result[29] = DFFEAS(RC1L342, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X13_Y6_N16
--register power-up is low

RC1_av_ld_byte3_data[4] = DFFEAS(FC1L31, GLOBAL(A1L123), !Z1_r_sync_rst,  , !RC1L1001, RC1L874,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X22_Y6_N49
--register power-up is low

RC1_W_alu_result[28] = DFFEAS(RC1L341, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X15_Y6_N1
--register power-up is low

RC1_av_ld_byte3_data[7] = DFFEAS(FC1L32, GLOBAL(A1L123), !Z1_r_sync_rst,  , !RC1L1001, RC1L874,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X23_Y8_N4
--register power-up is low

RC1_W_alu_result[31] = DFFEAS(RC1L344, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--RC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X15_Y6_N56
--register power-up is low

RC1_av_ld_byte3_data[6] = DFFEAS(FC1L33, GLOBAL(A1L123), !Z1_r_sync_rst,  , !RC1L1001, RC1L874,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X22_Y6_N44
--register power-up is low

RC1_W_alu_result[30] = DFFEAS(RC1L343, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , RC1L345,  );


--U1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X7_Y4_N39
U1L2_adder_eqn = ( !PB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X7_Y4_N39
U1L3_adder_eqn = ( !PB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X7_Y4_N42
U1L6_adder_eqn = ( !PB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X7_Y4_N42
U1L7_adder_eqn = ( !PB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X7_Y4_N45
U1L10_adder_eqn = ( !LB2_b_full ) + ( VCC ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X7_Y4_N45
U1L11_adder_eqn = ( !LB2_b_full ) + ( VCC ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--U1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X7_Y4_N48
U1L14_adder_eqn = ( VCC ) + ( GND ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);


--U1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X7_Y4_N36
U1L18_adder_eqn = ( !PB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X7_Y4_N36
U1L19_adder_eqn = ( !PB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X7_Y4_N30
U1L22_adder_eqn = ( !PB2L28Q ) + ( !PB2_counter_reg_bit[0] ) + ( !VCC );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X7_Y4_N30
U1L23_adder_eqn = ( !PB2L28Q ) + ( !PB2_counter_reg_bit[0] ) + ( !VCC );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X7_Y4_N33
U1L26_adder_eqn = ( !PB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X7_Y4_N33
U1L27_adder_eqn = ( !PB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--RC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X24_Y7_N56
--register power-up is low

RC1_E_shift_rot_result[30] = DFFEAS(RC1L481, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[30],  ,  , RC1_E_new_inst);


--ND1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X1_Y6_N41
--register power-up is low

ND1_sr[21] = DFFEAS(ND1L73, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--ND1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X1_Y6_N38
--register power-up is low

ND1_sr[20] = DFFEAS(ND1L74, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--UC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X9_Y5_N28
--register power-up is low

UC1_readdata[27] = DFFEAS(UC1L70, GLOBAL(A1L123),  ,  ,  , WD1_q_a[27],  ,  , !UC1_address[8]);


--UC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X9_Y5_N49
--register power-up is low

UC1_readdata[28] = DFFEAS(UC1L72, GLOBAL(A1L123),  ,  ,  , WD1_q_a[28],  ,  , !UC1_address[8]);


--UC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X8_Y5_N46
--register power-up is low

UC1_readdata[29] = DFFEAS(UC1L74, GLOBAL(A1L123),  ,  ,  , WD1_q_a[29],  ,  , !UC1_address[8]);


--UC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X8_Y5_N11
--register power-up is low

UC1_readdata[30] = DFFEAS(UC1L76, GLOBAL(A1L123),  ,  ,  , WD1_q_a[30],  ,  , !UC1_address[8]);


--UC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X6_Y3_N49
--register power-up is low

UC1_readdata[31] = DFFEAS(UC1L78, GLOBAL(A1L123),  ,  ,  , WD1_q_a[31],  ,  , !UC1_address[8]);


--WD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[8] = WD1_q_a[8]_PORT_A_data_out[0];

--WD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[31] = WD1_q_a[8]_PORT_A_data_out[17];

--WD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[30] = WD1_q_a[8]_PORT_A_data_out[16];

--WD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[29] = WD1_q_a[8]_PORT_A_data_out[15];

--WD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[28] = WD1_q_a[8]_PORT_A_data_out[14];

--WD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[27] = WD1_q_a[8]_PORT_A_data_out[13];

--WD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[26] = WD1_q_a[8]_PORT_A_data_out[12];

--WD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[25] = WD1_q_a[8]_PORT_A_data_out[11];

--WD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[24] = WD1_q_a[8]_PORT_A_data_out[10];

--WD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[15] = WD1_q_a[8]_PORT_A_data_out[7];

--WD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[14] = WD1_q_a[8]_PORT_A_data_out[6];

--WD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[13] = WD1_q_a[8]_PORT_A_data_out[5];

--WD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[12] = WD1_q_a[8]_PORT_A_data_out[4];

--WD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[11] = WD1_q_a[8]_PORT_A_data_out[3];

--WD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[10] = WD1_q_a[8]_PORT_A_data_out[2];

--WD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y5_N0
WD1_q_a[8]_PORT_A_data_in = BUS(KD1L164, KD1L165, KD1L166, KD1L167, KD1L168, KD1L169, KD1L170, KD1L171, , , KD1L180, KD1L181, KD1L182, KD1L183, KD1L184, KD1L185, KD1L186, KD1L187, , );
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L143, KD1L144, KD1L145, KD1L146, KD1L147, KD1L148, KD1L149, KD1L150);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L188;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L188;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = BUS(KD1L152, KD1L154);
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = GLOBAL(A1L123);
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[9] = WD1_q_a[8]_PORT_A_data_out[1];


--XB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X8_Y4_N13
--register power-up is low

XB1_av_readdata_pre[20] = DFFEAS(U1L34, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , PB2L33Q,  ,  , U1_read_0);


--XB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X8_Y4_N11
--register power-up is low

XB1_av_readdata_pre[19] = DFFEAS(U1L38, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , PB2_counter_reg_bit[3],  ,  , U1_read_0);


--XB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X8_Y4_N7
--register power-up is low

XB1_av_readdata_pre[18] = DFFEAS(U1L42, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , PB2L30Q,  ,  , U1_read_0);


--XB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X8_Y4_N4
--register power-up is low

XB1_av_readdata_pre[17] = DFFEAS(U1L46, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , PB2_counter_reg_bit[1],  ,  , U1_read_0);


--XB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X8_Y4_N19
--register power-up is low

XB1_av_readdata_pre[22] = DFFEAS(U1L50, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , LB2L8Q,  ,  , U1_read_0);


--XB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X8_Y4_N16
--register power-up is low

XB1_av_readdata_pre[21] = DFFEAS(U1L54, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , PB2L35Q,  ,  , U1_read_0);


--RC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X24_Y7_N53
--register power-up is low

RC1_E_shift_rot_result[20] = DFFEAS(RC1L471, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[20],  ,  , RC1_E_new_inst);


--U1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at MLABCELL_X8_Y4_N0
U1L30_adder_eqn = ( !PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at MLABCELL_X8_Y4_N0
U1L31_adder_eqn = ( !PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L31 = CARRY(U1L31_adder_eqn);


--ND1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X1_Y6_N44
--register power-up is low

ND1_sr[18] = DFFEAS(ND1L75, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--AD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X2_Y5_N37
--register power-up is low

AD1_break_readreg[16] = DFFEAS(AD1L28, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--KD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X4_Y5_N31
--register power-up is low

KD1_MonDReg[16] = DFFEAS(KD1L83, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[16],  , KD1L92, !MD1_take_action_ocimem_b);


--sw_d2[1] is sw_d2[1] at FF_X12_Y1_N40
--register power-up is low

sw_d2[1] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , sw_d1[1],  , !key0_d3[0], VCC);


--sw_d2[2] is sw_d2[2] at FF_X12_Y4_N4
--register power-up is low

sw_d2[2] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , sw_d1[2],  , !key0_d3[0], VCC);


--sw_d2[3] is sw_d2[3] at FF_X11_Y2_N25
--register power-up is low

sw_d2[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , sw_d1[3],  , !key0_d3[0], VCC);


--sw_d2[4] is sw_d2[4] at FF_X11_Y2_N7
--register power-up is low

sw_d2[4] = DFFEAS(A1L308, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d2[5] is sw_d2[5] at FF_X11_Y2_N26
--register power-up is low

sw_d2[5] = DFFEAS(A1L310, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d2[6] is sw_d2[6] at FF_X12_Y2_N47
--register power-up is low

sw_d2[6] = DFFEAS(A1L312, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--NB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y4_N0
NB2_counter_comb_bita0_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2_counter_comb_bita0 = SUM(NB2_counter_comb_bita0_adder_eqn);

--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y4_N0
NB2L3_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2L3 = CARRY(NB2L3_adder_eqn);


--NB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y4_N3
NB2_counter_comb_bita1_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( GND ) + ( NB2L3 );
NB2_counter_comb_bita1 = SUM(NB2_counter_comb_bita1_adder_eqn);

--NB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y4_N3
NB2L7_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( GND ) + ( NB2L3 );
NB2L7 = CARRY(NB2L7_adder_eqn);


--NB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y4_N6
NB2_counter_comb_bita2_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( GND ) + ( NB2L7 );
NB2_counter_comb_bita2 = SUM(NB2_counter_comb_bita2_adder_eqn);

--NB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y4_N6
NB2L11_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( GND ) + ( NB2L7 );
NB2L11 = CARRY(NB2L11_adder_eqn);


--NB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y4_N9
NB2_counter_comb_bita3_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( GND ) + ( NB2L11 );
NB2_counter_comb_bita3 = SUM(NB2_counter_comb_bita3_adder_eqn);

--NB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y4_N9
NB2L15_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( GND ) + ( NB2L11 );
NB2L15 = CARRY(NB2L15_adder_eqn);


--NB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y4_N12
NB2_counter_comb_bita4_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( GND ) + ( NB2L15 );
NB2_counter_comb_bita4 = SUM(NB2_counter_comb_bita4_adder_eqn);

--NB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y4_N12
NB2L19_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( GND ) + ( NB2L15 );
NB2L19 = CARRY(NB2L19_adder_eqn);


--NB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y4_N15
NB2_counter_comb_bita5_adder_eqn = ( NB2_counter_reg_bit[5] ) + ( GND ) + ( NB2L19 );
NB2_counter_comb_bita5 = SUM(NB2_counter_comb_bita5_adder_eqn);


--NB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y4_N30
NB1_counter_comb_bita0_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1_counter_comb_bita0 = SUM(NB1_counter_comb_bita0_adder_eqn);

--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y4_N30
NB1L3_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1L3 = CARRY(NB1L3_adder_eqn);


--NB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y4_N33
NB1_counter_comb_bita1_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( GND ) + ( NB1L3 );
NB1_counter_comb_bita1 = SUM(NB1_counter_comb_bita1_adder_eqn);

--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y4_N33
NB1L7_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( GND ) + ( NB1L3 );
NB1L7 = CARRY(NB1L7_adder_eqn);


--NB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y4_N36
NB1_counter_comb_bita2_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( GND ) + ( NB1L7 );
NB1_counter_comb_bita2 = SUM(NB1_counter_comb_bita2_adder_eqn);

--NB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y4_N36
NB1L11_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( GND ) + ( NB1L7 );
NB1L11 = CARRY(NB1L11_adder_eqn);


--NB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y4_N39
NB1_counter_comb_bita3_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( GND ) + ( NB1L11 );
NB1_counter_comb_bita3 = SUM(NB1_counter_comb_bita3_adder_eqn);

--NB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y4_N39
NB1L15_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( GND ) + ( NB1L11 );
NB1L15 = CARRY(NB1L15_adder_eqn);


--NB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y4_N42
NB1_counter_comb_bita4_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( GND ) + ( NB1L15 );
NB1_counter_comb_bita4 = SUM(NB1_counter_comb_bita4_adder_eqn);

--NB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y4_N42
NB1L19_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( GND ) + ( NB1L15 );
NB1L19 = CARRY(NB1L19_adder_eqn);


--NB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y4_N45
NB1_counter_comb_bita5_adder_eqn = ( NB1_counter_reg_bit[5] ) + ( GND ) + ( NB1L19 );
NB1_counter_comb_bita5 = SUM(NB1_counter_comb_bita5_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X7_Y4_N3
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X7_Y4_N3
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X7_Y4_N0
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X7_Y4_N0
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X7_Y4_N15
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( !U1_wr_rfifo ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X7_Y4_N12
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X7_Y4_N12
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X7_Y4_N9
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X7_Y4_N9
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X7_Y4_N6
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X7_Y4_N6
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--CB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X2_Y4_N59
--register power-up is low

CB1_count[5] = AMPP_FUNCTION(A1L105, CB1L11, !N1_clr_reg, !Q1_state[4], CB1L68);


--AD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X2_Y5_N41
--register power-up is low

AD1_break_readreg[24] = DFFEAS(AD1L41, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--KD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X3_Y5_N46
--register power-up is low

KD1_MonDReg[24] = DFFEAS(KD1L99, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[24],  , KD1L92, !MD1_take_action_ocimem_b);


--ND1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X1_Y5_N29
--register power-up is low

ND1_sr[6] = DFFEAS(ND1L76, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--AD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X2_Y5_N19
--register power-up is low

AD1_break_readreg[4] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[4],  , AD1L5, VCC);


--ND1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X1_Y6_N11
--register power-up is low

ND1_sr[29] = DFFEAS(ND1L77, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--ND1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X1_Y6_N50
--register power-up is low

ND1_sr[30] = DFFEAS(ND1L78, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--ND1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X1_Y6_N32
--register power-up is low

ND1_sr[32] = DFFEAS(ND1L82, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--AD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X2_Y5_N13
--register power-up is low

AD1_break_readreg[25] = DFFEAS(AD1L43, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--KD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X3_Y5_N52
--register power-up is low

KD1_MonDReg[25] = DFFEAS(KD1L101, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[25],  , KD1L92, !MD1_take_action_ocimem_b);


--AD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X2_Y5_N17
--register power-up is low

AD1_break_readreg[27] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[27],  , AD1L5, VCC);


--KD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X4_Y5_N41
--register power-up is low

KD1_MonDReg[27] = DFFEAS(KD1L106, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[27],  , KD1L92, !MD1_take_action_ocimem_b);


--AD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X2_Y5_N56
--register power-up is low

AD1_break_readreg[26] = DFFEAS(AD1L45, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--KD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X3_Y5_N31
--register power-up is low

KD1_MonDReg[26] = DFFEAS(KD1L103, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[26],  , KD1L92, !MD1_take_action_ocimem_b);


--cntr[19] is cntr[19] at FF_X11_Y1_N29
--register power-up is low

cntr[19] = DFFEAS(A1L22, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L26 is Add0~25 at LABCELL_X11_Y1_N24
A1L26_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add0~26 at LABCELL_X11_Y1_N24
A1L27_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L27 = CARRY(A1L27_adder_eqn);


--sw_d1[0] is sw_d1[0] at FF_X12_Y2_N29
--register power-up is low

sw_d1[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , A1L271,  , !key0_d3[0], VCC);


--NB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X8_Y2_N30
NB4_counter_comb_bita0_adder_eqn = ( NB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB4_counter_comb_bita0 = SUM(NB4_counter_comb_bita0_adder_eqn);

--NB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X8_Y2_N30
NB4L3_adder_eqn = ( NB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB4L3 = CARRY(NB4L3_adder_eqn);


--NB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X8_Y2_N33
NB4_counter_comb_bita1_adder_eqn = ( NB4_counter_reg_bit[1] ) + ( GND ) + ( NB4L3 );
NB4_counter_comb_bita1 = SUM(NB4_counter_comb_bita1_adder_eqn);

--NB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X8_Y2_N33
NB4L7_adder_eqn = ( NB4_counter_reg_bit[1] ) + ( GND ) + ( NB4L3 );
NB4L7 = CARRY(NB4L7_adder_eqn);


--NB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X8_Y2_N36
NB4_counter_comb_bita2_adder_eqn = ( NB4_counter_reg_bit[2] ) + ( GND ) + ( NB4L7 );
NB4_counter_comb_bita2 = SUM(NB4_counter_comb_bita2_adder_eqn);

--NB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X8_Y2_N36
NB4L11_adder_eqn = ( NB4_counter_reg_bit[2] ) + ( GND ) + ( NB4L7 );
NB4L11 = CARRY(NB4L11_adder_eqn);


--NB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X8_Y2_N39
NB4_counter_comb_bita3_adder_eqn = ( NB4_counter_reg_bit[3] ) + ( GND ) + ( NB4L11 );
NB4_counter_comb_bita3 = SUM(NB4_counter_comb_bita3_adder_eqn);

--NB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X8_Y2_N39
NB4L15_adder_eqn = ( NB4_counter_reg_bit[3] ) + ( GND ) + ( NB4L11 );
NB4L15 = CARRY(NB4L15_adder_eqn);


--NB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X8_Y2_N42
NB4_counter_comb_bita4_adder_eqn = ( NB4_counter_reg_bit[4] ) + ( GND ) + ( NB4L15 );
NB4_counter_comb_bita4 = SUM(NB4_counter_comb_bita4_adder_eqn);

--NB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X8_Y2_N42
NB4L19_adder_eqn = ( NB4_counter_reg_bit[4] ) + ( GND ) + ( NB4L15 );
NB4L19 = CARRY(NB4L19_adder_eqn);


--NB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X8_Y2_N45
NB4_counter_comb_bita5_adder_eqn = ( NB4_counter_reg_bit[5] ) + ( GND ) + ( NB4L19 );
NB4_counter_comb_bita5 = SUM(NB4_counter_comb_bita5_adder_eqn);


--NB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y2_N30
NB3_counter_comb_bita0_adder_eqn = ( NB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB3_counter_comb_bita0 = SUM(NB3_counter_comb_bita0_adder_eqn);

--NB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y2_N30
NB3L3_adder_eqn = ( NB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB3L3 = CARRY(NB3L3_adder_eqn);


--NB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y2_N33
NB3_counter_comb_bita1_adder_eqn = ( NB3_counter_reg_bit[1] ) + ( GND ) + ( NB3L3 );
NB3_counter_comb_bita1 = SUM(NB3_counter_comb_bita1_adder_eqn);

--NB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y2_N33
NB3L7_adder_eqn = ( NB3_counter_reg_bit[1] ) + ( GND ) + ( NB3L3 );
NB3L7 = CARRY(NB3L7_adder_eqn);


--NB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y2_N36
NB3_counter_comb_bita2_adder_eqn = ( NB3_counter_reg_bit[2] ) + ( GND ) + ( NB3L7 );
NB3_counter_comb_bita2 = SUM(NB3_counter_comb_bita2_adder_eqn);

--NB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y2_N36
NB3L11_adder_eqn = ( NB3_counter_reg_bit[2] ) + ( GND ) + ( NB3L7 );
NB3L11 = CARRY(NB3L11_adder_eqn);


--NB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y2_N39
NB3_counter_comb_bita3_adder_eqn = ( NB3_counter_reg_bit[3] ) + ( GND ) + ( NB3L11 );
NB3_counter_comb_bita3 = SUM(NB3_counter_comb_bita3_adder_eqn);

--NB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y2_N39
NB3L15_adder_eqn = ( NB3_counter_reg_bit[3] ) + ( GND ) + ( NB3L11 );
NB3L15 = CARRY(NB3L15_adder_eqn);


--NB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y2_N42
NB3_counter_comb_bita4_adder_eqn = ( NB3_counter_reg_bit[4] ) + ( GND ) + ( NB3L15 );
NB3_counter_comb_bita4 = SUM(NB3_counter_comb_bita4_adder_eqn);

--NB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y2_N42
NB3L19_adder_eqn = ( NB3_counter_reg_bit[4] ) + ( GND ) + ( NB3L15 );
NB3L19 = CARRY(NB3L19_adder_eqn);


--NB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y2_N45
NB3_counter_comb_bita5_adder_eqn = ( NB3_counter_reg_bit[5] ) + ( GND ) + ( NB3L19 );
NB3_counter_comb_bita5 = SUM(NB3_counter_comb_bita5_adder_eqn);


--RC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X22_Y7_N30
RC1L146_adder_eqn = ( RC1_E_src1[29] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[29]) ) + ( RC1L195 );
RC1L146 = SUM(RC1L146_adder_eqn);

--RC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X22_Y7_N30
RC1L147_adder_eqn = ( RC1_E_src1[29] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[29]) ) + ( RC1L195 );
RC1L147 = CARRY(RC1L147_adder_eqn);


--RC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X24_Y7_N22
--register power-up is low

RC1_E_shift_rot_result[24] = DFFEAS(RC1L475, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[24],  ,  , RC1_E_new_inst);


--RC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X22_Y7_N15
RC1L150_adder_eqn = ( RC1_E_src1[24] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[24]) ) + ( RC1L183 );
RC1L150 = SUM(RC1L150_adder_eqn);

--RC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X22_Y7_N15
RC1L151_adder_eqn = ( RC1_E_src1[24] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[24]) ) + ( RC1L183 );
RC1L151 = CARRY(RC1L151_adder_eqn);


--RC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X24_Y7_N29
--register power-up is low

RC1_E_shift_rot_result[22] = DFFEAS(RC1L473, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[22],  ,  , RC1_E_new_inst);


--RC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X22_Y7_N9
RC1L154_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[22]) ) + ( RC1_E_src1[22] ) + ( RC1L159 );
RC1L154 = SUM(RC1L154_adder_eqn);

--RC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X22_Y7_N9
RC1L155_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[22]) ) + ( RC1_E_src1[22] ) + ( RC1L159 );
RC1L155 = CARRY(RC1L155_adder_eqn);


--RC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X24_Y7_N50
--register power-up is low

RC1_E_shift_rot_result[21] = DFFEAS(RC1L472, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[21],  ,  , RC1_E_new_inst);


--RC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X22_Y7_N6
RC1L158_adder_eqn = ( RC1_E_src1[21] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[21]) ) + ( RC1L163 );
RC1L158 = SUM(RC1L158_adder_eqn);

--RC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X22_Y7_N6
RC1L159_adder_eqn = ( RC1_E_src1[21] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[21]) ) + ( RC1L163 );
RC1L159 = CARRY(RC1L159_adder_eqn);


--RC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X22_Y7_N3
RC1L162_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[20]) ) + ( RC1_E_src1[20] ) + ( RC1L167 );
RC1L162 = SUM(RC1L162_adder_eqn);

--RC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X22_Y7_N3
RC1L163_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[20]) ) + ( RC1_E_src1[20] ) + ( RC1L167 );
RC1L163 = CARRY(RC1L163_adder_eqn);


--RC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X22_Y7_N0
RC1L166_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[19]) ) + ( RC1_E_src1[19] ) + ( RC1L171 );
RC1L166 = SUM(RC1L166_adder_eqn);

--RC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X22_Y7_N0
RC1L167_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[19]) ) + ( RC1_E_src1[19] ) + ( RC1L171 );
RC1L167 = CARRY(RC1L167_adder_eqn);


--RC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at LABCELL_X22_Y8_N57
RC1L170_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[18]) ) + ( RC1L505Q ) + ( RC1L175 );
RC1L170 = SUM(RC1L170_adder_eqn);

--RC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X22_Y8_N57
RC1L171_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[18]) ) + ( RC1L505Q ) + ( RC1L175 );
RC1L171 = CARRY(RC1L171_adder_eqn);


--RC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X22_Y8_N54
RC1L174_adder_eqn = ( RC1_E_src1[17] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[17]) ) + ( RC1L111 );
RC1L174 = SUM(RC1L174_adder_eqn);

--RC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at LABCELL_X22_Y8_N54
RC1L175_adder_eqn = ( RC1_E_src1[17] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[17]) ) + ( RC1L111 );
RC1L175 = CARRY(RC1L175_adder_eqn);


--RC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X24_Y7_N20
--register power-up is low

RC1_E_shift_rot_result[25] = DFFEAS(RC1L476, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1L513Q,  ,  , RC1_E_new_inst);


--RC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X22_Y7_N18
RC1L178_adder_eqn = ( RC1L513Q ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[25]) ) + ( RC1L151 );
RC1L178 = SUM(RC1L178_adder_eqn);

--RC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X22_Y7_N18
RC1L179_adder_eqn = ( RC1L513Q ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[25]) ) + ( RC1L151 );
RC1L179 = CARRY(RC1L179_adder_eqn);


--RC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X24_Y7_N59
--register power-up is low

RC1_E_shift_rot_result[23] = DFFEAS(RC1L474, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[23],  ,  , RC1_E_new_inst);


--RC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X22_Y7_N12
RC1L182_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[23]) ) + ( RC1_E_src1[23] ) + ( RC1L155 );
RC1L182 = SUM(RC1L182_adder_eqn);

--RC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X22_Y7_N12
RC1L183_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[23]) ) + ( RC1_E_src1[23] ) + ( RC1L155 );
RC1L183 = CARRY(RC1L183_adder_eqn);


--RC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X24_Y7_N37
--register power-up is low

RC1_E_shift_rot_result[27] = DFFEAS(RC1L478, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[27],  ,  , RC1_E_new_inst);


--RC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X22_Y7_N24
RC1L186_adder_eqn = ( RC1_E_src1[27] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[27]) ) + ( RC1L191 );
RC1L186 = SUM(RC1L186_adder_eqn);

--RC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X22_Y7_N24
RC1L187_adder_eqn = ( RC1_E_src1[27] ) + ( !RC1_E_alu_sub $ (!RC1_E_src2[27]) ) + ( RC1L191 );
RC1L187 = CARRY(RC1L187_adder_eqn);


--RC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X24_Y7_N35
--register power-up is low

RC1_E_shift_rot_result[26] = DFFEAS(RC1L477, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[26],  ,  , RC1_E_new_inst);


--RC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X22_Y7_N21
RC1L190_adder_eqn = ( !RC1_E_src2[26] $ (!RC1_E_alu_sub) ) + ( RC1_E_src1[26] ) + ( RC1L179 );
RC1L190 = SUM(RC1L190_adder_eqn);

--RC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X22_Y7_N21
RC1L191_adder_eqn = ( !RC1_E_src2[26] $ (!RC1_E_alu_sub) ) + ( RC1_E_src1[26] ) + ( RC1L179 );
RC1L191 = CARRY(RC1L191_adder_eqn);


--RC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X24_Y7_N41
--register power-up is low

RC1_E_shift_rot_result[29] = DFFEAS(RC1L480, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[29],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X24_Y7_N31
--register power-up is low

RC1_E_shift_rot_result[28] = DFFEAS(RC1L479, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[28],  ,  , RC1_E_new_inst);


--RC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X22_Y7_N27
RC1L194_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[28]) ) + ( RC1_E_src1[28] ) + ( RC1L187 );
RC1L194 = SUM(RC1L194_adder_eqn);

--RC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X22_Y7_N27
RC1L195_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[28]) ) + ( RC1_E_src1[28] ) + ( RC1L187 );
RC1L195 = CARRY(RC1L195_adder_eqn);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X9_Y4_N9
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X9_Y4_N9
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X9_Y4_N0
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X9_Y4_N0
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X9_Y4_N6
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X9_Y4_N6
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X9_Y4_N3
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X9_Y4_N3
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X9_Y4_N15
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( !U1_fifo_wr ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X9_Y4_N12
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X9_Y4_N12
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--KD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X3_Y5_N49
--register power-up is low

KD1_MonDReg[22] = DFFEAS(KD1L95, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[22],  , KD1L92, !MD1_take_action_ocimem_b);


--ND1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X1_Y6_N26
--register power-up is low

ND1_sr[22] = DFFEAS(ND1L84, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--AD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X2_Y5_N14
--register power-up is low

AD1_break_readreg[20] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[20],  , AD1L5, VCC);


--KD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X3_Y5_N40
--register power-up is low

KD1_MonDReg[20] = DFFEAS(KD1L90, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[20],  , KD1L92, !MD1_take_action_ocimem_b);


--AD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X2_Y5_N58
--register power-up is low

AD1_break_readreg[19] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[19],  , AD1L5, VCC);


--KD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X4_Y5_N49
--register power-up is low

KD1_MonDReg[19] = DFFEAS(KD1L88, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[19],  , KD1L92, !MD1_take_action_ocimem_b);


--ND1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X1_Y6_N47
--register power-up is low

ND1_sr[19] = DFFEAS(ND1L85, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--KD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X4_Y5_N34
--register power-up is low

KD1_MonDReg[23] = DFFEAS(KD1L97, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[23],  , KD1L92, !MD1_take_action_ocimem_b);


--KD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X3_Y5_N7
--register power-up is low

KD1_MonDReg[11] = DFFEAS(KD1L70, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[11],  , KD1L92, !MD1_take_action_ocimem_b);


--KD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X3_Y5_N10
--register power-up is low

KD1_MonDReg[13] = DFFEAS(KD1L73, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[13],  , KD1L92, !MD1_take_action_ocimem_b);


--KD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X3_Y5_N43
--register power-up is low

KD1_MonDReg[14] = DFFEAS(KD1L75, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[14],  , KD1L92, !MD1_take_action_ocimem_b);


--KD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X3_Y5_N37
--register power-up is low

KD1_MonDReg[9] = DFFEAS(KD1L66, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[9],  , KD1L92, !MD1_take_action_ocimem_b);


--KD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X3_Y5_N1
--register power-up is low

KD1_MonDReg[10] = DFFEAS(KD1L68, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[10],  , KD1L92, !MD1_take_action_ocimem_b);


--U1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at MLABCELL_X8_Y4_N12
U1L34_adder_eqn = ( !PB1L31Q ) + ( GND ) + ( U1L39 );
U1L34 = SUM(U1L34_adder_eqn);

--U1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at MLABCELL_X8_Y4_N12
U1L35_adder_eqn = ( !PB1L31Q ) + ( GND ) + ( U1L39 );
U1L35 = CARRY(U1L35_adder_eqn);


--KD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X4_Y5_N19
--register power-up is low

KD1_MonDReg[17] = DFFEAS(KD1L85, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[17],  , KD1L92, !MD1_take_action_ocimem_b);


--U1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at MLABCELL_X8_Y4_N9
U1L38_adder_eqn = ( !PB1_counter_reg_bit[3] ) + ( GND ) + ( U1L43 );
U1L38 = SUM(U1L38_adder_eqn);

--U1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at MLABCELL_X8_Y4_N9
U1L39_adder_eqn = ( !PB1_counter_reg_bit[3] ) + ( GND ) + ( U1L43 );
U1L39 = CARRY(U1L39_adder_eqn);


--U1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at MLABCELL_X8_Y4_N6
U1L42_adder_eqn = ( !PB1_counter_reg_bit[2] ) + ( GND ) + ( U1L47 );
U1L42 = SUM(U1L42_adder_eqn);

--U1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at MLABCELL_X8_Y4_N6
U1L43_adder_eqn = ( !PB1_counter_reg_bit[2] ) + ( GND ) + ( U1L47 );
U1L43 = CARRY(U1L43_adder_eqn);


--U1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at MLABCELL_X8_Y4_N3
U1L46_adder_eqn = ( !PB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L46 = SUM(U1L46_adder_eqn);

--U1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at MLABCELL_X8_Y4_N3
U1L47_adder_eqn = ( !PB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L47 = CARRY(U1L47_adder_eqn);


--sw_d2[7] is sw_d2[7] at FF_X11_Y2_N1
--register power-up is low

sw_d2[7] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , sw_d1[7],  , !key0_d3[0], VCC);


--KD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X4_Y5_N22
--register power-up is low

KD1_MonDReg[21] = DFFEAS(KD1L93, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[21],  , KD1L92, !MD1_take_action_ocimem_b);


--U1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at MLABCELL_X8_Y4_N18
U1L50_adder_eqn = ( !LB1_b_full ) + ( VCC ) + ( U1L55 );
U1L50 = SUM(U1L50_adder_eqn);


--U1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at MLABCELL_X8_Y4_N15
U1L54_adder_eqn = ( !PB1_counter_reg_bit[5] ) + ( GND ) + ( U1L35 );
U1L54 = SUM(U1L54_adder_eqn);

--U1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at MLABCELL_X8_Y4_N15
U1L55_adder_eqn = ( !PB1_counter_reg_bit[5] ) + ( GND ) + ( U1L35 );
U1L55 = CARRY(U1L55_adder_eqn);


--KD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X3_Y5_N56
--register power-up is low

KD1_MonDReg[6] = DFFEAS(KD1L60, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[6],  , KD1L92, !MD1_take_action_ocimem_b);


--KD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X3_Y5_N58
--register power-up is low

KD1_MonDReg[7] = DFFEAS(KD1L62, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[7],  , KD1L92, !MD1_take_action_ocimem_b);


--AD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X2_Y5_N16
--register power-up is low

AD1_break_readreg[17] = DFFEAS(AD1L30, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--sw_d1[1] is sw_d1[1] at FF_X12_Y1_N38
--register power-up is low

sw_d1[1] = DFFEAS(A1L293, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d1[2] is sw_d1[2] at FF_X12_Y4_N47
--register power-up is low

sw_d1[2] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , A1L275,  , !key0_d3[0], VCC);


--sw_d1[3] is sw_d1[3] at FF_X11_Y2_N29
--register power-up is low

sw_d1[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , A1L277,  , !key0_d3[0], VCC);


--CB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X3_Y4_N23
--register power-up is low

CB1_td_shift[8] = AMPP_FUNCTION(A1L105, CB1L91, !N1_clr_reg, !Q1_state[4], CB1L68);


--sw_d1[4] is sw_d1[4] at FF_X11_Y2_N11
--register power-up is low

sw_d1[4] = DFFEAS(A1L297, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d1[5] is sw_d1[5] at FF_X11_Y2_N28
--register power-up is low

sw_d1[5] = DFFEAS(A1L299, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d1[6] is sw_d1[6] at FF_X12_Y2_N44
--register power-up is low

sw_d1[6] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , A1L283,  , !key0_d3[0], VCC);


--CB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X2_Y4_N41
--register power-up is low

CB1_count[4] = AMPP_FUNCTION(A1L105, CB1_count[3], !N1_clr_reg, !Q1_state[4], GND, CB1L68);


--AD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X2_Y5_N31
--register power-up is low

AD1_break_readreg[5] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[5],  , AD1L5, VCC);


--AD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X2_Y5_N49
--register power-up is low

AD1_break_readreg[28] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[28],  , AD1L5, VCC);


--KD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X3_Y5_N35
--register power-up is low

KD1_MonDReg[28] = DFFEAS(KD1L108, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[28],  , KD1L92, !MD1_take_action_ocimem_b);


--AD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X2_Y6_N8
--register power-up is low

AD1_break_readreg[29] = DFFEAS(AD1L49, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--KD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X3_Y5_N25
--register power-up is low

KD1_MonDReg[30] = DFFEAS(KD1L111, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[30],  , KD1L92, !MD1_take_action_ocimem_b);


--AD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X2_Y5_N52
--register power-up is low

AD1_break_readreg[30] = DFFEAS(AD1L51, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--AD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X2_Y6_N37
--register power-up is low

AD1_break_readreg[31] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[31],  , AD1L5, VCC);


--KD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X4_Y5_N52
--register power-up is low

KD1_MonDReg[31] = DFFEAS(KD1L113, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[31],  , KD1L92, !MD1_take_action_ocimem_b);


--cntr[18] is cntr[18] at FF_X11_Y1_N26
--register power-up is low

cntr[18] = DFFEAS(A1L26, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L30 is Add0~29 at LABCELL_X11_Y1_N21
A1L30_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add0~30 at LABCELL_X11_Y1_N21
A1L31_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L31 = CARRY(A1L31_adder_eqn);


--ND1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X1_Y6_N29
--register power-up is low

ND1_sr[23] = DFFEAS(ND1L88, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--AD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X2_Y6_N40
--register power-up is low

AD1_break_readreg[21] = DFFEAS(AD1L36, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--AD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X2_Y5_N22
--register power-up is low

AD1_break_readreg[18] = DFFEAS(AD1L32, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--sw_d1[7] is sw_d1[7] at FF_X11_Y2_N5
--register power-up is low

sw_d1[7] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , A1L285,  , !key0_d3[0], VCC);


--ND1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X1_Y6_N35
--register power-up is low

ND1_sr[16] = DFFEAS(ND1L89, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--CB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X2_Y4_N10
--register power-up is low

CB1_count[3] = AMPP_FUNCTION(A1L105, CB1_count[2], !N1_clr_reg, !Q1_state[4], GND, CB1L68);


--ND1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X1_Y6_N56
--register power-up is low

ND1_sr[24] = DFFEAS(ND1L90, A1L105,  ,  , ND1L31,  ,  , ND1L32,  );


--ND1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X1_Y5_N32
--register power-up is low

ND1_sr[8] = DFFEAS(ND1L91, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--AD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X2_Y6_N11
--register power-up is low

AD1_break_readreg[6] = DFFEAS(AD1L12, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--cntr[17] is cntr[17] at FF_X11_Y1_N23
--register power-up is low

cntr[17] = DFFEAS(A1L30, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L34 is Add0~33 at LABCELL_X11_Y1_N18
A1L34_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add0~34 at LABCELL_X11_Y1_N18
A1L35_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L35 = CARRY(A1L35_adder_eqn);


--AD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X2_Y6_N13
--register power-up is low

AD1_break_readreg[22] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[22],  , AD1L5, VCC);


--ND1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X1_Y5_N2
--register power-up is low

ND1_sr[14] = DFFEAS(ND1L92, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--ND1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X1_Y5_N20
--register power-up is low

ND1_sr[12] = DFFEAS(ND1L95, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--ND1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X1_Y5_N23
--register power-up is low

ND1_sr[13] = DFFEAS(ND1L96, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--ND1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X1_Y5_N53
--register power-up is low

ND1_sr[11] = DFFEAS(ND1L97, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--ND1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X1_Y5_N35
--register power-up is low

ND1_sr[9] = DFFEAS(ND1L98, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--ND1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X1_Y5_N50
--register power-up is low

ND1_sr[10] = DFFEAS(ND1L99, A1L105,  ,  , ND1L13,  ,  , ND1L12,  );


--AD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X2_Y5_N34
--register power-up is low

AD1_break_readreg[15] = DFFEAS(AD1L26, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--CB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X2_Y4_N16
--register power-up is low

CB1_count[2] = AMPP_FUNCTION(A1L105, CB1_count[1], !N1_clr_reg, !Q1_state[4], GND, CB1L68);


--AD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X2_Y6_N16
--register power-up is low

AD1_break_readreg[23] = DFFEAS(AD1L39, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--AD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X2_Y5_N50
--register power-up is low

AD1_break_readreg[7] = DFFEAS(AD1L14, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--cntr[16] is cntr[16] at FF_X11_Y1_N20
--register power-up is low

cntr[16] = DFFEAS(A1L34, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L38 is Add0~37 at LABCELL_X11_Y1_N15
A1L38_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add0~38 at LABCELL_X11_Y1_N15
A1L39_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L39 = CARRY(A1L39_adder_eqn);


--AD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X2_Y6_N7
--register power-up is low

AD1_break_readreg[13] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[13],  , AD1L5, VCC);


--AD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X2_Y5_N4
--register power-up is low

AD1_break_readreg[14] = DFFEAS(AD1L24, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--AD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X2_Y5_N55
--register power-up is low

AD1_break_readreg[11] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[11],  , AD1L5, VCC);


--AD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X2_Y5_N23
--register power-up is low

AD1_break_readreg[12] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[12],  , AD1L5, VCC);


--AD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X2_Y6_N38
--register power-up is low

AD1_break_readreg[10] = DFFEAS(AD1L19, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--AD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X2_Y5_N59
--register power-up is low

AD1_break_readreg[8] = DFFEAS(AD1L16, GLOBAL(A1L123),  ,  , AD1L4,  ,  , AD1L5,  );


--AD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X2_Y5_N1
--register power-up is low

AD1_break_readreg[9] = DFFEAS( , GLOBAL(A1L123),  ,  , AD1L4, MD1_jdo[9],  , AD1L5, VCC);


--cntr[15] is cntr[15] at FF_X11_Y1_N17
--register power-up is low

cntr[15] = DFFEAS(A1L38, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L42 is Add0~41 at LABCELL_X11_Y1_N12
A1L42_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add0~42 at LABCELL_X11_Y1_N12
A1L43_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L43 = CARRY(A1L43_adder_eqn);


--cntr[14] is cntr[14] at FF_X11_Y1_N14
--register power-up is low

cntr[14] = DFFEAS(A1L42, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L46 is Add0~45 at LABCELL_X11_Y1_N9
A1L46_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add0~46 at LABCELL_X11_Y1_N9
A1L47_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L47 = CARRY(A1L47_adder_eqn);


--cntr[13] is cntr[13] at FF_X11_Y1_N11
--register power-up is low

cntr[13] = DFFEAS(A1L46, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L50 is Add0~49 at LABCELL_X11_Y1_N6
A1L50_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add0~50 at LABCELL_X11_Y1_N6
A1L51_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L51 = CARRY(A1L51_adder_eqn);


--cntr[12] is cntr[12] at FF_X11_Y1_N8
--register power-up is low

cntr[12] = DFFEAS(A1L50, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L54 is Add0~53 at LABCELL_X11_Y1_N3
A1L54_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add0~54 at LABCELL_X11_Y1_N3
A1L55_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L55 = CARRY(A1L55_adder_eqn);


--cntr[11] is cntr[11] at FF_X11_Y1_N5
--register power-up is low

cntr[11] = DFFEAS(A1L54, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L58 is Add0~57 at LABCELL_X11_Y1_N0
A1L58_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add0~58 at LABCELL_X11_Y1_N0
A1L59_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L59 = CARRY(A1L59_adder_eqn);


--cntr[10] is cntr[10] at FF_X11_Y1_N2
--register power-up is low

cntr[10] = DFFEAS(A1L58, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L62 is Add0~61 at LABCELL_X11_Y2_N57
A1L62_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L62 = SUM(A1L62_adder_eqn);

--A1L63 is Add0~62 at LABCELL_X11_Y2_N57
A1L63_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L63 = CARRY(A1L63_adder_eqn);


--cntr[9] is cntr[9] at FF_X11_Y2_N59
--register power-up is low

cntr[9] = DFFEAS(A1L62, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L66 is Add0~65 at LABCELL_X11_Y2_N54
A1L66_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add0~66 at LABCELL_X11_Y2_N54
A1L67_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L67 = CARRY(A1L67_adder_eqn);


--cntr[8] is cntr[8] at FF_X11_Y2_N56
--register power-up is low

cntr[8] = DFFEAS(A1L66, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L70 is Add0~69 at LABCELL_X11_Y2_N51
A1L70_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add0~70 at LABCELL_X11_Y2_N51
A1L71_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L71 = CARRY(A1L71_adder_eqn);


--cntr[7] is cntr[7] at FF_X11_Y2_N53
--register power-up is low

cntr[7] = DFFEAS(A1L70, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L74 is Add0~73 at LABCELL_X11_Y2_N48
A1L74_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add0~74 at LABCELL_X11_Y2_N48
A1L75_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L75 = CARRY(A1L75_adder_eqn);


--cntr[6] is cntr[6] at FF_X11_Y2_N50
--register power-up is low

cntr[6] = DFFEAS(A1L74, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L78 is Add0~77 at LABCELL_X11_Y2_N45
A1L78_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add0~78 at LABCELL_X11_Y2_N45
A1L79_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L79 = CARRY(A1L79_adder_eqn);


--cntr[5] is cntr[5] at FF_X11_Y2_N47
--register power-up is low

cntr[5] = DFFEAS(A1L78, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L82 is Add0~81 at LABCELL_X11_Y2_N42
A1L82_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add0~82 at LABCELL_X11_Y2_N42
A1L83_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L83 = CARRY(A1L83_adder_eqn);


--cntr[4] is cntr[4] at FF_X11_Y2_N44
--register power-up is low

cntr[4] = DFFEAS(A1L82, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L86 is Add0~85 at LABCELL_X11_Y2_N39
A1L86_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add0~86 at LABCELL_X11_Y2_N39
A1L87_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L87 = CARRY(A1L87_adder_eqn);


--cntr[3] is cntr[3] at FF_X11_Y2_N41
--register power-up is low

cntr[3] = DFFEAS(A1L86, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L90 is Add0~89 at LABCELL_X11_Y2_N36
A1L90_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add0~90 at LABCELL_X11_Y2_N36
A1L91_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L91 = CARRY(A1L91_adder_eqn);


--cntr[2] is cntr[2] at FF_X11_Y2_N38
--register power-up is low

cntr[2] = DFFEAS(A1L90, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L94 is Add0~93 at LABCELL_X11_Y2_N33
A1L94_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add0~94 at LABCELL_X11_Y2_N33
A1L95_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L95 = CARRY(A1L95_adder_eqn);


--cntr[1] is cntr[1] at FF_X11_Y2_N35
--register power-up is low

cntr[1] = DFFEAS(A1L94, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L98 is Add0~97 at LABCELL_X11_Y2_N30
A1L98_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add0~98 at LABCELL_X11_Y2_N30
A1L99_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L99 = CARRY(A1L99_adder_eqn);


--cntr[0] is cntr[0] at FF_X11_Y2_N32
--register power-up is low

cntr[0] = DFFEAS(A1L98, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3[0],  );


--KD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at LABCELL_X7_Y5_N18
KD1L118 = ( !KD1L136Q & ( (!MD1_take_action_ocimem_b & (!KD1_MonAReg[3] & (!KD1_MonAReg[2] & (KD1_MonAReg[4])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[32]))))) ) ) # ( KD1L136Q & ( (!MD1_take_action_ocimem_b & (((WD1_q_a[29])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[32]))))) ) );


--KD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at LABCELL_X7_Y5_N12
KD1L122 = ( !KD1L136Q & ( (!MD1_take_action_ocimem_b & (!KD1_MonAReg[4] & (!KD1_MonAReg[2] & (KD1_MonAReg[3])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[21]))))) ) ) # ( KD1L136Q & ( (!MD1_take_action_ocimem_b & (((WD1_q_a[18])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[21]))))) ) );


--KD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 at LABCELL_X7_Y5_N6
KD1L126 = ( !KD1L136Q & ( (!MD1_take_action_ocimem_b & (!KD1_MonAReg[4] & (!KD1_MonAReg[2] & (!KD1_MonAReg[3])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[8]))))) ) ) # ( KD1L136Q & ( (!MD1_take_action_ocimem_b & (((WD1_q_a[5])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[8]))))) ) );


--KD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~20 at LABCELL_X7_Y5_N0
KD1L78 = ( !KD1L136Q & ( (!MD1_take_action_ocimem_b & (!KD1_MonAReg[3] & (!KD1_MonAReg[4] $ ((KD1_MonAReg[2]))))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[18]))))) ) ) # ( KD1L136Q & ( (!MD1_take_action_ocimem_b & (((WD1_q_a[15])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[18]))))) ) );


--LB2L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X7_Y2_N0
LB2L10 = ( !LB2_b_non_empty & ( (((CB1L61Q)) # (LB2L8Q)) ) ) # ( LB2_b_non_empty & ( (!U1L75) # (((!XB1L36) # ((!XB1L35) # (LB2L2))) # (LB2L8Q)) ) );


--RC1L979 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~9 at MLABCELL_X15_Y6_N24
RC1L979 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & ((((XD1_q_a[21] & SB3L1)) # (RC1L978)))) # (RC1_av_ld_aligning_data & ((((RC1L874))))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & ((((XD1_q_a[21] & SB3L1)) # (RC1L978)))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[5]))))) ) );


--RC1L984 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~13 at MLABCELL_X15_Y6_N6
RC1L984 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[22])))) # (RC1L983))) # (RC1_av_ld_aligning_data & ((((RC1L874))))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[22])))) # (RC1L983))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[6]))))) ) );


--RC1L959 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~17 at LABCELL_X19_Y6_N48
RC1L959 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & ((((SB3L1 & XD1_q_a[17])) # (RC1L958)))) # (RC1_av_ld_aligning_data & (((RC1L874)))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & ((((SB3L1 & XD1_q_a[17])) # (RC1L958)))) # (RC1_av_ld_aligning_data & (((RC1_av_ld_byte3_data[1])))) ) );


--RC1L964 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~21 at LABCELL_X13_Y6_N36
RC1L964 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[18])))) # (RC1L963))) # (RC1_av_ld_aligning_data & ((((RC1L874))))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[18])))) # (RC1L963))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[2]))))) ) );


--RC1L969 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~25 at LABCELL_X13_Y6_N30
RC1L969 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & (((XD1_q_a[19] & ((SB3L1)))) # (RC1L968))) # (RC1_av_ld_aligning_data & ((((RC1L874))))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & (((XD1_q_a[19] & ((SB3L1)))) # (RC1L968))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[3]))))) ) );


--RC1L974 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~29 at LABCELL_X13_Y6_N48
RC1L974 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & (((XD1_q_a[20] & ((SB3L1)))) # (RC1L973))) # (RC1_av_ld_aligning_data & ((((RC1L874))))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & (((XD1_q_a[20] & ((SB3L1)))) # (RC1L973))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[4]))))) ) );


--RC1L954 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~33 at LABCELL_X19_Y6_N42
RC1L954 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & ((((SB3L1 & XD1_q_a[16])) # (RC1L953)))) # (RC1_av_ld_aligning_data & ((((RC1L874))))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & ((((SB3L1 & XD1_q_a[16])) # (RC1L953)))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[0]))))) ) );


--RC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~9 at MLABCELL_X15_Y6_N12
RC1L928 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[13])))) # (RC1L927))) # (RC1_av_ld_aligning_data & ((((RC1L874))))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[13])))) # (RC1L927))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[5]))))) ) );


--RC1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~13 at LABCELL_X19_Y6_N0
RC1L933 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & ((((SB3L1 & XD1_q_a[14])) # (RC1L932)))) # (RC1_av_ld_aligning_data & (((RC1L874)))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & ((((SB3L1 & XD1_q_a[14])) # (RC1L932)))) # (RC1_av_ld_aligning_data & (((RC1_av_ld_byte2_data[6])))) ) );


--RC1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~17 at LABCELL_X19_Y6_N18
RC1L938 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & ((((SB3L1 & XD1_q_a[15])) # (RC1L937)))) # (RC1_av_ld_aligning_data & (((RC1L874)))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & ((((SB3L1 & XD1_q_a[15])) # (RC1L937)))) # (RC1_av_ld_aligning_data & (((RC1_av_ld_byte2_data[7])))) ) );


--RC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~21 at LABCELL_X13_Y6_N6
RC1L911 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & ((((SB3L1 & XD1_q_a[9])) # (RC1L910)))) # (RC1_av_ld_aligning_data & (((RC1L874)))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & ((((SB3L1 & XD1_q_a[9])) # (RC1L910)))) # (RC1_av_ld_aligning_data & (((RC1_av_ld_byte2_data[1])))) ) );


--RC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~25 at LABCELL_X19_Y6_N36
RC1L916 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[10])))) # (RC1L915))) # (RC1_av_ld_aligning_data & ((((RC1L874))))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[10])))) # (RC1L915))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[2]))))) ) );


--RC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~29 at LABCELL_X13_Y6_N24
RC1L923 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & ((((XD1_q_a[12] & SB3L1)) # (RC1L922)))) # (RC1_av_ld_aligning_data & ((((RC1L874))))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & ((((XD1_q_a[12] & SB3L1)) # (RC1L922)))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[4]))))) ) );


--RC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~33 at LABCELL_X19_Y6_N30
RC1L906 = ( !RC1L699 & ( (!RC1_av_ld_aligning_data & (((XD1_q_a[8] & ((SB3L1)))) # (RC1L905))) # (RC1_av_ld_aligning_data & ((((RC1L874))))) ) ) # ( RC1L699 & ( (!RC1_av_ld_aligning_data & (((XD1_q_a[8] & ((SB3L1)))) # (RC1L905))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[0]))))) ) );


--UC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X9_Y6_N24
UC1L82 = ( !UC1_read & ( (!WB3_mem_used[1] & (WB3L16 & (((RB1L12 & UB1_saved_grant[0])) # (UB1L54)))) ) ) # ( UC1_read & ( (((KD1_waitrequest))) ) );


--UC1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X10_Y6_N0
UC1L132 = ( !UC1_write & ( (UB1_saved_grant[0] & (S1L4 & (!WB3_mem_used[1] & ((RB1L12) # (UB1L54))))) ) ) # ( UC1_write & ( (((KD1_waitrequest))) ) );


--RC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X17_Y7_N24
RC1L780 = ( !RC1_D_iw[14] & ( (RC1L583 & (!RC1L283Q & (!RC1_D_iw[16] & (RC1_D_iw[12] & !RC1_D_iw[11])))) ) ) # ( RC1_D_iw[14] & ( (RC1L583 & (!RC1L283Q & (RC1_D_iw[15] & (RC1_D_iw[12] & !RC1_D_iw[11])))) ) );


--CB1L56 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X2_Y4_N18
CB1L56 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !Q1_state[3], !A1L106, !CB1_state, !Q1_state[4], !N1_irf_reg[1][0]);


--RC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X17_Y6_N42
RC1L833 = ( !RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & ((!RC1_R_ctrl_br_cmp & (((RC1_W_alu_result[0])))) # (RC1_R_ctrl_br_cmp & (RC1_W_cmp_result)))) # (RC1_R_ctrl_ld & ((((RC1_av_ld_byte0_data[0]))))) ) ) # ( RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & ((!RC1_R_ctrl_br_cmp & (((RC1_W_control_rd_data[0])))) # (RC1_R_ctrl_br_cmp & (RC1_W_cmp_result)))) # (RC1_R_ctrl_ld & ((((RC1_av_ld_byte0_data[0]))))) ) );


--S1_data_out[0] is nios_system:u0|nios_system_hex0:hex0|data_out[0] at FF_X13_Y4_N4
--register power-up is low

S1_data_out[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3, RC1_d_writedata[0],  ,  , VCC);


--S1_data_out[1] is nios_system:u0|nios_system_hex0:hex0|data_out[1] at FF_X13_Y4_N58
--register power-up is low

S1_data_out[1] = DFFEAS(S1L10, GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--S1_data_out[2] is nios_system:u0|nios_system_hex0:hex0|data_out[2] at FF_X13_Y4_N28
--register power-up is low

S1_data_out[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3, RC1_d_writedata[2],  ,  , VCC);


--S1_data_out[3] is nios_system:u0|nios_system_hex0:hex0|data_out[3] at FF_X13_Y4_N22
--register power-up is low

S1_data_out[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3, RC1L1019Q,  ,  , VCC);


--S1_data_out[4] is nios_system:u0|nios_system_hex0:hex0|data_out[4] at FF_X13_Y4_N37
--register power-up is low

S1_data_out[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3, RC1_d_writedata[4],  ,  , VCC);


--S1_data_out[5] is nios_system:u0|nios_system_hex0:hex0|data_out[5] at FF_X13_Y4_N7
--register power-up is low

S1_data_out[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3, RC1_d_writedata[5],  ,  , VCC);


--S1_data_out[6] is nios_system:u0|nios_system_hex0:hex0|data_out[6] at FF_X13_Y4_N1
--register power-up is low

S1_data_out[6] = DFFEAS(S1L16, GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--CB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X6_Y2_N5
--register power-up is low

CB1_adapted_tdo = AMPP_FUNCTION(!A1L105, CB1_td_shift[0], !N1_clr_reg, GND);


--ND1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X2_Y3_N50
--register power-up is low

ND1_sr[0] = DFFEAS(ND1L58, A1L105,  ,  ,  ,  ,  ,  ,  );


--ND1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X2_Y3_N47
--register power-up is low

ND1_ir_out[0] = DFFEAS( , A1L105,  ,  ,  , QD3_dreg[0],  ,  , VCC);


--ND1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X2_Y3_N17
--register power-up is low

ND1_ir_out[1] = DFFEAS( , A1L105,  ,  ,  , QD2_dreg[0],  ,  , VCC);


--key0_d3[0] is key0_d3[0] at FF_X12_Y1_N11
--register power-up is low

key0_d3[0] = DFFEAS(A1L236, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X15_Y4_N25
--register power-up is low

RC1_d_writedata[0] = DFFEAS(RC1L1015, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst at FF_X8_Y3_N53
--register power-up is low

Z1_r_sync_rst = DFFEAS(Z1L1, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--AC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at LABCELL_X12_Y6_N42
AC1L2 = ( !RC1_W_alu_result[10] & ( RC1_W_alu_result[12] & ( (!RC1_W_alu_result[9] & (!RC1_W_alu_result[7] & (!RC1_W_alu_result[11] & !RC1_W_alu_result[8]))) ) ) );


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1 at MLABCELL_X15_Y8_N12
AC1L3 = ( !RC1_W_alu_result[6] & ( !RC1_W_alu_result[15] & ( (!RC1_W_alu_result[14] & (RC1_W_alu_result[16] & !RC1_W_alu_result[13])) ) ) );


--CB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X12_Y5_N49
--register power-up is low

CB1_rst1 = AMPP_FUNCTION(A1L123, CB1L47, !Z1_r_sync_rst);


--XB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[1] at FF_X10_Y7_N25
--register power-up is low

XB6_wait_latency_counter[1] = DFFEAS(XB6L17, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L1 is nios_system:u0|nios_system_hex0:hex0|always0~0 at LABCELL_X13_Y4_N51
S1L1 = (CB1_rst1 & !XB6_wait_latency_counter[1]);


--XB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[0] at FF_X10_Y7_N32
--register power-up is low

XB6_wait_latency_counter[0] = DFFEAS(XB6L18, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1] at FF_X11_Y5_N16
--register power-up is low

WB6_mem_used[1] = DFFEAS(WB6L8, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X12_Y7_N7
--register power-up is low

RC1_d_write = DFFEAS(RC1_E_st_stall, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X10_Y5_N38
--register power-up is low

ZB1_write_accepted = DFFEAS(ZB1L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L2 is nios_system:u0|nios_system_hex0:hex0|always0~1 at LABCELL_X13_Y4_N39
S1L2 = ( !ZB1L14Q & ( !RC1_W_alu_result[3] & ( (RC1_d_write & (!XB6L15Q & (!RC1_W_alu_result[2] & !WB6_mem_used[1]))) ) ) );


--S1L3 is nios_system:u0|nios_system_hex0:hex0|always0~2 at LABCELL_X13_Y4_N18
S1L3 = ( AC1L2 & ( S1L2 & ( (S1L1 & (AC1L3 & (!RC1_W_alu_result[5] & RC1_W_alu_result[4]))) ) ) );


--RC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X13_Y7_N49
--register power-up is low

RC1_d_writedata[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[1],  ,  , VCC);


--RC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X13_Y7_N26
--register power-up is low

RC1_d_writedata[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[2],  ,  , VCC);


--RC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X8_Y7_N23
--register power-up is low

RC1_d_writedata[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[3],  ,  , VCC);


--RC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X19_Y7_N58
--register power-up is low

RC1_d_writedata[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[4],  ,  , VCC);


--RC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X19_Y5_N31
--register power-up is low

RC1_d_writedata[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[5],  ,  , VCC);


--RC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X19_Y5_N35
--register power-up is low

RC1_d_writedata[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[6],  ,  , VCC);


--LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X2_Y3_N12
LD1L3 = ( !N1_virtual_ir_scan_reg & ( (Q1_state[4] & H1_splitter_nodes_receive_1[3]) ) );


--ND1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X2_Y3_N57
ND1L56 = (ND1_sr[0] & (((!Q1_state[3]) # (!H1_splitter_nodes_receive_1[3])) # (N1_virtual_ir_scan_reg)));


--QD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X2_Y3_N5
--register power-up is low

QD3_dreg[0] = DFFEAS( , A1L105,  ,  ,  , QD3_din_s1,  ,  , VCC);


--ND1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X2_Y3_N45
ND1L57 = ( !N1_virtual_ir_scan_reg & ( QD3_dreg[0] & ( (H1_splitter_nodes_receive_1[3] & (Q1_state[3] & (!N1_irf_reg[2][0] & !N1_irf_reg[2][1]))) ) ) );


--ND1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X2_Y3_N19
--register power-up is low

ND1_DRsize.000 = DFFEAS(ND1L2, A1L105,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--ND1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X2_Y3_N48
ND1L58 = ( ND1L56 & ( ND1L57 & ( (!LD1L3) # ((!ND1_DRsize.000 & (A1L106)) # (ND1_DRsize.000 & ((ND1_sr[1])))) ) ) ) # ( !ND1L56 & ( ND1L57 & ( (!LD1L3) # ((!ND1_DRsize.000 & (A1L106)) # (ND1_DRsize.000 & ((ND1_sr[1])))) ) ) ) # ( ND1L56 & ( !ND1L57 & ( (!LD1L3) # ((!ND1_DRsize.000 & (A1L106)) # (ND1_DRsize.000 & ((ND1_sr[1])))) ) ) ) # ( !ND1L56 & ( !ND1L57 & ( (LD1L3 & ((!ND1_DRsize.000 & (A1L106)) # (ND1_DRsize.000 & ((ND1_sr[1]))))) ) ) );


--QD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X2_Y3_N56
--register power-up is low

QD2_dreg[0] = DFFEAS( , A1L105,  ,  ,  , QD2_din_s1,  ,  , VCC);


--key0_d2[0] is key0_d2[0] at FF_X12_Y1_N50
--register power-up is low

key0_d2[0] = DFFEAS(A1L228, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X8_Y3_N31
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[4] = DFFEAS(Z1L11, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X8_Y3_N5
--register power-up is low

Z1_r_sync_rst_chain[1] = DFFEAS(Z1L21, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0 at MLABCELL_X8_Y3_N51
Z1L1 = ( Z1_r_sync_rst & ( (!Z1_r_sync_rst_chain[1]) # (Z1_altera_reset_synchronizer_int_chain[4]) ) ) # ( !Z1_r_sync_rst & ( Z1_altera_reset_synchronizer_int_chain[4] ) );


--RC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X16_Y8_N25
--register power-up is low

RC1_R_ctrl_shift_rot = DFFEAS(RC1L247, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X8_Y6_N1
--register power-up is low

RC1_R_ctrl_logic = DFFEAS(RC1L231, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X17_Y7_N46
--register power-up is low

RC1_R_logic_op[1] = DFFEAS(RC1L303, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X17_Y7_N43
--register power-up is low

RC1_R_logic_op[0] = DFFEAS(RC1L302, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X19_Y8_N16
--register power-up is low

RC1_E_src1[5] = DFFEAS(RC1L741, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0 at LABCELL_X17_Y8_N27
RC1L361 = ( RC1_R_logic_op[0] & ( RC1_E_src2[5] & ( !RC1_R_logic_op[1] $ (!RC1_E_src1[5]) ) ) ) # ( !RC1_R_logic_op[0] & ( RC1_E_src2[5] & ( RC1_R_logic_op[1] ) ) ) # ( RC1_R_logic_op[0] & ( !RC1_E_src2[5] & ( (RC1_R_logic_op[1] & RC1_E_src1[5]) ) ) ) # ( !RC1_R_logic_op[0] & ( !RC1_E_src2[5] & ( !RC1_R_logic_op[1] $ (RC1_E_src1[5]) ) ) );


--RC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0 at LABCELL_X17_Y8_N15
RC1L318 = ( RC1L62 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L361)))) # (RC1_R_ctrl_shift_rot & (((RC1L411Q)))) ) ) # ( !RC1L62 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L361)))) # (RC1_R_ctrl_shift_rot & (((RC1L411Q)))) ) );


--RC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X16_Y5_N52
--register power-up is low

RC1_R_ctrl_rd_ctl_reg = DFFEAS(RC1_D_op_rdctl, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X17_Y7_N1
--register power-up is low

RC1_R_ctrl_br_cmp = DFFEAS(RC1L208, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X22_Y6_N3
RC1L345 = (RC1_R_ctrl_br_cmp) # (RC1_R_ctrl_rd_ctl_reg);


--RC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X19_Y7_N1
--register power-up is low

RC1_E_src2[4] = DFFEAS(RC1L776, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X19_Y8_N22
--register power-up is low

RC1_E_src1[4] = DFFEAS(RC1L740, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1 at LABCELL_X18_Y8_N3
RC1L360 = ( RC1_E_src1[4] & ( !RC1_R_logic_op[1] $ (((!RC1_E_src2[4]) # (!RC1_R_logic_op[0]))) ) ) # ( !RC1_E_src1[4] & ( (!RC1_E_src2[4] & (!RC1_R_logic_op[1] & !RC1_R_logic_op[0])) # (RC1_E_src2[4] & (RC1_R_logic_op[1])) ) );


--RC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2 at LABCELL_X17_Y8_N6
RC1L317 = ( RC1L66 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L360)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[4])))) ) ) # ( !RC1L66 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L360)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[4])))) ) );


--RC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X16_Y8_N58
--register power-up is low

RC1_E_src1[12] = DFFEAS(RC1L748, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~2 at LABCELL_X24_Y8_N27
RC1L368 = ( RC1_E_src1[12] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[12]))) ) ) # ( !RC1_E_src1[12] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[12])) # (RC1_R_logic_op[1] & ((RC1_E_src2[12]))) ) );


--RC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~3 at LABCELL_X23_Y8_N36
RC1L325 = ( RC1L368 & ( RC1_R_ctrl_logic & ( (!RC1_R_ctrl_shift_rot) # (RC1_E_shift_rot_result[12]) ) ) ) # ( !RC1L368 & ( RC1_R_ctrl_logic & ( (RC1_E_shift_rot_result[12] & RC1_R_ctrl_shift_rot) ) ) ) # ( RC1L368 & ( !RC1_R_ctrl_logic & ( (!RC1_R_ctrl_shift_rot & ((RC1L70))) # (RC1_R_ctrl_shift_rot & (RC1_E_shift_rot_result[12])) ) ) ) # ( !RC1L368 & ( !RC1_R_ctrl_logic & ( (!RC1_R_ctrl_shift_rot & ((RC1L70))) # (RC1_R_ctrl_shift_rot & (RC1_E_shift_rot_result[12])) ) ) );


--RC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X16_Y8_N49
--register power-up is low

RC1_E_src1[11] = DFFEAS(RC1L747, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~3 at LABCELL_X17_Y8_N18
RC1L367 = (!RC1_E_src2[11] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[11])) # (RC1_R_logic_op[1] & ((RC1_E_src1[11]))))) # (RC1_E_src2[11] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[11])))));


--RC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~4 at LABCELL_X17_Y8_N36
RC1L324 = ( RC1L74 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L367)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[11])))) ) ) # ( !RC1L74 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L367))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[11])))) ) );


--RC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X16_Y8_N22
--register power-up is low

RC1_E_src1[10] = DFFEAS(RC1L746, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~4 at LABCELL_X17_Y8_N3
RC1L366 = ( RC1_E_src2[10] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[10]))) ) ) # ( !RC1_E_src2[10] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[10])) # (RC1_R_logic_op[1] & ((RC1_E_src1[10]))) ) );


--RC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~5 at LABCELL_X17_Y8_N9
RC1L323 = ( RC1L78 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L366)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[10])))) ) ) # ( !RC1L78 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L366)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[10])))) ) );


--RC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X16_Y8_N1
--register power-up is low

RC1_E_src1[9] = DFFEAS(RC1L745, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~5 at LABCELL_X17_Y8_N21
RC1L365 = ( RC1_E_src1[9] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[9]))) ) ) # ( !RC1_E_src1[9] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[9])) # (RC1_R_logic_op[1] & ((RC1_E_src2[9]))) ) );


--RC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~6 at LABCELL_X17_Y8_N39
RC1L322 = ( RC1_E_shift_rot_result[9] & ( ((!RC1_R_ctrl_logic & (RC1L82)) # (RC1_R_ctrl_logic & ((RC1L365)))) # (RC1_R_ctrl_shift_rot) ) ) # ( !RC1_E_shift_rot_result[9] & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic & (RC1L82)) # (RC1_R_ctrl_logic & ((RC1L365))))) ) );


--RC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X16_Y8_N4
--register power-up is low

RC1_E_src1[8] = DFFEAS(RC1L744, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~6 at LABCELL_X17_Y8_N42
RC1L364 = ( RC1_R_logic_op[0] & ( RC1_E_src1[8] & ( !RC1_R_logic_op[1] $ (!RC1_E_src2[8]) ) ) ) # ( !RC1_R_logic_op[0] & ( RC1_E_src1[8] & ( RC1_R_logic_op[1] ) ) ) # ( RC1_R_logic_op[0] & ( !RC1_E_src1[8] & ( (RC1_R_logic_op[1] & RC1_E_src2[8]) ) ) ) # ( !RC1_R_logic_op[0] & ( !RC1_E_src1[8] & ( !RC1_R_logic_op[1] $ (RC1_E_src2[8]) ) ) );


--RC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~7 at LABCELL_X17_Y8_N54
RC1L321 = ( RC1_R_ctrl_shift_rot & ( RC1L364 & ( RC1L416Q ) ) ) # ( !RC1_R_ctrl_shift_rot & ( RC1L364 & ( (RC1_R_ctrl_logic) # (RC1L86) ) ) ) # ( RC1_R_ctrl_shift_rot & ( !RC1L364 & ( RC1L416Q ) ) ) # ( !RC1_R_ctrl_shift_rot & ( !RC1L364 & ( (RC1L86 & !RC1_R_ctrl_logic) ) ) );


--RC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X18_Y8_N17
--register power-up is low

RC1_E_src1[7] = DFFEAS(RC1L743, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~7 at LABCELL_X24_Y8_N33
RC1L363 = ( RC1_E_src2[7] & ( RC1_R_logic_op[0] & ( !RC1_R_logic_op[1] $ (!RC1L493Q) ) ) ) # ( !RC1_E_src2[7] & ( RC1_R_logic_op[0] & ( (RC1_R_logic_op[1] & RC1L493Q) ) ) ) # ( RC1_E_src2[7] & ( !RC1_R_logic_op[0] & ( RC1_R_logic_op[1] ) ) ) # ( !RC1_E_src2[7] & ( !RC1_R_logic_op[0] & ( !RC1_R_logic_op[1] $ (RC1L493Q) ) ) );


--RC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~8 at LABCELL_X17_Y8_N12
RC1L320 = ( RC1L363 & ( (!RC1_R_ctrl_shift_rot & (((RC1L90)) # (RC1_R_ctrl_logic))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[7])))) ) ) # ( !RC1L363 & ( (!RC1_R_ctrl_shift_rot & (!RC1_R_ctrl_logic & ((RC1L90)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[7])))) ) );


--RC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X16_Y8_N10
--register power-up is low

RC1_E_src1[6] = DFFEAS(RC1L742, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~8 at LABCELL_X24_Y8_N0
RC1L362 = ( RC1_R_logic_op[1] & ( (!RC1_E_src2[6] & ((RC1_E_src1[6]))) # (RC1_E_src2[6] & ((!RC1_R_logic_op[0]) # (!RC1_E_src1[6]))) ) ) # ( !RC1_R_logic_op[1] & ( (!RC1_E_src2[6] & (!RC1_R_logic_op[0] & !RC1_E_src1[6])) # (RC1_E_src2[6] & (RC1_R_logic_op[0] & RC1_E_src1[6])) ) );


--RC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~9 at LABCELL_X23_Y8_N42
RC1L319 = ( RC1L362 & ( RC1_R_ctrl_shift_rot & ( RC1L413Q ) ) ) # ( !RC1L362 & ( RC1_R_ctrl_shift_rot & ( RC1L413Q ) ) ) # ( RC1L362 & ( !RC1_R_ctrl_shift_rot & ( (RC1L94) # (RC1_R_ctrl_logic) ) ) ) # ( !RC1L362 & ( !RC1_R_ctrl_shift_rot & ( (!RC1_R_ctrl_logic & RC1L94) ) ) );


--RC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X19_Y8_N40
--register power-up is low

RC1_E_src1[15] = DFFEAS(RC1L751, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~9 at LABCELL_X24_Y8_N57
RC1L371 = ( RC1_E_src2[15] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[15]))) ) ) # ( !RC1_E_src2[15] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[15])) # (RC1_R_logic_op[1] & ((RC1_E_src1[15]))) ) );


--RC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~10 at LABCELL_X23_Y8_N15
RC1L328 = ( RC1L98 & ( RC1_E_shift_rot_result[15] & ( (!RC1_R_ctrl_logic) # ((RC1_R_ctrl_shift_rot) # (RC1L371)) ) ) ) # ( !RC1L98 & ( RC1_E_shift_rot_result[15] & ( ((RC1_R_ctrl_logic & RC1L371)) # (RC1_R_ctrl_shift_rot) ) ) ) # ( RC1L98 & ( !RC1_E_shift_rot_result[15] & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # (RC1L371))) ) ) ) # ( !RC1L98 & ( !RC1_E_shift_rot_result[15] & ( (RC1_R_ctrl_logic & (RC1L371 & !RC1_R_ctrl_shift_rot)) ) ) );


--RC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X19_Y8_N58
--register power-up is low

RC1_E_src1[14] = DFFEAS(RC1L750, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10 at LABCELL_X24_Y8_N12
RC1L370 = ( RC1_R_logic_op[0] & ( (!RC1_E_src2[14] & (RC1_E_src1[14] & RC1_R_logic_op[1])) # (RC1_E_src2[14] & (!RC1_E_src1[14] $ (!RC1_R_logic_op[1]))) ) ) # ( !RC1_R_logic_op[0] & ( !RC1_R_logic_op[1] $ (((RC1_E_src1[14]) # (RC1_E_src2[14]))) ) );


--RC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11 at LABCELL_X23_Y8_N30
RC1L327 = ( RC1L424Q & ( RC1L370 & ( ((RC1L102) # (RC1_R_ctrl_shift_rot)) # (RC1_R_ctrl_logic) ) ) ) # ( !RC1L424Q & ( RC1L370 & ( (!RC1_R_ctrl_shift_rot & ((RC1L102) # (RC1_R_ctrl_logic))) ) ) ) # ( RC1L424Q & ( !RC1L370 & ( ((!RC1_R_ctrl_logic & RC1L102)) # (RC1_R_ctrl_shift_rot) ) ) ) # ( !RC1L424Q & ( !RC1L370 & ( (!RC1_R_ctrl_logic & (!RC1_R_ctrl_shift_rot & RC1L102)) ) ) );


--RC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X19_Y8_N4
--register power-up is low

RC1_E_src1[13] = DFFEAS(RC1L749, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~11 at LABCELL_X24_Y8_N24
RC1L369 = ( RC1_E_src2[13] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[13]))) ) ) # ( !RC1_E_src2[13] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[13])) # (RC1_R_logic_op[1] & ((RC1_E_src1[13]))) ) );


--RC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~12 at LABCELL_X23_Y8_N51
RC1L326 = ( RC1L369 & ( (!RC1_R_ctrl_shift_rot & (((RC1L106)) # (RC1_R_ctrl_logic))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[13])))) ) ) # ( !RC1L369 & ( (!RC1_R_ctrl_shift_rot & (!RC1_R_ctrl_logic & (RC1L106))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[13])))) ) );


--RC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X19_Y8_N43
--register power-up is low

RC1_E_src1[16] = DFFEAS(RC1L752, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~12 at LABCELL_X24_Y8_N21
RC1L372 = (!RC1_E_src1[16] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[16])) # (RC1_R_logic_op[1] & ((RC1_E_src2[16]))))) # (RC1_E_src1[16] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[16])))));


--RC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~13 at LABCELL_X23_Y8_N18
RC1L329 = ( RC1L372 & ( RC1_R_ctrl_logic & ( (!RC1_R_ctrl_shift_rot) # (RC1L427Q) ) ) ) # ( !RC1L372 & ( RC1_R_ctrl_logic & ( (RC1L427Q & RC1_R_ctrl_shift_rot) ) ) ) # ( RC1L372 & ( !RC1_R_ctrl_logic & ( (!RC1_R_ctrl_shift_rot & ((RC1L110))) # (RC1_R_ctrl_shift_rot & (RC1L427Q)) ) ) ) # ( !RC1L372 & ( !RC1_R_ctrl_logic & ( (!RC1_R_ctrl_shift_rot & ((RC1L110))) # (RC1_R_ctrl_shift_rot & (RC1L427Q)) ) ) );


--S1L4 is nios_system:u0|nios_system_hex0:hex0|always0~3 at LABCELL_X19_Y5_N0
S1L4 = (!ZB1L14Q & RC1_d_write);


--AC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~2 at LABCELL_X10_Y4_N51
AC1L4 = ( !RC1_W_alu_result[5] & ( (AC1L3 & (AC1L2 & RC1_W_alu_result[4])) ) );


--RC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X11_Y6_N19
--register power-up is low

RC1_d_read = DFFEAS(RC1_d_read_nxt, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X11_Y6_N38
--register power-up is low

ZB1_read_accepted = DFFEAS(ZB1L9, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X10_Y5_N45
U1L69 = ( ZB1L10Q & ( (!ZB1_write_accepted & (RC1_d_write & CB1_rst1)) ) ) # ( !ZB1L10Q & ( (CB1_rst1 & (((!ZB1_write_accepted & RC1_d_write)) # (RC1_d_read))) ) );


--XB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~0 at LABCELL_X10_Y7_N24
XB6L17 = ( XB6_wait_latency_counter[1] & ( S1L4 & ( (AC1L4 & (U1L69 & (!WB6_mem_used[1] & !XB6_wait_latency_counter[0]))) ) ) ) # ( !XB6_wait_latency_counter[1] & ( S1L4 & ( (AC1L4 & (U1L69 & (!WB6_mem_used[1] & XB6_wait_latency_counter[0]))) ) ) ) # ( XB6_wait_latency_counter[1] & ( !S1L4 & ( (AC1L4 & (U1L69 & (!WB6_mem_used[1] & !XB6_wait_latency_counter[0]))) ) ) );


--XB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~1 at LABCELL_X10_Y7_N30
XB6L18 = ( !XB6_wait_latency_counter[0] & ( XB6_wait_latency_counter[1] & ( (!WB6_mem_used[1] & (U1L69 & AC1L4)) ) ) ) # ( !XB6_wait_latency_counter[0] & ( !XB6_wait_latency_counter[1] & ( (!WB6_mem_used[1] & (U1L69 & (AC1L4 & !S1L4))) ) ) );


--VB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|m0_write~0 at LABCELL_X13_Y5_N36
VB7L1 = ( S1L4 & ( U1L69 ) );


--VB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|m0_write~0 at LABCELL_X12_Y4_N39
VB6L1 = ( !RC1_W_alu_result[5] & ( AC1L2 & ( (!WB6_mem_used[1] & (RC1_W_alu_result[4] & (AC1L3 & VB7L1))) ) ) );


--S1L5 is nios_system:u0|nios_system_hex0:hex0|always0~4 at LABCELL_X10_Y4_N54
S1L5 = ( CB1_rst1 & ( !XB6_wait_latency_counter[1] & ( (RC1_W_alu_result[4] & (AC1L3 & (!RC1_W_alu_result[5] & AC1L2))) ) ) );


--XB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg[0] at FF_X11_Y5_N58
--register power-up is low

XB6_read_latency_shift_reg[0] = DFFEAS(XB6L12, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0] at FF_X11_Y5_N26
--register power-up is low

WB6_mem_used[0] = DFFEAS(WB6L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y5_N12
WB6L6 = ( XB6_read_latency_shift_reg[0] & ( (!WB6_mem_used[0] & WB6_mem_used[1]) ) ) # ( !XB6_read_latency_shift_reg[0] & ( WB6_mem_used[1] ) );


--ZB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X11_Y5_N6
ZB1L11 = ( RC1_d_read & ( !ZB1L10Q ) );


--WB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X11_Y5_N39
WB6L7 = ( ZB1L11 & ( !XB6_read_latency_shift_reg[0] & ( WB6_mem_used[0] ) ) );


--WB6L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X11_Y5_N15
WB6L8 = ( XB6L15Q & ( ((!VB6L1 & (WB6L7 & S1L5))) # (WB6L6) ) ) # ( !XB6L15Q & ( ((VB6L1 & (WB6L7 & S1L5))) # (WB6L6) ) );


--RC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X19_Y8_N25
--register power-up is low

RC1_E_src1[3] = DFFEAS(RC1L739, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X19_Y7_N4
--register power-up is low

RC1_E_src2[3] = DFFEAS(RC1L775, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~13 at LABCELL_X24_Y8_N18
RC1L359 = ( RC1_E_src1[3] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[3]))) ) ) # ( !RC1_E_src1[3] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[3])) # (RC1_R_logic_op[1] & ((RC1_E_src2[3]))) ) );


--RC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~14 at LABCELL_X23_Y8_N24
RC1L316 = ( RC1L359 & ( (!RC1_R_ctrl_shift_rot & (((RC1L114)) # (RC1_R_ctrl_logic))) # (RC1_R_ctrl_shift_rot & (((RC1L408Q)))) ) ) # ( !RC1L359 & ( (!RC1_R_ctrl_shift_rot & (!RC1_R_ctrl_logic & ((RC1L114)))) # (RC1_R_ctrl_shift_rot & (((RC1L408Q)))) ) );


--RC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X19_Y7_N31
--register power-up is low

RC1_E_src2[2] = DFFEAS(RC1L774, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X19_Y8_N31
--register power-up is low

RC1_E_src1[2] = DFFEAS(RC1L738, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~14 at LABCELL_X24_Y8_N51
RC1L358 = ( RC1_E_src2[2] & ( RC1_E_src1[2] & ( !RC1_R_logic_op[1] $ (!RC1_R_logic_op[0]) ) ) ) # ( !RC1_E_src2[2] & ( RC1_E_src1[2] & ( RC1_R_logic_op[1] ) ) ) # ( RC1_E_src2[2] & ( !RC1_E_src1[2] & ( RC1_R_logic_op[1] ) ) ) # ( !RC1_E_src2[2] & ( !RC1_E_src1[2] & ( (!RC1_R_logic_op[1] & !RC1_R_logic_op[0]) ) ) );


--RC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~15 at LABCELL_X23_Y8_N57
RC1L315 = ( RC1L118 & ( RC1_R_ctrl_shift_rot & ( RC1_E_shift_rot_result[2] ) ) ) # ( !RC1L118 & ( RC1_R_ctrl_shift_rot & ( RC1_E_shift_rot_result[2] ) ) ) # ( RC1L118 & ( !RC1_R_ctrl_shift_rot & ( (!RC1_R_ctrl_logic) # (RC1L358) ) ) ) # ( !RC1L118 & ( !RC1_R_ctrl_shift_rot & ( (RC1L358 & RC1_R_ctrl_logic) ) ) );


--RC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X13_Y7_N29
--register power-up is low

RC1_E_new_inst = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_R_valid,  ,  , VCC);


--RC1L1012 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X12_Y7_N39
RC1L1012 = ( RC1_R_ctrl_st & ( RC1_E_new_inst ) );


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X11_Y4_N24
ZB1L1 = ( !RC1_d_read & ( !ZB1L14Q ) );


--WB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X13_Y5_N56
--register power-up is low

WB2_mem_used[1] = DFFEAS(WB2L8, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X13_Y5_N50
--register power-up is low

XB2_wait_latency_counter[1] = DFFEAS(XB2L12, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X13_Y5_N8
--register power-up is low

XB2_wait_latency_counter[0] = DFFEAS(XB2L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X13_Y5_N27
AC1L7 = ( RC1_d_read & ( !RC1_W_alu_result[3] & ( !ZB1L10Q ) ) );


--AC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X13_Y5_N33
AC1L8 = ( RC1_W_alu_result[5] & ( (RC1_W_alu_result[4] & (AC1L3 & (AC1L2 & AC1L7))) ) );


--RB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X13_Y5_N3
RB1L5 = ( !WB2_mem_used[1] & ( !XB2_wait_latency_counter[1] & ( (AC1L8 & (CB1_rst1 & (!VB7L1 $ (!XB2_wait_latency_counter[0])))) ) ) );


--WB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y4_N56
--register power-up is low

WB5_mem_used[1] = DFFEAS(WB5L8, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2 at LABCELL_X12_Y4_N42
AC1L9 = ( RC1_W_alu_result[5] & ( !RC1_W_alu_result[4] & ( (!ZB1L10Q & (AC1L3 & (AC1L2 & RC1_d_read))) ) ) );


--XB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1] at FF_X12_Y4_N26
--register power-up is low

XB5_wait_latency_counter[1] = DFFEAS(XB5L15, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0] at FF_X12_Y4_N32
--register power-up is low

XB5_wait_latency_counter[0] = DFFEAS(XB5L16, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X12_Y4_N15
RB1L6 = ( CB1_rst1 & ( !XB5_wait_latency_counter[1] & ( (!WB5_mem_used[1] & (AC1L9 & (!XB5_wait_latency_counter[0] $ (!VB7L1)))) ) ) );


--WB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y5_N44
--register power-up is low

WB7_mem_used[1] = DFFEAS(WB7L8, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~3 at LABCELL_X10_Y4_N24
AC1L10 = ( !RC1_W_alu_result[5] & ( !ZB1L10Q & ( (!RC1_W_alu_result[4] & (AC1L2 & (RC1_d_read & AC1L3))) ) ) );


--XB7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1] at FF_X12_Y5_N26
--register power-up is low

XB7_wait_latency_counter[1] = DFFEAS(XB7L11, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0] at FF_X12_Y5_N56
--register power-up is low

XB7_wait_latency_counter[0] = DFFEAS(XB7L12, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X12_Y5_N39
RB1L7 = ( AC1L10 & ( !XB7_wait_latency_counter[1] & ( (!WB7_mem_used[1] & (CB1_rst1 & (!VB7L1 $ (!XB7_wait_latency_counter[0])))) ) ) );


--XB6L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y4_N30
XB6L11 = ( S1L4 & ( AC1L4 & ( (S1L1 & (!WB6_mem_used[1] & (!U1L69 $ (!XB6L15Q)))) ) ) ) # ( !S1L4 & ( AC1L4 & ( (XB6L15Q & (S1L1 & !WB6_mem_used[1])) ) ) );


--WB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X10_Y4_N43
--register power-up is low

WB1_mem_used[1] = DFFEAS(WB1L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X10_Y4_N41
--register power-up is low

U1_av_waitrequest = DFFEAS(U1L70, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0 at LABCELL_X10_Y4_N9
AC1L5 = ( AC1L3 & ( (RC1_W_alu_result[4] & (AC1L2 & (RC1_W_alu_result[3] & RC1_W_alu_result[5]))) ) );


--UB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0] at FF_X10_Y5_N26
--register power-up is low

UB1_saved_grant[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , UB1L55, JC1L2,  ,  , VCC);


--KD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X10_Y6_N58
--register power-up is low

KD1_waitrequest = DFFEAS(KD1L191, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--WB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X9_Y6_N20
--register power-up is low

WB3_mem_used[1] = DFFEAS(WB3L15, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X9_Y6_N0
WB3L19 = (!WB3_mem_used[1] & !KD1_waitrequest);


--UB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] at FF_X11_Y7_N28
--register power-up is low

UB2_saved_grant[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , UB2L58, JC2L2,  ,  , VCC);


--WB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X10_Y7_N14
--register power-up is low

WB4_mem_used[1] = DFFEAS(WB4L16, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X11_Y7_N21
XB4L4 = (CB1_rst1 & !WB4L17Q);


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at MLABCELL_X15_Y8_N42
AC1L1 = ( !RC1_W_alu_result[13] & ( RC1_W_alu_result[16] & ( (!RC1_W_alu_result[12] & (RC1_W_alu_result[11] & (!RC1_W_alu_result[14] & !RC1_W_alu_result[15]))) ) ) );


--RB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X10_Y4_N36
RB1L1 = ( XB4L4 & ( (!AC1L1 & (UB2_saved_grant[0])) # (AC1L1 & (((UB1_saved_grant[0] & WB3L19)))) ) ) # ( !XB4L4 & ( (AC1L1 & (UB1_saved_grant[0] & WB3L19)) ) );


--RB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~0 at LABCELL_X13_Y4_N12
RB1L10 = ( ZB1L11 & ( AC1L3 & ( AC1L2 ) ) ) # ( !ZB1L11 & ( AC1L3 & ( (RC1_W_alu_result[4] & (AC1L2 & ((!RC1_W_alu_result[5]) # (RC1_W_alu_result[3])))) ) ) );


--RB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X10_Y4_N0
RB1L2 = ( WB1L6Q & ( (RB1L1 & !RB1L10) ) ) # ( !WB1L6Q & ( (!RB1L1 & (U1_av_waitrequest & ((AC1L5)))) # (RB1L1 & ((!RB1L10) # ((U1_av_waitrequest & AC1L5)))) ) );


--ZB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X11_Y4_N42
ZB1L2 = ( !RB1L6 & ( !RB1L5 & ( (ZB1L1 & (!RB1L2 & (!RB1L7 & !XB6L11))) ) ) );


--ZB1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X11_Y4_N2
--register power-up is low

ZB1_end_begintransfer = DFFEAS(ZB1L6, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0] at FF_X12_Y5_N37
--register power-up is low

XB7_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RB1L7,  ,  , VCC);


--XB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X9_Y6_N8
--register power-up is low

XB3_read_latency_shift_reg[0] = DFFEAS(XB3L43, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74] at FF_X9_Y6_N41
--register power-up is low

WB3_mem[0][74] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , WB3L13, WB3L17,  ,  , VCC);


--WB3_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56] at FF_X9_Y6_N38
--register power-up is low

WB3_mem[0][56] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , WB3L13, WB3L18,  ,  , VCC);


--SB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src0_valid~0 at LABCELL_X9_Y6_N39
SB2L1 = (XB3_read_latency_shift_reg[0] & ((!WB3_mem[0][56]) # (!WB3_mem[0][74])));


--XB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X10_Y7_N19
--register power-up is low

XB4_read_latency_shift_reg[0] = DFFEAS(XB4L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] at FF_X10_Y7_N40
--register power-up is low

WB4_mem[0][74] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , WB4L14, WB4L19,  ,  , VCC);


--WB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56] at FF_X10_Y7_N46
--register power-up is low

WB4_mem[0][56] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , WB4L14, WB4L20,  ,  , VCC);


--SB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X10_Y7_N39
SB3L1 = (XB4L3Q & ((!WB4L3Q) # (!WB4_mem[0][74])));


--XB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X7_Y2_N31
--register power-up is low

XB1_read_latency_shift_reg[0] = DFFEAS(XB1L37, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X13_Y5_N1
--register power-up is low

XB2_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RB1L5,  ,  , VCC);


--XB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0] at FF_X12_Y4_N13
--register power-up is low

XB5_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RB1L6,  ,  , VCC);


--FC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X13_Y2_N51
FC1L2 = ( !XB1_read_latency_shift_reg[0] & ( (!XB6_read_latency_shift_reg[0] & (!XB5_read_latency_shift_reg[0] & !XB2_read_latency_shift_reg[0])) ) );


--FC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X17_Y6_N36
FC1_WideOr1 = ( !SB3L1 & ( !XB7_read_latency_shift_reg[0] & ( (!SB2L1 & FC1L2) ) ) );


--ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X10_Y5_N18
ZB1L3 = ( FC1_WideOr1 & ( ZB1L7Q & ( (!RC1_d_read & (RC1_d_write & ((CB1_rst1) # (ZB1_write_accepted)))) ) ) ) # ( !FC1_WideOr1 & ( ZB1L7Q & ( ((RC1_d_write & ((CB1_rst1) # (ZB1_write_accepted)))) # (RC1_d_read) ) ) ) # ( FC1_WideOr1 & ( !ZB1L7Q & ( (ZB1_write_accepted & (!RC1_d_read & RC1_d_write)) ) ) ) # ( !FC1_WideOr1 & ( !ZB1L7Q & ( ((ZB1_write_accepted & RC1_d_write)) # (RC1_d_read) ) ) );


--RC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X12_Y7_N6
RC1_E_st_stall = ( RC1_d_write & ( RC1L1012 ) ) # ( !RC1_d_write & ( RC1L1012 ) ) # ( RC1_d_write & ( !RC1L1012 & ( (!ZB1L3) # (ZB1L2) ) ) );


--RB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at LABCELL_X11_Y4_N54
RB1L3 = ( !RB1L6 & ( !RB1L2 & ( (!RB1L5 & (!XB6L11 & !RB1L7)) ) ) );


--ZB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X10_Y5_N36
ZB1L13 = ( RC1_d_write & ( (!ZB1L3 & (((!RB1L3 & CB1_rst1)) # (ZB1_write_accepted))) ) ) # ( !RC1_d_write & ( (!ZB1L3 & ZB1_write_accepted) ) );


--CB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X2_Y4_N20
--register power-up is low

CB1_state = AMPP_FUNCTION(A1L105, CB1L56, !N1_clr_reg);


--CB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X2_Y4_N50
--register power-up is low

CB1_user_saw_rvalid = AMPP_FUNCTION(A1L105, CB1L93, !N1_clr_reg, GND);


--CB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X2_Y4_N6
CB1L80 = AMPP_FUNCTION(!CB1_td_shift[9], !N1_irf_reg[1][0], !CB1_user_saw_rvalid, !A1L106, !CB1_count[1], !CB1_state);


--CB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X4_Y2_N38
--register power-up is low

CB1_tck_t_dav = AMPP_FUNCTION(A1L105, CB1L65, !N1_clr_reg);


--CB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X3_Y4_N49
--register power-up is low

CB1_td_shift[1] = AMPP_FUNCTION(A1L105, CB1L84, !N1_clr_reg, CB1L68);


--CB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X2_Y4_N5
--register power-up is low

CB1_count[9] = AMPP_FUNCTION(A1L105, CB1L18, !N1_clr_reg, CB1L68);


--CB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X6_Y4_N55
--register power-up is low

CB1_rvalid = AMPP_FUNCTION(A1L123, CB1_rvalid0, !Z1_r_sync_rst, GND);


--CB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X2_Y4_N12
CB1L81 = AMPP_FUNCTION(!CB1_td_shift[1], !CB1L80, !CB1_rvalid, !CB1_tck_t_dav, !CB1_state, !CB1_count[9]);


--CB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at LABCELL_X4_Y2_N39
CB1L68 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !Q1_state[4], !Q1_state[3]);


--QD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X2_Y3_N52
--register power-up is low

QD3_din_s1 = DFFEAS( , A1L105,  ,  ,  , CD1_monitor_ready,  ,  , VCC);


--KD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X2_Y5_N8
--register power-up is low

KD1_MonDReg[0] = DFFEAS(KD1L115, GLOBAL(A1L123),  ,  , KD1L50,  ,  ,  ,  );


--ND1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X1_Y5_N12
ND1L59 = ( ND1_sr[2] & ( ((!N1_irf_reg[2][1] & ((KD1_MonDReg[0]))) # (N1_irf_reg[2][1] & (AD1_break_readreg[0]))) # (LD1L3) ) ) # ( !ND1_sr[2] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & ((KD1_MonDReg[0]))) # (N1_irf_reg[2][1] & (AD1_break_readreg[0])))) ) );


--ND1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~9 at MLABCELL_X3_Y4_N54
ND1L12 = ( H1_splitter_nodes_receive_1[3] & ( (N1_irf_reg[2][0] & ((!Q1_state[4]) # (N1_virtual_ir_scan_reg))) ) ) # ( !H1_splitter_nodes_receive_1[3] & ( N1_irf_reg[2][0] ) );


--ND1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~10 at LABCELL_X1_Y3_N24
ND1L13 = ( Q1_state[3] & ( (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg) ) ) # ( !Q1_state[3] & ( (H1_splitter_nodes_receive_1[3] & (Q1_state[4] & !N1_virtual_ir_scan_reg)) ) );


--LD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X4_Y3_N39
LD1_virtual_state_uir = ( Q1_state[8] & ( N1_virtual_ir_scan_reg & ( H1_splitter_nodes_receive_1[3] ) ) );


--QD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X2_Y3_N40
--register power-up is low

QD2_din_s1 = DFFEAS( , A1L105,  ,  ,  , RC1_hbreak_enabled,  ,  , VCC);


--key0_d1[0] is key0_d1[0] at FF_X12_Y1_N53
--register power-up is low

key0_d1[0] = DFFEAS(A1L220, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--RC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X18_Y7_N49
--register power-up is low

RC1_R_wr_dst_reg = DFFEAS(RC1_D_wr_dst_reg, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X12_Y7_N32
--register power-up is low

RC1_W_valid = DFFEAS(RC1L873, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X13_Y7_N9
RC1_W_rf_wren = ( RC1_R_wr_dst_reg & ( (Z1_r_sync_rst) # (RC1_W_valid) ) ) # ( !RC1_R_wr_dst_reg & ( Z1_r_sync_rst ) );


--RC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X9_Y7_N37
--register power-up is low

RC1_R_ctrl_ld = DFFEAS(RC1L229, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X17_Y7_N55
--register power-up is low

RC1_W_cmp_result = DFFEAS(RC1L348, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X12_Y7_N13
--register power-up is low

RC1_W_control_rd_data[0] = DFFEAS(RC1L351, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X18_Y7_N56
--register power-up is low

RC1_R_dst_regnum[0] = DFFEAS(RC1L256, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X18_Y7_N26
--register power-up is low

RC1_R_dst_regnum[1] = DFFEAS(RC1L258, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X18_Y7_N32
--register power-up is low

RC1_R_dst_regnum[2] = DFFEAS(RC1L260, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X18_Y7_N59
--register power-up is low

RC1_R_dst_regnum[3] = DFFEAS(RC1L262, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X18_Y7_N35
--register power-up is low

RC1_R_dst_regnum[4] = DFFEAS(RC1L264, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X8_Y3_N44
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Z1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--Z1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X8_Y3_N14
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[2] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Z1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--Z1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X8_Y3_N2
--register power-up is low

Z1_r_sync_rst_chain[2] = DFFEAS(Z1L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1L21 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at MLABCELL_X8_Y3_N3
Z1L21 = (Z1_altera_reset_synchronizer_int_chain[2] & Z1_r_sync_rst_chain[2]);


--RC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X15_Y7_N46
--register power-up is low

RC1_D_iw[11] = DFFEAS(RC1L642, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X15_Y7_N38
--register power-up is low

RC1_D_iw[13] = DFFEAS(RC1L644, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X15_Y7_N25
--register power-up is low

RC1_D_iw[15] = DFFEAS(RC1L646, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X18_Y6_N34
--register power-up is low

RC1_D_iw[16] = DFFEAS(RC1L647, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at MLABCELL_X15_Y9_N48
RC1L596 = ( !RC1_D_iw[11] & ( RC1_D_iw[15] & ( (!RC1_D_iw[16] & (!RC1L283Q & (RC1_D_iw[12] & RC1_D_iw[14]))) ) ) );


--RC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X16_Y6_N11
--register power-up is low

RC1_D_iw[1] = DFFEAS(RC1L632, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X16_Y6_N37
--register power-up is low

RC1_D_iw[3] = DFFEAS(RC1L634, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X16_Y6_N8
--register power-up is low

RC1_D_iw[4] = DFFEAS(RC1L635, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X16_Y6_N40
--register power-up is low

RC1_D_iw[5] = DFFEAS(RC1L636, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at MLABCELL_X8_Y6_N30
RC1L583 = ( !RC1_D_iw[2] & ( !RC1_D_iw[0] & ( (RC1_D_iw[3] & (RC1L272Q & (RC1L268Q & RC1_D_iw[5]))) ) ) );


--RC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at MLABCELL_X15_Y9_N51
RC1L597 = ( !RC1_D_iw[15] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1L283Q & (RC1_D_iw[14] & RC1_D_iw[12]))) ) ) );


--RC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at MLABCELL_X15_Y9_N6
RC1L598 = ( RC1_D_iw[12] & ( !RC1L283Q & ( (RC1_D_iw[15] & (RC1_D_iw[14] & (!RC1_D_iw[16] & RC1_D_iw[11]))) ) ) );


--RC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X16_Y8_N39
RC1L242 = ( RC1_D_iw[15] & ( (RC1_D_iw[12] & (!RC1L283Q & (!RC1_D_iw[16] & !RC1_D_iw[14]))) ) );


--RC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X16_Y9_N27
RC1L230 = ( !RC1_D_iw[16] & ( (RC1L583 & (!RC1_D_iw[11] & (RC1_D_iw[12] & RC1L283Q))) ) );


--RC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X15_Y7_N13
--register power-up is low

RC1_R_ctrl_shift_rot_right = DFFEAS(RC1L245, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0 at LABCELL_X18_Y8_N39
RC1L456 = ( RC1_E_shift_rot_result[6] & ( (RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[4]) ) ) # ( !RC1_E_shift_rot_result[6] & ( (RC1_E_shift_rot_result[4] & !RC1_R_ctrl_shift_rot_right) ) );


--RC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X17_Y7_N48
RC1L305 = ( RC1_D_iw[15] & ( (RC1L272Q) # (RC1L583) ) ) # ( !RC1_D_iw[15] & ( (!RC1L583 & RC1L272Q) ) );


--RC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at MLABCELL_X15_Y9_N0
RC1L599 = ( RC1_D_iw[14] & ( !RC1_D_iw[15] & ( (!RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[16] & !RC1L283Q))) ) ) );


--RC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X9_Y7_N6
RC1L584 = ( RC1_D_iw[3] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[2] & (!RC1L272Q & (!RC1L268Q & !RC1_D_iw[0]))) ) ) );


--RC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X9_Y7_N48
RC1L585 = ( RC1_D_iw[3] & ( !RC1L272Q & ( (RC1_D_iw[2] & (!RC1_D_iw[0] & (RC1L268Q & !RC1_D_iw[5]))) ) ) );


--RC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X16_Y7_N54
RC1L586 = ( RC1L268Q & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1L272Q & (!RC1_D_iw[3] & RC1_D_iw[2]))) ) ) );


--RC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X9_Y7_N18
RC1L587 = ( !RC1_D_iw[0] & ( RC1_D_iw[3] & ( (!RC1L268Q & (!RC1_D_iw[5] & (!RC1_D_iw[2] & RC1L272Q))) ) ) );


--RC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X9_Y7_N9
RC1L588 = ( RC1_D_iw[5] & ( !RC1_D_iw[3] & ( (!RC1_D_iw[2] & (!RC1L272Q & (!RC1_D_iw[0] & !RC1L268Q))) ) ) );


--RC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X17_Y7_N45
RC1L303 = ( RC1L305 ) # ( !RC1L305 & ( (((RC1L583 & RC1L202)) # (RC1L201)) # (RC1L205) ) );


--RC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X17_Y7_N51
RC1L304 = ( RC1_D_iw[14] & ( (RC1_D_iw[3]) # (RC1L583) ) ) # ( !RC1_D_iw[14] & ( (!RC1L583 & RC1_D_iw[3]) ) );


--RC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X17_Y7_N42
RC1L302 = ( RC1L202 & ( (((RC1L201) # (RC1L304)) # (RC1L583)) # (RC1L205) ) ) # ( !RC1L202 & ( ((RC1L201) # (RC1L304)) # (RC1L205) ) );


--RC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X12_Y7_N56
--register power-up is low

RC1_E_valid_from_R = DFFEAS(RC1L582, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X9_Y7_N23
--register power-up is low

RC1_R_ctrl_br = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1L707,  ,  , VCC);


--RC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X15_Y7_N22
--register power-up is low

RC1_R_valid = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_D_valid,  ,  , VCC);


--RC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X16_Y9_N55
--register power-up is low

RC1_R_ctrl_retaddr = DFFEAS(RC1L239, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at MLABCELL_X15_Y7_N48
RC1L753 = ( RC1_R_ctrl_retaddr & ( RC1_R_valid ) ) # ( !RC1_R_ctrl_retaddr & ( RC1_R_valid & ( (RC1_E_valid_from_R & RC1_R_ctrl_br) ) ) ) # ( RC1_R_ctrl_retaddr & ( !RC1_R_valid & ( (RC1_E_valid_from_R & RC1_R_ctrl_br) ) ) ) # ( !RC1_R_ctrl_retaddr & ( !RC1_R_valid & ( (RC1_E_valid_from_R & RC1_R_ctrl_br) ) ) );


--RC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X9_Y7_N40
--register power-up is low

RC1_R_ctrl_jmp_direct = DFFEAS(RC1L227, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X12_Y7_N15
RC1L754 = (RC1_R_ctrl_jmp_direct & RC1_E_valid_from_R);


--RC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2 at LABCELL_X19_Y8_N15
RC1L741 = ( RC1L754 & ( RC1_D_iw[9] & ( (!RC1L753) # (RC1L2) ) ) ) # ( !RC1L754 & ( RC1_D_iw[9] & ( (!RC1L753 & ((XC1_q_b[5]))) # (RC1L753 & (RC1L2)) ) ) ) # ( RC1L754 & ( !RC1_D_iw[9] & ( (RC1L2 & RC1L753) ) ) ) # ( !RC1L754 & ( !RC1_D_iw[9] & ( (!RC1L753 & ((XC1_q_b[5]))) # (RC1L753 & (RC1L2)) ) ) );


--RC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X15_Y7_N31
--register power-up is low

RC1_R_ctrl_src_imm5_shift_rot = DFFEAS(RC1L249, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X16_Y7_N37
--register power-up is low

RC1_R_ctrl_hi_imm16 = DFFEAS(RC1L220, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X16_Y9_N1
--register power-up is low

RC1_R_ctrl_force_src2_zero = DFFEAS(RC1L219, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0 at MLABCELL_X21_Y7_N51
RC1L548 = ( RC1_R_ctrl_src_imm5_shift_rot ) # ( !RC1_R_ctrl_src_imm5_shift_rot & ( (RC1_R_ctrl_force_src2_zero) # (RC1_R_ctrl_hi_imm16) ) );


--RC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X18_Y7_N14
--register power-up is low

RC1_R_src2_use_imm = DFFEAS(RC1L779, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X18_Y7_N19
--register power-up is low

RC1_E_alu_sub = DFFEAS(RC1L347, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at MLABCELL_X15_Y9_N18
RC1L600 = ( RC1_D_iw[12] & ( !RC1_D_iw[15] & ( (RC1_D_iw[16] & (RC1L283Q & (!RC1_D_iw[14] & !RC1_D_iw[11]))) ) ) );


--RC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X16_Y5_N51
RC1_D_op_rdctl = ( RC1L600 & ( RC1L583 ) );


--RC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at MLABCELL_X15_Y9_N3
RC1L601 = ( RC1_D_iw[15] & ( !RC1_D_iw[14] & ( (!RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1L283Q & !RC1_D_iw[16]))) ) ) );


--RC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X17_Y7_N30
RC1L602 = ( !RC1_D_iw[14] & ( !RC1_D_iw[12] & ( (RC1_D_iw[15] & (!RC1L283Q & (!RC1_D_iw[11] & RC1_D_iw[16]))) ) ) );


--RC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X9_Y7_N0
RC1L589 = ( !RC1_D_iw[0] & ( RC1L272Q & ( (!RC1L268Q & (!RC1_D_iw[5] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X9_Y7_N42
RC1L705 = ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & ((!RC1L272Q) # (!RC1_D_iw[3]))) ) ) # ( !RC1_D_iw[5] & ( !RC1_D_iw[0] ) );


--RC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1 at LABCELL_X9_Y7_N45
RC1L706 = ( RC1_D_iw[2] & ( RC1L268Q ) );


--RC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X9_Y7_N12
RC1L207 = ( RC1L706 & ( !RC1L584 & ( (!RC1L589 & (!RC1L588 & (!RC1L587 & !RC1L705))) ) ) ) # ( !RC1L706 & ( !RC1L584 & ( (!RC1L589 & (!RC1L588 & !RC1L587)) ) ) );


--RC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X17_Y7_N0
RC1L208 = ( RC1L601 & ( RC1L602 & ( (!RC1L207) # ((RC1L583) # (RC1L254)) ) ) ) # ( !RC1L601 & ( RC1L602 & ( (!RC1L207) # ((RC1L583) # (RC1L254)) ) ) ) # ( RC1L601 & ( !RC1L602 & ( (!RC1L207) # ((RC1L583) # (RC1L254)) ) ) ) # ( !RC1L601 & ( !RC1L602 & ( (!RC1L207) # (((RC1L583 & RC1L202)) # (RC1L254)) ) ) );


--RC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1 at LABCELL_X18_Y8_N9
RC1L455 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[3])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[5])));


--RC1L777 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at MLABCELL_X15_Y7_N42
RC1L777 = ( !RC1_R_ctrl_src_imm5_shift_rot & ( !RC1_R_src2_use_imm ) );


--RC1L776 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1 at LABCELL_X19_Y7_N0
RC1L776 = ( RC1_D_iw[10] & ( (!RC1_R_ctrl_force_src2_zero & (!RC1_R_ctrl_hi_imm16 & ((!RC1L777) # (XC2_q_b[4])))) ) ) # ( !RC1_D_iw[10] & ( (RC1L777 & (!RC1_R_ctrl_force_src2_zero & (XC2_q_b[4] & !RC1_R_ctrl_hi_imm16))) ) );


--RC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3 at LABCELL_X19_Y8_N21
RC1L740 = ( RC1L754 & ( RC1_D_iw[8] & ( (!RC1L753) # (RC1L6) ) ) ) # ( !RC1L754 & ( RC1_D_iw[8] & ( (!RC1L753 & (XC1_q_b[4])) # (RC1L753 & ((RC1L6))) ) ) ) # ( RC1L754 & ( !RC1_D_iw[8] & ( (RC1L753 & RC1L6) ) ) ) # ( !RC1L754 & ( !RC1_D_iw[8] & ( (!RC1L753 & (XC1_q_b[4])) # (RC1L753 & ((RC1L6))) ) ) );


--RC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~2 at LABCELL_X18_Y8_N24
RC1L463 = ( RC1_E_shift_rot_result[13] & ( (RC1_E_shift_rot_result[11]) # (RC1_R_ctrl_shift_rot_right) ) ) # ( !RC1_E_shift_rot_result[13] & ( (!RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[11]) ) );


--RC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~4 at LABCELL_X16_Y8_N57
RC1L748 = ( RC1L754 & ( XC1_q_b[12] & ( (!RC1L753 & (RC1_D_iw[16])) # (RC1L753 & ((RC1L10))) ) ) ) # ( !RC1L754 & ( XC1_q_b[12] & ( (!RC1L753) # (RC1L10) ) ) ) # ( RC1L754 & ( !XC1_q_b[12] & ( (!RC1L753 & (RC1_D_iw[16])) # (RC1L753 & ((RC1L10))) ) ) ) # ( !RC1L754 & ( !XC1_q_b[12] & ( (RC1L753 & RC1L10) ) ) );


--RC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X18_Y6_N1
--register power-up is low

RC1_D_iw[18] = DFFEAS(RC1L649, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~3 at LABCELL_X18_Y8_N21
RC1L462 = ( RC1L419Q & ( (!RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[12]) ) ) # ( !RC1L419Q & ( (RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[12]) ) );


--RC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~5 at LABCELL_X16_Y8_N48
RC1L747 = ( RC1L14 & ( XC1_q_b[11] & ( ((!RC1L754) # (RC1_D_iw[15])) # (RC1L753) ) ) ) # ( !RC1L14 & ( XC1_q_b[11] & ( (!RC1L753 & ((!RC1L754) # (RC1_D_iw[15]))) ) ) ) # ( RC1L14 & ( !XC1_q_b[11] & ( ((RC1L754 & RC1_D_iw[15])) # (RC1L753) ) ) ) # ( !RC1L14 & ( !XC1_q_b[11] & ( (!RC1L753 & (RC1L754 & RC1_D_iw[15])) ) ) );


--RC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~4 at LABCELL_X18_Y8_N18
RC1L461 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[9])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[11])));


--RC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~6 at LABCELL_X16_Y8_N21
RC1L746 = ( RC1_D_iw[14] & ( XC1_q_b[10] & ( (!RC1L753) # (RC1L18) ) ) ) # ( !RC1_D_iw[14] & ( XC1_q_b[10] & ( (!RC1L753 & (!RC1L754)) # (RC1L753 & ((RC1L18))) ) ) ) # ( RC1_D_iw[14] & ( !XC1_q_b[10] & ( (!RC1L753 & (RC1L754)) # (RC1L753 & ((RC1L18))) ) ) ) # ( !RC1_D_iw[14] & ( !XC1_q_b[10] & ( (RC1L753 & RC1L18) ) ) );


--RC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~5 at LABCELL_X18_Y8_N51
RC1L460 = ( RC1L419Q & ( (RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[8]) ) ) # ( !RC1L419Q & ( (RC1_E_shift_rot_result[8] & !RC1_R_ctrl_shift_rot_right) ) );


--RC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~7 at LABCELL_X16_Y8_N0
RC1L745 = ( XC1_q_b[9] & ( (!RC1L753 & ((!RC1L754) # ((RC1L283Q)))) # (RC1L753 & (((RC1L22)))) ) ) # ( !XC1_q_b[9] & ( (!RC1L753 & (RC1L754 & ((RC1L283Q)))) # (RC1L753 & (((RC1L22)))) ) );


--RC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~6 at LABCELL_X18_Y8_N48
RC1L459 = ( RC1_E_shift_rot_result[9] & ( (RC1_E_shift_rot_result[7]) # (RC1_R_ctrl_shift_rot_right) ) ) # ( !RC1_E_shift_rot_result[9] & ( (!RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[7]) ) );


--RC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~8 at LABCELL_X16_Y8_N3
RC1L744 = ( XC1_q_b[8] & ( (!RC1L753 & ((!RC1L754) # ((RC1_D_iw[12])))) # (RC1L753 & (((RC1L26)))) ) ) # ( !XC1_q_b[8] & ( (!RC1L753 & (RC1L754 & ((RC1_D_iw[12])))) # (RC1L753 & (((RC1L26)))) ) );


--RC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~7 at LABCELL_X18_Y8_N45
RC1L458 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[6]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[8]));


--RC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~9 at LABCELL_X18_Y8_N15
RC1L743 = ( XC1_q_b[7] & ( (!RC1L753 & (((!RC1L754) # (RC1_D_iw[11])))) # (RC1L753 & (RC1L30)) ) ) # ( !XC1_q_b[7] & ( (!RC1L753 & (((RC1_D_iw[11] & RC1L754)))) # (RC1L753 & (RC1L30)) ) );


--RC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~8 at LABCELL_X18_Y8_N42
RC1L457 = (!RC1_R_ctrl_shift_rot_right & (RC1L411Q)) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[7])));


--RC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~10 at LABCELL_X16_Y8_N9
RC1L742 = ( RC1L754 & ( XC1_q_b[6] & ( (!RC1L753 & ((RC1_D_iw[10]))) # (RC1L753 & (RC1L34)) ) ) ) # ( !RC1L754 & ( XC1_q_b[6] & ( (!RC1L753) # (RC1L34) ) ) ) # ( RC1L754 & ( !XC1_q_b[6] & ( (!RC1L753 & ((RC1_D_iw[10]))) # (RC1L753 & (RC1L34)) ) ) ) # ( !RC1L754 & ( !XC1_q_b[6] & ( (RC1L753 & RC1L34) ) ) );


--RC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~9 at LABCELL_X24_Y7_N3
RC1L466 = (!RC1_R_ctrl_shift_rot_right & (RC1L424Q)) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[16])));


--RC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X16_Y6_N19
--register power-up is low

RC1_D_iw[19] = DFFEAS(RC1L650, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~11 at LABCELL_X19_Y8_N39
RC1L751 = ( XC1_q_b[15] & ( RC1_D_iw[19] & ( (!RC1L753) # (RC1L38) ) ) ) # ( !XC1_q_b[15] & ( RC1_D_iw[19] & ( (!RC1L753 & (RC1L754)) # (RC1L753 & ((RC1L38))) ) ) ) # ( XC1_q_b[15] & ( !RC1_D_iw[19] & ( (!RC1L753 & (!RC1L754)) # (RC1L753 & ((RC1L38))) ) ) ) # ( !XC1_q_b[15] & ( !RC1_D_iw[19] & ( (RC1L753 & RC1L38) ) ) );


--RC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X18_Y5_N37
--register power-up is low

RC1_D_iw[21] = DFFEAS(RC1L652, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10 at LABCELL_X18_Y8_N0
RC1L465 = ( RC1_E_shift_rot_result[13] & ( (!RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[15]) ) ) # ( !RC1_E_shift_rot_result[13] & ( (RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[15]) ) );


--RC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X16_Y6_N22
--register power-up is low

RC1_D_iw[20] = DFFEAS(RC1L651, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12 at LABCELL_X19_Y8_N57
RC1L750 = ( XC1_q_b[14] & ( RC1L753 & ( RC1L42 ) ) ) # ( !XC1_q_b[14] & ( RC1L753 & ( RC1L42 ) ) ) # ( XC1_q_b[14] & ( !RC1L753 & ( (!RC1L754) # (RC1_D_iw[18]) ) ) ) # ( !XC1_q_b[14] & ( !RC1L753 & ( (RC1_D_iw[18] & RC1L754) ) ) );


--RC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~11 at LABCELL_X18_Y8_N27
RC1L464 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[12]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[14]));


--RC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~13 at LABCELL_X19_Y8_N3
RC1L749 = ( RC1L754 & ( XC1_q_b[13] & ( (!RC1L753 & ((RC1_D_iw[17]))) # (RC1L753 & (RC1L46)) ) ) ) # ( !RC1L754 & ( XC1_q_b[13] & ( (!RC1L753) # (RC1L46) ) ) ) # ( RC1L754 & ( !XC1_q_b[13] & ( (!RC1L753 & ((RC1_D_iw[17]))) # (RC1L753 & (RC1L46)) ) ) ) # ( !RC1L754 & ( !XC1_q_b[13] & ( (RC1L46 & RC1L753) ) ) );


--RC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~12 at LABCELL_X24_Y7_N45
RC1L467 = ( RC1_E_shift_rot_result[15] & ( (!RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[17]) ) ) # ( !RC1_E_shift_rot_result[15] & ( (RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[17]) ) );


--RC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~14 at LABCELL_X19_Y8_N42
RC1L752 = ( RC1L754 & ( RC1L753 & ( RC1L50 ) ) ) # ( !RC1L754 & ( RC1L753 & ( RC1L50 ) ) ) # ( RC1L754 & ( !RC1L753 & ( RC1_D_iw[20] ) ) ) # ( !RC1L754 & ( !RC1L753 & ( XC1_q_b[16] ) ) );


--RC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at MLABCELL_X21_Y7_N48
RC1L755 = ( RC1_D_iw[6] & ( ((!RC1_R_src2_use_imm & ((XC2_q_b[16]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21]))) # (RC1_R_ctrl_hi_imm16) ) ) # ( !RC1_D_iw[6] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm & ((XC2_q_b[16]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])))) ) );


--RC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X17_Y7_N37
--register power-up is low

RC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(RC1L253, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at MLABCELL_X21_Y7_N45
RC1L771 = (RC1_R_ctrl_unsigned_lo_imm16) # (RC1_R_ctrl_force_src2_zero);


--RC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_ld_stall~0 at LABCELL_X11_Y6_N30
RC1L355 = (RC1_R_ctrl_ld & RC1_E_new_inst);


--RC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X11_Y6_N18
RC1_d_read_nxt = ( RC1_d_read & ( RC1L355 ) ) # ( !RC1_d_read & ( RC1L355 ) ) # ( RC1_d_read & ( !RC1L355 & ( FC1_WideOr1 ) ) );


--ZB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X11_Y6_N36
ZB1L9 = ( RC1_d_read & ( (FC1_WideOr1 & (((CB1_rst1 & !RB1L3)) # (ZB1_read_accepted))) ) ) # ( !RC1_d_read & ( (FC1_WideOr1 & ZB1_read_accepted) ) );


--XB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~1 at LABCELL_X11_Y5_N57
XB6L12 = ( ZB1L11 & ( VB6L1 & ( (S1L5 & (!WB6_mem_used[1] & !XB6L15Q)) ) ) ) # ( ZB1L11 & ( !VB6L1 & ( (S1L5 & (!WB6_mem_used[1] & XB6L15Q)) ) ) );


--WB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X11_Y5_N42
WB6L3 = ( XB6_read_latency_shift_reg[0] & ( (WB6_mem_used[1] & WB6_mem_used[0]) ) ) # ( !XB6_read_latency_shift_reg[0] & ( WB6_mem_used[0] ) );


--WB6L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X11_Y5_N24
WB6L4 = ( S1L5 & ( VB6L1 & ( ((ZB1L11 & (!WB6_mem_used[1] & !XB6L15Q))) # (WB6L3) ) ) ) # ( !S1L5 & ( VB6L1 & ( WB6L3 ) ) ) # ( S1L5 & ( !VB6L1 & ( ((ZB1L11 & (!WB6_mem_used[1] & XB6L15Q))) # (WB6L3) ) ) ) # ( !S1L5 & ( !VB6L1 & ( WB6L3 ) ) );


--RC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~13 at LABCELL_X18_Y8_N36
RC1L454 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[2]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[4]));


--RC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~15 at LABCELL_X19_Y8_N24
RC1L739 = ( RC1_D_iw[7] & ( RC1L753 & ( RC1L54 ) ) ) # ( !RC1_D_iw[7] & ( RC1L753 & ( RC1L54 ) ) ) # ( RC1_D_iw[7] & ( !RC1L753 & ( (XC1_q_b[3]) # (RC1L754) ) ) ) # ( !RC1_D_iw[7] & ( !RC1L753 & ( (!RC1L754 & XC1_q_b[3]) ) ) );


--RC1L775 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2 at LABCELL_X19_Y7_N3
RC1L775 = ( XC2_q_b[3] & ( (!RC1_R_ctrl_force_src2_zero & (!RC1_R_ctrl_hi_imm16 & ((RC1_D_iw[9]) # (RC1L777)))) ) ) # ( !XC2_q_b[3] & ( (!RC1L777 & (!RC1_R_ctrl_force_src2_zero & (RC1_D_iw[9] & !RC1_R_ctrl_hi_imm16))) ) );


--RC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~14 at LABCELL_X18_Y8_N6
RC1L453 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[1]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[3]));


--RC1L774 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~3 at LABCELL_X19_Y7_N30
RC1L774 = ( RC1_D_iw[8] & ( (!RC1_R_ctrl_force_src2_zero & (!RC1_R_ctrl_hi_imm16 & ((!RC1L777) # (XC2_q_b[2])))) ) ) # ( !RC1_D_iw[8] & ( (RC1L777 & (!RC1_R_ctrl_force_src2_zero & (XC2_q_b[2] & !RC1_R_ctrl_hi_imm16))) ) );


--RC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~16 at LABCELL_X19_Y8_N30
RC1L738 = ( RC1L754 & ( RC1_D_iw[6] & ( (!RC1L753) # (RC1L58) ) ) ) # ( !RC1L754 & ( RC1_D_iw[6] & ( (!RC1L753 & (XC1_q_b[2])) # (RC1L753 & ((RC1L58))) ) ) ) # ( RC1L754 & ( !RC1_D_iw[6] & ( (RC1L753 & RC1L58) ) ) ) # ( !RC1L754 & ( !RC1_D_iw[6] & ( (!RC1L753 & (XC1_q_b[2])) # (RC1L753 & ((RC1L58))) ) ) );


--RC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X16_Y7_N24
RC1L250 = ( RC1_D_iw[0] & ( (!RC1L268Q & ((!RC1L272Q) # (!RC1_D_iw[3]))) ) );


--AC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~1 at LABCELL_X11_Y4_N36
AC1L6 = ( AC1L3 & ( RC1_W_alu_result[5] & ( (RC1_W_alu_result[4] & AC1L2) ) ) );


--XB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 at LABCELL_X13_Y5_N18
XB2L5 = ( WB2_mem_used[1] & ( U1L69 & ( XB2L10Q ) ) ) # ( !WB2_mem_used[1] & ( U1L69 & ( !XB2L10Q $ (((!AC1L6) # ((!AC1L7) # (!S1L4)))) ) ) ) # ( WB2_mem_used[1] & ( !U1L69 & ( XB2L10Q ) ) ) # ( !WB2_mem_used[1] & ( !U1L69 & ( XB2L10Q ) ) );


--WB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y5_N14
--register power-up is low

WB2_mem_used[0] = DFFEAS(WB2L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y5_N45
WB2L6 = (WB2_mem_used[1] & ((!XB2_read_latency_shift_reg[0]) # (!WB2_mem_used[0])));


--WB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X13_Y5_N30
WB2L7 = ( WB2_mem_used[0] & ( !XB2_read_latency_shift_reg[0] ) );


--WB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X13_Y5_N54
WB2L8 = ( WB2L6 & ( AC1L8 ) ) # ( !WB2L6 & ( AC1L8 & ( (CB1_rst1 & (XB2L5 & (!XB2_wait_latency_counter[1] & WB2L7))) ) ) ) # ( WB2L6 & ( !AC1L8 ) );


--XB2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~0 at LABCELL_X13_Y5_N48
XB2L12 = ( XB2_wait_latency_counter[1] & ( AC1L8 & ( (U1L69 & (!XB2_wait_latency_counter[0] & !WB2_mem_used[1])) ) ) ) # ( !XB2_wait_latency_counter[1] & ( AC1L8 & ( (U1L69 & (XB2_wait_latency_counter[0] & (!WB2_mem_used[1] & S1L4))) ) ) );


--XB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X13_Y5_N6
XB2L13 = ( !XB2_wait_latency_counter[0] & ( AC1L8 & ( (U1L69 & (!WB2_mem_used[1] & ((!S1L4) # (XB2_wait_latency_counter[1])))) ) ) );


--AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~4 at LABCELL_X11_Y6_N51
AC1L11 = ( RC1_d_read & ( (!RC1_W_alu_result[4] & !ZB1_read_accepted) ) );


--VB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|m0_write~0 at LABCELL_X12_Y4_N0
VB5L1 = ( !WB5_mem_used[1] & ( VB7L1 & ( (AC1L2 & (AC1L11 & (RC1_W_alu_result[5] & AC1L3))) ) ) );


--RB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X12_Y4_N21
RB1L8 = ( AC1L3 & ( (AC1L2 & (CB1_rst1 & (AC1L11 & RC1_W_alu_result[5]))) ) );


--WB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y4_N50
--register power-up is low

WB5_mem_used[0] = DFFEAS(WB5L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y4_N9
WB5L6 = ( XB5_read_latency_shift_reg[0] & ( (!WB5_mem_used[0] & WB5_mem_used[1]) ) ) # ( !XB5_read_latency_shift_reg[0] & ( WB5_mem_used[1] ) );


--WB5L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X12_Y4_N18
WB5L7 = ( !XB5_read_latency_shift_reg[0] & ( WB5_mem_used[0] ) );


--WB5L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X12_Y4_N54
WB5L8 = ( RB1L8 & ( XB5_wait_latency_counter[1] & ( WB5L6 ) ) ) # ( !RB1L8 & ( XB5_wait_latency_counter[1] & ( WB5L6 ) ) ) # ( RB1L8 & ( !XB5_wait_latency_counter[1] & ( ((WB5L7 & (!VB5L1 $ (!XB5_wait_latency_counter[0])))) # (WB5L6) ) ) ) # ( !RB1L8 & ( !XB5_wait_latency_counter[1] & ( WB5L6 ) ) );


--XB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~0 at LABCELL_X12_Y4_N24
XB5L15 = ( !XB5_wait_latency_counter[1] & ( XB5_wait_latency_counter[0] & ( (U1L69 & (AC1L9 & (!WB5_mem_used[1] & S1L4))) ) ) ) # ( XB5_wait_latency_counter[1] & ( !XB5_wait_latency_counter[0] & ( (U1L69 & (AC1L9 & !WB5_mem_used[1])) ) ) );


--XB5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~1 at LABCELL_X12_Y4_N30
XB5L16 = ( !XB5_wait_latency_counter[0] & ( XB5_wait_latency_counter[1] & ( (U1L69 & (!WB5_mem_used[1] & AC1L9)) ) ) ) # ( !XB5_wait_latency_counter[0] & ( !XB5_wait_latency_counter[1] & ( (U1L69 & (!S1L4 & (!WB5_mem_used[1] & AC1L9))) ) ) );


--VB7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|m0_write~1 at LABCELL_X12_Y5_N33
VB7L2 = ( !RC1_W_alu_result[5] & ( !WB7_mem_used[1] & ( (VB7L1 & (AC1L2 & (AC1L11 & AC1L3))) ) ) );


--RB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at LABCELL_X12_Y5_N3
RB1L9 = ( CB1_rst1 & ( AC1L11 & ( (!RC1_W_alu_result[5] & (AC1L2 & AC1L3)) ) ) );


--WB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y5_N20
--register power-up is low

WB7_mem_used[0] = DFFEAS(WB7L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y5_N12
WB7L6 = ( XB7_read_latency_shift_reg[0] & ( (!WB7_mem_used[0] & WB7_mem_used[1]) ) ) # ( !XB7_read_latency_shift_reg[0] & ( WB7_mem_used[1] ) );


--WB7L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X11_Y5_N3
WB7L7 = ( !XB7_read_latency_shift_reg[0] & ( WB7_mem_used[0] ) );


--WB7L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X12_Y5_N42
WB7L8 = ( XB7_wait_latency_counter[0] & ( VB7L2 & ( WB7L6 ) ) ) # ( !XB7_wait_latency_counter[0] & ( VB7L2 & ( ((!XB7_wait_latency_counter[1] & (WB7L7 & RB1L9))) # (WB7L6) ) ) ) # ( XB7_wait_latency_counter[0] & ( !VB7L2 & ( ((!XB7_wait_latency_counter[1] & (WB7L7 & RB1L9))) # (WB7L6) ) ) ) # ( !XB7_wait_latency_counter[0] & ( !VB7L2 & ( WB7L6 ) ) );


--XB7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~0 at LABCELL_X12_Y5_N24
XB7L11 = ( XB7_wait_latency_counter[1] & ( U1L69 & ( (AC1L10 & (!XB7_wait_latency_counter[0] & !WB7_mem_used[1])) ) ) ) # ( !XB7_wait_latency_counter[1] & ( U1L69 & ( (S1L4 & (AC1L10 & (XB7_wait_latency_counter[0] & !WB7_mem_used[1]))) ) ) );


--XB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~1 at LABCELL_X12_Y5_N54
XB7L12 = ( !XB7_wait_latency_counter[0] & ( !WB7_mem_used[1] & ( (AC1L10 & (U1L69 & ((!S1L4) # (XB7_wait_latency_counter[1])))) ) ) );


--WB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X10_Y4_N20
--register power-up is low

WB1_mem_used[0] = DFFEAS(WB1L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X10_Y4_N3
XB1L35 = ( !ZB1L10Q & ( (CB1_rst1 & RC1_d_read) ) );


--WB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X10_Y4_N42
WB1L5 = ( WB1_mem_used[1] & ( WB1_mem_used[0] & ( !XB1_read_latency_shift_reg[0] ) ) ) # ( !WB1_mem_used[1] & ( WB1_mem_used[0] & ( (XB1L35 & (U1_av_waitrequest & (!XB1_read_latency_shift_reg[0] & AC1L5))) ) ) ) # ( WB1_mem_used[1] & ( !WB1_mem_used[0] ) );


--XB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at LABCELL_X10_Y4_N12
XB1L36 = ( RC1_W_alu_result[3] & ( AC1L3 & ( (RC1_W_alu_result[4] & (!WB1L6Q & (RC1_W_alu_result[5] & AC1L2))) ) ) );


--U1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X10_Y4_N39
U1L70 = ( U1L69 & ( (XB1L36 & !U1_av_waitrequest) ) );


--JC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X10_Y5_N5
--register power-up is low

JC1_top_priority_reg[0] = DFFEAS(JC1L7, GLOBAL(A1L123), !Z1_r_sync_rst,  , JC1L6,  ,  ,  ,  );


--JC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X10_Y5_N8
--register power-up is low

JC1_top_priority_reg[1] = DFFEAS(JC1L2, GLOBAL(A1L123), !Z1_r_sync_rst,  , JC1L6,  ,  ,  ,  );


--RC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X9_Y6_N31
--register power-up is low

RC1_i_read = DFFEAS(RC1L1071, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X10_Y5_N49
--register power-up is low

ZB2_read_accepted = DFFEAS(ZB2L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X13_Y8_N17
--register power-up is low

RC1_F_pc[13] = DFFEAS(RC1L691, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_W_valid,  ,  ,  ,  );


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X12_Y8_N54
BC1L1 = ( RC1_F_pc[13] & ( RC1_F_pc[14] & ( (!RC1_F_pc[12] & (!RC1_F_pc[10] & (!RC1_F_pc[11] & RC1_F_pc[9]))) ) ) );


--SB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X10_Y5_N0
SB1L1 = ( BC1L1 & ( (!ZB2_read_accepted & (!RC1_i_read & CB1_rst1)) ) );


--JC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X10_Y5_N6
JC1L2 = ( JC1_top_priority_reg[1] & ( !RB1L10 & ( (AC1L1 & (U1L69 & ((!JC1_top_priority_reg[0]) # (!SB1L1)))) ) ) ) # ( !JC1_top_priority_reg[1] & ( !RB1L10 & ( (AC1L1 & (U1L69 & !JC1_top_priority_reg[0])) ) ) );


--RB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~1 at LABCELL_X11_Y4_N33
RB1L11 = ( RC1_d_read & ( RC1_W_alu_result[4] & ( (AC1L2 & (!RC1_W_alu_result[5] & AC1L3)) ) ) ) # ( !RC1_d_read & ( RC1_W_alu_result[4] & ( (AC1L2 & (!RC1_W_alu_result[5] & AC1L3)) ) ) ) # ( RC1_d_read & ( !RC1_W_alu_result[4] & ( (AC1L2 & (!ZB1L10Q & AC1L3)) ) ) );


--RB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~2 at LABCELL_X11_Y7_N48
RB1L12 = ( !RC1_W_alu_result[3] & ( AC1L6 & ( (AC1L1 & (U1L69 & (!ZB1L11 & !RB1L11))) ) ) ) # ( RC1_W_alu_result[3] & ( !AC1L6 & ( (AC1L1 & (U1L69 & !RB1L11)) ) ) ) # ( !RC1_W_alu_result[3] & ( !AC1L6 & ( (AC1L1 & (U1L69 & !RB1L11)) ) ) );


--UB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress at FF_X9_Y5_N22
--register power-up is low

UB1_packet_in_progress = DFFEAS(UB1L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1] at FF_X10_Y5_N32
--register power-up is low

UB1_saved_grant[1] = DFFEAS(JC1L3, GLOBAL(A1L123), !Z1_r_sync_rst,  , UB1L55,  ,  ,  ,  );


--UB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~0 at LABCELL_X9_Y6_N15
UB1L54 = ( BC1L1 & ( (!RC1_i_read & (!ZB2_read_accepted & (CB1_rst1 & UB1_saved_grant[1]))) ) );


--UB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0 at LABCELL_X10_Y5_N12
UB1L55 = ( UB1_packet_in_progress & ( UB1L54 & ( (WB3L19 & ((UB1_saved_grant[1]) # (UB1_saved_grant[0]))) ) ) ) # ( !UB1_packet_in_progress & ( UB1L54 & ( (WB3L19 & ((UB1_saved_grant[1]) # (UB1_saved_grant[0]))) ) ) ) # ( UB1_packet_in_progress & ( !UB1L54 & ( (UB1_saved_grant[0] & (WB3L19 & RB1L12)) ) ) ) # ( !UB1_packet_in_progress & ( !UB1L54 & ( (!UB1_saved_grant[0]) # ((!RB1L12) # (WB3L19)) ) ) );


--UC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X10_Y6_N2
--register power-up is low

UC1_write = DFFEAS(UC1L132, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X11_Y8_N14
--register power-up is low

UC1_address[8] = DFFEAS(UB1_src_data[46], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X4_Y5_N1
--register power-up is low

KD1_jtag_ram_access = DFFEAS(KD1L133, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at MLABCELL_X8_Y3_N9
KD1L190 = (!UC1_address[8] & KD1_jtag_ram_access);


--UC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X9_Y6_N25
--register power-up is low

UC1_read = DFFEAS(UC1L82, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X10_Y6_N26
--register power-up is low

KD1_avalon_ociram_readdata_ready = DFFEAS(KD1L131, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X10_Y6_N57
KD1L191 = ( KD1_avalon_ociram_readdata_ready & ( (!KD1_waitrequest) # ((!UC1_write & (!UC1_read)) # (UC1_write & ((KD1L190)))) ) ) # ( !KD1_avalon_ociram_readdata_ready & ( (!UC1_write) # ((!KD1_waitrequest) # (KD1L190)) ) );


--WB3L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X9_Y6_N12
WB3L16 = ( UB1_saved_grant[0] & ( ((!RC1_i_read & (!ZB2_read_accepted & UB1_saved_grant[1]))) # (ZB1L11) ) ) # ( !UB1_saved_grant[0] & ( (!RC1_i_read & (!ZB2_read_accepted & UB1_saved_grant[1])) ) );


--WB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X9_Y6_N23
--register power-up is low

WB3_mem_used[0] = DFFEAS(WB3L10, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X9_Y6_N54
WB3L12 = (WB3_mem_used[1] & ((!XB3_read_latency_shift_reg[0]) # (!WB3_mem_used[0])));


--WB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X9_Y6_N48
WB3L13 = ( XB3_read_latency_shift_reg[0] ) # ( !XB3_read_latency_shift_reg[0] & ( !WB3_mem_used[0] ) );


--WB3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X9_Y6_N51
WB3L14 = (!WB3L13 & !KD1_waitrequest);


--WB3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3 at LABCELL_X9_Y6_N18
WB3L15 = ( WB3L12 & ( WB3L14 ) ) # ( !WB3L12 & ( WB3L14 & ( (WB3L16 & (((RB1L12 & UB1_saved_grant[0])) # (UB1L54))) ) ) ) # ( WB3L12 & ( !WB3L14 ) );


--JC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X11_Y7_N20
--register power-up is low

JC2_top_priority_reg[0] = DFFEAS(JC2L7, GLOBAL(A1L123), !Z1_r_sync_rst,  , JC2L6,  ,  ,  ,  );


--JC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X11_Y7_N32
--register power-up is low

JC2_top_priority_reg[1] = DFFEAS(JC2L2, GLOBAL(A1L123), !Z1_r_sync_rst,  , JC2L6,  ,  ,  ,  );


--SB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X11_Y7_N15
SB1L2 = ( CB1_rst1 & ( !RC1_i_read & ( (!BC1L1 & !ZB2_read_accepted) ) ) );


--JC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X11_Y7_N30
JC2L2 = ( JC2_top_priority_reg[1] & ( JC2_top_priority_reg[0] & ( (!AC1L1 & (U1L69 & (!RB1L10 & !SB1L2))) ) ) ) # ( JC2_top_priority_reg[1] & ( !JC2_top_priority_reg[0] & ( (!AC1L1 & (U1L69 & !RB1L10)) ) ) ) # ( !JC2_top_priority_reg[1] & ( !JC2_top_priority_reg[0] & ( (!AC1L1 & (U1L69 & !RB1L10)) ) ) );


--RB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X11_Y7_N42
RB1L13 = ( !RC1_W_alu_result[3] & ( AC1L6 & ( (!AC1L1 & (U1L69 & (!ZB1L11 & !RB1L11))) ) ) ) # ( RC1_W_alu_result[3] & ( !AC1L6 & ( (!AC1L1 & (U1L69 & !RB1L11)) ) ) ) # ( !RC1_W_alu_result[3] & ( !AC1L6 & ( (!AC1L1 & (U1L69 & !RB1L11)) ) ) );


--UB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress at FF_X11_Y7_N38
--register power-up is low

UB2_packet_in_progress = DFFEAS(UB2L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] at FF_X11_Y7_N26
--register power-up is low

UB2_saved_grant[1] = DFFEAS(JC2L3, GLOBAL(A1L123), !Z1_r_sync_rst,  , UB2L58,  ,  ,  ,  );


--UB2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0 at LABCELL_X11_Y7_N6
UB2L58 = ( UB2_packet_in_progress & ( UB2_saved_grant[0] & ( (XB4L4 & (((SB1L2 & UB2_saved_grant[1])) # (RB1L13))) ) ) ) # ( !UB2_packet_in_progress & ( UB2_saved_grant[0] & ( ((!RB1L13 & ((!SB1L2) # (!UB2_saved_grant[1])))) # (XB4L4) ) ) ) # ( UB2_packet_in_progress & ( !UB2_saved_grant[0] & ( (XB4L4 & (SB1L2 & UB2_saved_grant[1])) ) ) ) # ( !UB2_packet_in_progress & ( !UB2_saved_grant[0] & ( ((!SB1L2) # (!UB2_saved_grant[1])) # (XB4L4) ) ) );


--UB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_valid~0 at LABCELL_X11_Y7_N0
UB2L57 = ( UB2_saved_grant[1] & ( (CB1_rst1 & (!BC1L1 & (!RC1_i_read & !ZB2_read_accepted))) ) );


--WB4L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X11_Y7_N39
WB4L18 = ( UB2_saved_grant[1] & ( (!RC1_i_read & ((!ZB2_read_accepted) # ((UB2_saved_grant[0] & ZB1L11)))) # (RC1_i_read & (((UB2_saved_grant[0] & ZB1L11)))) ) ) # ( !UB2_saved_grant[1] & ( (UB2_saved_grant[0] & ZB1L11) ) );


--WB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X10_Y7_N17
--register power-up is low

WB4_mem_used[0] = DFFEAS(WB4L11, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X10_Y7_N51
WB4L13 = ( WB4_mem_used[0] & ( (!XB4L3Q & WB4_mem_used[1]) ) ) # ( !WB4_mem_used[0] & ( WB4_mem_used[1] ) );


--WB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X10_Y7_N6
WB4L14 = ( WB4_mem_used[0] & ( XB4L3Q ) ) # ( !WB4_mem_used[0] );


--WB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X10_Y7_N9
WB4L15 = ( CB1_rst1 & ( !WB4L14 ) );


--WB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 at LABCELL_X10_Y7_N12
WB4L16 = ( WB4L13 & ( WB4L15 ) ) # ( !WB4L13 & ( WB4L15 & ( (WB4L18 & (((RB1L13 & UB2_saved_grant[0])) # (UB2L57))) ) ) ) # ( WB4L13 & ( !WB4L15 ) );


--RB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3 at LABCELL_X10_Y4_N30
RB1L4 = ( RB1L10 & ( WB1L6Q & ( !XB6L11 ) ) ) # ( !RB1L10 & ( WB1L6Q & ( (!RB1L1 & !XB6L11) ) ) ) # ( RB1L10 & ( !WB1L6Q & ( (!XB6L11 & ((!AC1L5) # (!U1_av_waitrequest))) ) ) ) # ( !RB1L10 & ( !WB1L6Q & ( (!RB1L1 & (!XB6L11 & ((!AC1L5) # (!U1_av_waitrequest)))) ) ) );


--ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X11_Y4_N15
ZB1L5 = ( !ZB1_end_begintransfer & ( !S1L4 & ( !ZB1L11 ) ) );


--ZB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X11_Y4_N0
ZB1L6 = ( RB1L6 & ( RB1L5 & ( (!CB1_rst1 & !ZB1L5) ) ) ) # ( !RB1L6 & ( RB1L5 & ( (!CB1_rst1 & !ZB1L5) ) ) ) # ( RB1L6 & ( !RB1L5 & ( (!CB1_rst1 & !ZB1L5) ) ) ) # ( !RB1L6 & ( !RB1L5 & ( (!ZB1L5 & ((!CB1_rst1) # ((RB1L4 & !RB1L7)))) ) ) );


--XB3L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X9_Y6_N6
XB3L43 = ( WB3L19 & ( UB1_saved_grant[0] & ( (WB3L16 & (CB1_rst1 & ((RB1L12) # (UB1L54)))) ) ) ) # ( WB3L19 & ( !UB1_saved_grant[0] & ( (WB3L16 & (UB1L54 & CB1_rst1)) ) ) );


--WB3_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74] at FF_X9_Y6_N35
--register power-up is low

WB3_mem[1][74] = DFFEAS(WB3L17, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X9_Y6_N33
WB3L17 = ( WB3_mem_used[1] & ( WB3_mem[1][74] ) ) # ( !WB3_mem_used[1] & ( UB1_saved_grant[1] ) );


--WB3_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56] at FF_X9_Y6_N5
--register power-up is low

WB3_mem[1][56] = DFFEAS(WB3L18, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at LABCELL_X9_Y6_N3
WB3L18 = ( WB3L16 & ( (!WB3_mem_used[1]) # (WB3_mem[1][56]) ) ) # ( !WB3L16 & ( (WB3_mem_used[1] & WB3_mem[1][56]) ) );


--XB4L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X10_Y7_N18
XB4L5 = ( XB4L4 & ( (WB4L18 & (((RB1L13 & UB2_saved_grant[0])) # (UB2L57))) ) );


--WB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] at FF_X10_Y7_N2
--register power-up is low

WB4_mem[1][74] = DFFEAS(WB4L19, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X10_Y7_N0
WB4L19 = ( UB2_saved_grant[1] & ( (!WB4_mem_used[1]) # (WB4_mem[1][74]) ) ) # ( !UB2_saved_grant[1] & ( (WB4_mem_used[1] & WB4_mem[1][74]) ) );


--WB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56] at FF_X10_Y7_N23
--register power-up is low

WB4_mem[1][56] = DFFEAS(WB4L20, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X10_Y7_N21
WB4L20 = ( WB4_mem_used[1] & ( WB4_mem[1][56] ) ) # ( !WB4_mem_used[1] & ( WB4L18 ) );


--XB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2 at LABCELL_X7_Y2_N30
XB1L37 = ( XB1L35 & ( (U1L72Q & XB1L36) ) );


--RC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X17_Y6_N54
RC1L837 = ( RC1_R_ctrl_br_cmp & ( (RC1_av_ld_byte0_data[1] & RC1_R_ctrl_ld) ) ) # ( !RC1_R_ctrl_br_cmp & ( (!RC1_R_ctrl_ld & (RC1_W_alu_result[1] & (!RC1_R_ctrl_rd_ctl_reg))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[1])))) ) );


--RC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at MLABCELL_X21_Y6_N51
RC1L838 = ( RC1_R_ctrl_ld & ( RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte0_data[2] ) ) ) # ( RC1_R_ctrl_ld & ( !RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte0_data[2] ) ) ) # ( !RC1_R_ctrl_ld & ( !RC1_R_ctrl_br_cmp & ( (!RC1_R_ctrl_rd_ctl_reg & RC1_W_alu_result[2]) ) ) );


--RC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at MLABCELL_X21_Y6_N9
RC1L839 = ( RC1_R_ctrl_ld & ( RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte0_data[3] ) ) ) # ( RC1_R_ctrl_ld & ( !RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte0_data[3] ) ) ) # ( !RC1_R_ctrl_ld & ( !RC1_R_ctrl_br_cmp & ( (RC1_W_alu_result[3] & !RC1_R_ctrl_rd_ctl_reg) ) ) );


--RC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at MLABCELL_X21_Y6_N0
RC1L840 = ( RC1_R_ctrl_ld & ( RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte0_data[4] ) ) ) # ( RC1_R_ctrl_ld & ( !RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte0_data[4] ) ) ) # ( !RC1_R_ctrl_ld & ( !RC1_R_ctrl_br_cmp & ( (!RC1_R_ctrl_rd_ctl_reg & RC1_W_alu_result[4]) ) ) );


--RC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at MLABCELL_X15_Y8_N48
RC1L841 = ( RC1_W_alu_result[5] & ( RC1_R_ctrl_br_cmp & ( (RC1_av_ld_byte0_data[5] & RC1_R_ctrl_ld) ) ) ) # ( !RC1_W_alu_result[5] & ( RC1_R_ctrl_br_cmp & ( (RC1_av_ld_byte0_data[5] & RC1_R_ctrl_ld) ) ) ) # ( RC1_W_alu_result[5] & ( !RC1_R_ctrl_br_cmp & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg)) # (RC1_R_ctrl_ld & ((RC1_av_ld_byte0_data[5]))) ) ) ) # ( !RC1_W_alu_result[5] & ( !RC1_R_ctrl_br_cmp & ( (RC1_av_ld_byte0_data[5] & RC1_R_ctrl_ld) ) ) );


--RC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X22_Y6_N6
RC1L842 = ( RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte0_data[6] & ( RC1_R_ctrl_ld ) ) ) # ( !RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte0_data[6] & ( ((!RC1_R_ctrl_rd_ctl_reg & RC1_W_alu_result[6])) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_R_ctrl_br_cmp & ( !RC1_av_ld_byte0_data[6] & ( (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_ld & RC1_W_alu_result[6])) ) ) );


--CB1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X2_Y4_N51
CB1L55 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !H1_splitter_nodes_receive_0[3]);


--CB1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at LABCELL_X2_Y4_N36
CB1L93 = AMPP_FUNCTION(!CB1_user_saw_rvalid, !N1_irf_reg[1][0], !CB1_state, !CB1_td_shift[0], !CB1_count[0], !CB1L55);


--CB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at MLABCELL_X3_Y4_N36
CB1L82 = AMPP_FUNCTION(!CB1_count[9], !CB1_td_shift[10], !CB1_rdata[7]);


--U1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X8_Y4_N22
--register power-up is low

U1_t_dav = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , LB2L8Q,  ,  , VCC);


--CB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X4_Y2_N56
--register power-up is low

CB1_write_stalled = AMPP_FUNCTION(A1L105, CB1L116, !N1_clr_reg, CB1L115);


--CB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X2_Y4_N48
CB1L83 = AMPP_FUNCTION(!N1_irf_reg[1][0], !CB1_count[1], !CB1_state, !CB1_user_saw_rvalid, !CB1_td_shift[9]);


--CB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X3_Y4_N52
--register power-up is low

CB1_td_shift[2] = AMPP_FUNCTION(A1L105, CB1L85, !N1_clr_reg, CB1L68);


--CB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at MLABCELL_X3_Y4_N48
CB1L84 = AMPP_FUNCTION(!Q1_state[4], !N1_irf_reg[1][0], !CB1_count[9], !CB1L83, !CB1_write_stalled, !CB1_td_shift[2]);


--CB1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X2_Y4_N3
CB1L18 = AMPP_FUNCTION(!N1_irf_reg[1][0], !A1L106, !Q1_state[4], !CB1_count[8], !CB1_state);


--CB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X6_Y4_N59
--register power-up is low

CB1_rvalid0 = AMPP_FUNCTION(A1L123, CB1L53, !Z1_r_sync_rst);


--CD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X6_Y3_N59
--register power-up is low

CD1_monitor_ready = DFFEAS( , GLOBAL(A1L123),  ,  ,  , CD1L10,  ,  , VCC);


--ND1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X1_Y5_N15
ND1L60 = ( ND1_sr[3] & ( ((!N1_irf_reg[2][1] & (KD1_MonDReg[1])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[1])))) # (LD1L3) ) ) # ( !ND1_sr[3] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & (KD1_MonDReg[1])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[1]))))) ) );


--MD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X6_Y5_N4
--register power-up is low

MD1_jdo[0] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[0],  ,  , VCC);


--MD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X2_Y6_N20
--register power-up is low

MD1_jdo[36] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[36],  ,  , VCC);


--MD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X2_Y6_N23
--register power-up is low

MD1_jdo[37] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[37],  ,  , VCC);


--MD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X9_Y6_N44
--register power-up is low

MD1_ir[1] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_jxuir, N1_irf_reg[2][1],  ,  , VCC);


--MD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X9_Y6_N47
--register power-up is low

MD1_ir[0] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_jxuir, N1_irf_reg[2][0],  ,  , VCC);


--MD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X4_Y5_N5
--register power-up is low

MD1_enable_action_strobe = DFFEAS( , GLOBAL(A1L123),  ,  ,  , MD1_update_jdo_strobe,  ,  , VCC);


--AD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~0 at LABCELL_X9_Y6_N42
AD1L4 = ( !MD1_ir[0] & ( (MD1L2Q & MD1_ir[1]) ) );


--AD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~1 at LABCELL_X2_Y6_N21
AD1L5 = ( !MD1_jdo[37] & ( !MD1_jdo[36] & ( AD1L4 ) ) );


--MD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X1_Y4_N17
--register power-up is low

MD1_jdo[35] = DFFEAS(MD1L56, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at LABCELL_X9_Y6_N45
MD1_take_action_ocimem_b = (MD1_jdo[35] & (MD1L2Q & (!MD1_ir[1] & !MD1_ir[0])));


--MD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X1_Y5_N55
--register power-up is low

MD1_jdo[3] = DFFEAS(MD1L13, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X3_Y5_N20
--register power-up is low

KD1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , KD1_jtag_ram_rd,  ,  , VCC);


--KD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at LABCELL_X7_Y5_N27
KD1L114 = (KD1_MonAReg[2] & (!KD1_MonAReg[3] & (!KD1_MonAReg[4] & !KD1L136Q)));


--KD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X2_Y5_N6
KD1L115 = ( MD1_jdo[3] & ( (((WD1_q_a[0] & KD1_jtag_ram_rd_d1)) # (MD1_take_action_ocimem_b)) # (KD1L114) ) ) # ( !MD1_jdo[3] & ( (!MD1_take_action_ocimem_b & (((WD1_q_a[0] & KD1_jtag_ram_rd_d1)) # (KD1L114))) ) );


--KD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X4_Y5_N55
--register power-up is low

KD1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , KD1_jtag_rd,  ,  , VCC);


--KD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X1_Y4_N33
KD1L50 = ( MD1_ir[1] & ( KD1_jtag_rd_d1 ) ) # ( !MD1_ir[1] & ( (!MD1_enable_action_strobe & (((KD1_jtag_rd_d1)))) # (MD1_enable_action_strobe & ((!MD1_ir[0] & (MD1_jdo[35])) # (MD1_ir[0] & ((KD1_jtag_rd_d1))))) ) );


--RC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X12_Y7_N1
--register power-up is low

RC1_hbreak_enabled = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_E_valid_from_R, RC1L1066,  ,  , VCC);


--RC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X16_Y7_N42
RC1L590 = ( !RC1_D_iw[3] & ( !RC1L272Q & ( (!RC1_D_iw[0] & (!RC1L268Q & (!RC1_D_iw[5] & !RC1_D_iw[2]))) ) ) );


--RC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at MLABCELL_X15_Y9_N36
RC1L603 = ( !RC1_D_iw[11] & ( RC1_D_iw[12] & ( (RC1_D_iw[15] & (RC1L283Q & (RC1_D_iw[16] & RC1_D_iw[14]))) ) ) );


--RC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X16_Y8_N42
RC1L604 = ( RC1_D_iw[11] & ( RC1_D_iw[15] & ( (RC1_D_iw[12] & (RC1L283Q & (RC1_D_iw[14] & RC1_D_iw[16]))) ) ) );


--RC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X16_Y7_N0
RC1L591 = ( !RC1_D_iw[3] & ( !RC1L272Q & ( (!RC1_D_iw[0] & (!RC1_D_iw[2] & (RC1L268Q & !RC1_D_iw[5]))) ) ) );


--RC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X16_Y7_N57
RC1L592 = ( RC1_D_iw[5] & ( !RC1L268Q & ( (!RC1_D_iw[0] & (!RC1L272Q & (RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X16_Y7_N30
RC1L593 = ( RC1_D_iw[3] & ( !RC1L272Q & ( (!RC1_D_iw[0] & (!RC1_D_iw[2] & (RC1L268Q & RC1_D_iw[5]))) ) ) );


--RC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X16_Y7_N48
RC1L210 = ( !RC1L591 & ( !RC1L592 & ( (!RC1L214 & (!RC1L216 & (!RC1L593 & !RC1L215))) ) ) );


--RC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X9_Y7_N57
RC1L206 = ( RC1_D_iw[0] & ( RC1L268Q & ( (!RC1_D_iw[2]) # ((!RC1L272Q) # (!RC1_D_iw[3])) ) ) ) # ( RC1_D_iw[0] & ( !RC1L268Q & ( (!RC1_D_iw[2] & (!RC1_D_iw[5] & (!RC1L272Q & !RC1_D_iw[3]))) ) ) ) # ( !RC1_D_iw[0] & ( !RC1L268Q & ( (!RC1_D_iw[5]) # ((!RC1_D_iw[2] & ((!RC1L272Q) # (!RC1_D_iw[3]))) # (RC1_D_iw[2] & ((RC1_D_iw[3]) # (RC1L272Q)))) ) ) );


--RC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X18_Y7_N15
RC1L257 = (!RC1L206 & ((RC1_D_iw[18]))) # (RC1L206 & (RC1_D_iw[23]));


--RC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X18_Y7_N24
RC1L258 = ( RC1L222 & ( RC1L223 & ( ((RC1L210 & (RC1L257 & !RC1L583))) # (RC1L590) ) ) ) # ( !RC1L222 & ( RC1L223 & ( ((RC1L210 & (RC1L257 & !RC1L583))) # (RC1L590) ) ) ) # ( RC1L222 & ( !RC1L223 & ( ((RC1L210 & (RC1L257 & !RC1L583))) # (RC1L590) ) ) ) # ( !RC1L222 & ( !RC1L223 & ( ((RC1L210 & RC1L257)) # (RC1L590) ) ) );


--RC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~2 at LABCELL_X18_Y7_N21
RC1L261 = ( RC1_D_iw[25] & ( (RC1L206) # (RC1_D_iw[20]) ) ) # ( !RC1_D_iw[25] & ( (RC1_D_iw[20] & !RC1L206) ) );


--RC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~3 at LABCELL_X18_Y7_N57
RC1L262 = ( RC1L261 & ( RC1L590 ) ) # ( !RC1L261 & ( RC1L590 ) ) # ( RC1L261 & ( !RC1L590 ) ) # ( !RC1L261 & ( !RC1L590 & ( (!RC1L210) # ((RC1L583 & ((RC1L222) # (RC1L223)))) ) ) );


--RC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4 at LABCELL_X18_Y7_N0
RC1L259 = ( RC1_D_iw[24] & ( (RC1_D_iw[19]) # (RC1L206) ) ) # ( !RC1_D_iw[24] & ( (!RC1L206 & RC1_D_iw[19]) ) );


--RC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5 at LABCELL_X18_Y7_N30
RC1L260 = ( RC1L259 & ( RC1L590 ) ) # ( !RC1L259 & ( RC1L590 ) ) # ( RC1L259 & ( !RC1L590 ) ) # ( !RC1L259 & ( !RC1L590 & ( (!RC1L210) # ((RC1L583 & ((RC1L222) # (RC1L223)))) ) ) );


--RC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6 at LABCELL_X18_Y7_N3
RC1L263 = ( RC1_D_iw[21] & ( (!RC1L206) # (RC1_D_iw[26]) ) ) # ( !RC1_D_iw[21] & ( (RC1L206 & RC1_D_iw[26]) ) );


--RC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7 at LABCELL_X18_Y7_N33
RC1L264 = ( RC1L263 & ( RC1L590 ) ) # ( !RC1L263 & ( RC1L590 ) ) # ( RC1L263 & ( !RC1L590 ) ) # ( !RC1L263 & ( !RC1L590 & ( (!RC1L210) # ((RC1L583 & ((RC1L222) # (RC1L223)))) ) ) );


--RC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~8 at LABCELL_X18_Y7_N6
RC1L255 = ( RC1_D_iw[22] & ( (RC1L206) # (RC1_D_iw[17]) ) ) # ( !RC1_D_iw[22] & ( (RC1_D_iw[17] & !RC1L206) ) );


--RC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~9 at LABCELL_X18_Y7_N54
RC1L256 = ( RC1L590 & ( RC1L255 ) ) # ( !RC1L590 & ( RC1L255 ) ) # ( RC1L590 & ( !RC1L255 ) ) # ( !RC1L590 & ( !RC1L255 & ( (!RC1L210) # ((RC1L583 & ((RC1L222) # (RC1L223)))) ) ) );


--RC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X9_Y7_N3
RC1L594 = ( !RC1L272Q & ( RC1_D_iw[0] & ( (!RC1L268Q & (!RC1_D_iw[5] & (!RC1_D_iw[3] & !RC1_D_iw[2]))) ) ) );


--RC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2 at LABCELL_X9_Y7_N27
RC1L707 = ( RC1L705 & ( RC1L706 ) );


--RC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X18_Y7_N9
RC1L312 = (!RC1L784 & (!RC1L594 & !RC1L707));


--RC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X18_Y7_N48
RC1_D_wr_dst_reg = ( RC1L262 & ( RC1L260 & ( RC1L312 ) ) ) # ( !RC1L262 & ( RC1L260 & ( RC1L312 ) ) ) # ( RC1L262 & ( !RC1L260 & ( RC1L312 ) ) ) # ( !RC1L262 & ( !RC1L260 & ( (RC1L312 & (((RC1L258) # (RC1L256)) # (RC1L264))) ) ) );


--RC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X11_Y6_N44
--register power-up is low

RC1_av_ld_aligning_data = DFFEAS(RC1L884, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X11_Y6_N29
--register power-up is low

RC1_av_ld_align_cycle[1] = DFFEAS(RC1L881, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X11_Y6_N10
--register power-up is low

RC1_av_ld_align_cycle[0] = DFFEAS(RC1L880, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X16_Y6_N27
RC1L235 = ( RC1_D_iw[2] & ( RC1_D_iw[1] & ( (RC1_D_iw[0] & RC1_D_iw[3]) ) ) ) # ( !RC1_D_iw[2] & ( RC1_D_iw[1] & ( (RC1_D_iw[0] & RC1_D_iw[3]) ) ) ) # ( RC1_D_iw[2] & ( !RC1_D_iw[1] & ( (RC1_D_iw[0] & RC1_D_iw[3]) ) ) );


--RC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X11_Y6_N39
RC1L237 = ( RC1L272Q & ( !RC1_D_iw[3] ) );


--RC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X11_Y6_N0
RC1L883 = ( !FC1_WideOr1 & ( RC1_D_iw[2] & ( (!RC1_av_ld_aligning_data & (RC1_d_read & ((!RC1L237) # (!RC1_D_iw[0])))) ) ) ) # ( !FC1_WideOr1 & ( !RC1_D_iw[2] & ( (!RC1_av_ld_aligning_data & RC1_d_read) ) ) );


--RC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X11_Y6_N42
RC1L884 = ( RC1_av_ld_aligning_data & ( RC1L235 & ( (!RC1_av_ld_align_cycle[1]) # ((!RC1L877Q $ (!RC1L272Q)) # (RC1L883)) ) ) ) # ( !RC1_av_ld_aligning_data & ( RC1L235 & ( RC1L883 ) ) ) # ( RC1_av_ld_aligning_data & ( !RC1L235 & ( (!RC1_av_ld_align_cycle[1]) # ((!RC1L877Q) # (RC1L883)) ) ) ) # ( !RC1_av_ld_aligning_data & ( !RC1L235 & ( RC1L883 ) ) );


--RC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X11_Y6_N17
--register power-up is low

RC1_av_ld_waiting_for_data = DFFEAS(RC1L1003, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L1003 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X11_Y6_N15
RC1L1003 = ( RC1L355 & ( (!RC1_d_read) # ((!RC1_av_ld_waiting_for_data) # (FC1_WideOr1)) ) ) # ( !RC1L355 & ( (RC1_av_ld_waiting_for_data & ((!RC1_d_read) # (FC1_WideOr1))) ) );


--RC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X11_Y6_N33
RC1L576 = ( RC1L1003 & ( RC1_R_ctrl_ld ) );


--RC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X18_Y8_N33
RC1L577 = ( !RC1_E_shift_rot_cnt[1] & ( (!RC1_E_shift_rot_cnt[0] & (!RC1_E_shift_rot_cnt[3] & !RC1L399Q)) ) );


--RC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X11_Y6_N48
RC1L578 = (RC1_R_ctrl_shift_rot & (((!RC1L577) # (RC1_E_new_inst)) # (RC1_E_shift_rot_cnt[4])));


--RC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~3 at LABCELL_X11_Y6_N24
RC1L579 = ( RC1_D_iw[2] & ( (RC1_R_ctrl_ld & ((!RC1L237) # (!RC1_D_iw[0]))) ) ) # ( !RC1_D_iw[2] & ( RC1_R_ctrl_ld ) );


--RC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~4 at LABCELL_X11_Y6_N54
RC1L580 = ( RC1L578 & ( RC1L884 & ( (!RC1L355 & !RC1_E_valid_from_R) ) ) ) # ( !RC1L578 & ( RC1L884 & ( (!RC1L355 & ((!RC1_E_valid_from_R) # ((!RC1L576 & !RC1L579)))) ) ) ) # ( RC1L578 & ( !RC1L884 & ( (!RC1L355 & !RC1_E_valid_from_R) ) ) ) # ( !RC1L578 & ( !RC1L884 & ( (!RC1L355 & ((!RC1L576) # (!RC1_E_valid_from_R))) ) ) );


--RC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X12_Y7_N30
RC1L873 = ( RC1_E_valid_from_R & ( ZB1L3 & ( (RC1L580 & (!RC1L1012 & ((!RC1_d_write) # (!ZB1L2)))) ) ) ) # ( RC1_E_valid_from_R & ( !ZB1L3 & ( (!RC1_d_write & (RC1L580 & !RC1L1012)) ) ) );


--RC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X11_Y6_N6
RC1L228 = ( RC1_D_iw[2] & ( (RC1_D_iw[0] & (RC1L268Q & ((!RC1L272Q) # (!RC1_D_iw[3])))) ) );


--XB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0] at FF_X12_Y2_N16
--register power-up is low

XB5_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_readdata[0],  ,  , VCC);


--XB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0] at FF_X15_Y5_N26
--register power-up is low

XB2_av_readdata_pre[0] = DFFEAS(XB2L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X12_Y5_N7
--register power-up is low

XB3_av_readdata_pre[0] = DFFEAS(XB3L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[0] at FF_X13_Y4_N44
--register power-up is low

XB6_av_readdata_pre[0] = DFFEAS(S1_readdata[0], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[0] at FF_X15_Y5_N56
--register power-up is low

XB7_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , Y1_readdata[0],  ,  , VCC);


--FC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at LABCELL_X17_Y6_N48
FC1_src_data[0] = ( FC1L6 & ( XD1_q_a[0] & ( (((XB5_read_latency_shift_reg[0] & XB5_av_readdata_pre[0])) # (SB3L1)) # (FC1L7) ) ) ) # ( !FC1L6 & ( XD1_q_a[0] ) ) # ( FC1L6 & ( !XD1_q_a[0] & ( ((XB5_read_latency_shift_reg[0] & XB5_av_readdata_pre[0])) # (FC1L7) ) ) ) # ( !FC1L6 & ( !XD1_q_a[0] ) );


--RC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X19_Y6_N32
--register power-up is low

RC1_av_ld_byte1_data[0] = DFFEAS(RC1L906, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L904,  ,  ,  ,  );


--RC1L1001 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X17_Y6_N24
RC1L1001 = ( RC1_W_alu_result[0] & ( RC1L879Q & ( (RC1_W_alu_result[1] & (!RC1_av_ld_align_cycle[0] & RC1_av_ld_aligning_data)) ) ) ) # ( RC1_W_alu_result[0] & ( !RC1L879Q & ( (RC1_av_ld_aligning_data & ((!RC1_av_ld_align_cycle[0]) # (RC1_W_alu_result[1]))) ) ) ) # ( !RC1_W_alu_result[0] & ( !RC1L879Q & ( (RC1_W_alu_result[1] & RC1_av_ld_aligning_data) ) ) );


--RC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]~0 at LABCELL_X17_Y6_N33
RC1L887 = ( RC1_W_alu_result[0] & ( RC1_av_ld_aligning_data & ( (!RC1L879Q & ((!RC1_av_ld_align_cycle[0]) # (RC1_W_alu_result[1]))) # (RC1L879Q & (!RC1_av_ld_align_cycle[0] & RC1_W_alu_result[1])) ) ) ) # ( !RC1_W_alu_result[0] & ( RC1_av_ld_aligning_data & ( (!RC1L879Q & RC1_W_alu_result[1]) ) ) ) # ( RC1_W_alu_result[0] & ( !RC1_av_ld_aligning_data ) ) # ( !RC1_W_alu_result[0] & ( !RC1_av_ld_aligning_data ) );


--RC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X17_Y7_N53
--register power-up is low

RC1_R_compare_op[0] = DFFEAS(RC1L304, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X19_Y7_N34
--register power-up is low

RC1_E_src2[1] = DFFEAS(RC1L773, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15 at MLABCELL_X25_Y7_N45
RC1L357 = (!RC1_E_src2[1] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[1])) # (RC1_R_logic_op[1] & ((RC1_E_src1[1]))))) # (RC1_E_src2[1] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[1])))));


--RC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~16 at MLABCELL_X25_Y7_N42
RC1L380 = ( RC1_E_src1[24] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[24]))) ) ) # ( !RC1_E_src1[24] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[24])) # (RC1_R_logic_op[1] & ((RC1_E_src2[24]))) ) );


--RC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X23_Y7_N12
RC1L614 = ( !RC1L357 & ( !RC1L380 ) );


--RC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~17 at LABCELL_X22_Y7_N42
RC1L378 = ( RC1_E_src2[22] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[22]))) ) ) # ( !RC1_E_src2[22] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[22])) # (RC1_R_logic_op[1] & ((RC1_E_src1[22]))) ) );


--RC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~18 at LABCELL_X22_Y7_N45
RC1L377 = ( RC1_R_logic_op[0] & ( (!RC1_E_src2[21] & (RC1_R_logic_op[1] & RC1_E_src1[21])) # (RC1_E_src2[21] & (!RC1_R_logic_op[1] $ (!RC1_E_src1[21]))) ) ) # ( !RC1_R_logic_op[0] & ( !RC1_R_logic_op[1] $ (((RC1_E_src1[21]) # (RC1_E_src2[21]))) ) );


--RC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~19 at LABCELL_X22_Y7_N48
RC1L376 = ( RC1_R_logic_op[1] & ( (!RC1_E_src2[20] & ((RC1_E_src1[20]))) # (RC1_E_src2[20] & ((!RC1_R_logic_op[0]) # (!RC1_E_src1[20]))) ) ) # ( !RC1_R_logic_op[1] & ( (!RC1_E_src2[20] & (!RC1_R_logic_op[0] & !RC1_E_src1[20])) # (RC1_E_src2[20] & (RC1_R_logic_op[0] & RC1_E_src1[20])) ) );


--RC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~20 at LABCELL_X22_Y7_N51
RC1L375 = ( RC1_R_logic_op[0] & ( (!RC1_E_src2[19] & (RC1_R_logic_op[1] & RC1_E_src1[19])) # (RC1_E_src2[19] & (!RC1_R_logic_op[1] $ (!RC1_E_src1[19]))) ) ) # ( !RC1_R_logic_op[0] & ( !RC1_R_logic_op[1] $ (((RC1_E_src1[19]) # (RC1_E_src2[19]))) ) );


--RC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~21 at MLABCELL_X25_Y7_N12
RC1L374 = ( RC1_E_src2[18] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1L505Q))) ) ) # ( !RC1_E_src2[18] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1L505Q)) # (RC1_R_logic_op[1] & ((RC1L505Q))) ) );


--RC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~22 at MLABCELL_X25_Y7_N15
RC1L373 = ( RC1_E_src2[17] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[17]))) ) ) # ( !RC1_E_src2[17] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[17])) # (RC1_R_logic_op[1] & ((RC1_E_src1[17]))) ) );


--RC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X23_Y7_N30
RC1L615 = ( !RC1L374 & ( !RC1L378 & ( (!RC1L375 & (!RC1L373 & (!RC1L377 & !RC1L376))) ) ) );


--RC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X17_Y8_N0
RC1L616 = ( RC1_E_src2[5] & ( (!RC1L360 & (!RC1_R_logic_op[1] $ (((RC1_R_logic_op[0] & RC1_E_src1[5]))))) ) ) # ( !RC1_E_src2[5] & ( (!RC1L360 & ((!RC1_R_logic_op[1] & ((RC1_E_src1[5]) # (RC1_R_logic_op[0]))) # (RC1_R_logic_op[1] & ((!RC1_E_src1[5]))))) ) );


--RC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X24_Y8_N42
RC1L617 = ( RC1_E_src2[6] & ( RC1_R_logic_op[1] & ( (RC1_E_src1[6] & (RC1_R_logic_op[0] & (!RC1_E_src2[7] $ (RC1L493Q)))) ) ) ) # ( !RC1_E_src2[6] & ( RC1_R_logic_op[1] & ( (!RC1_E_src1[6] & ((!RC1_E_src2[7] & (!RC1L493Q)) # (RC1_E_src2[7] & (RC1L493Q & RC1_R_logic_op[0])))) ) ) ) # ( RC1_E_src2[6] & ( !RC1_R_logic_op[1] & ( (!RC1_R_logic_op[0] & (((RC1L493Q)) # (RC1_E_src2[7]))) # (RC1_R_logic_op[0] & (!RC1_E_src1[6] & ((!RC1_E_src2[7]) # (!RC1L493Q)))) ) ) ) # ( !RC1_E_src2[6] & ( !RC1_R_logic_op[1] & ( (!RC1_R_logic_op[0] & (RC1_E_src1[6] & ((RC1L493Q) # (RC1_E_src2[7])))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[7]) # ((!RC1L493Q)))) ) ) );


--RC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X17_Y8_N48
RC1L618 = ( RC1_E_src2[9] & ( RC1_E_src2[8] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0]) # ((!RC1_E_src1[9] & !RC1_E_src1[8])))) # (RC1_R_logic_op[1] & (RC1_E_src1[9] & (RC1_R_logic_op[0] & RC1_E_src1[8]))) ) ) ) # ( !RC1_E_src2[9] & ( RC1_E_src2[8] & ( (!RC1_E_src1[9] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src1[8])))) # (RC1_E_src1[9] & (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0]) # (!RC1_E_src1[8])))) ) ) ) # ( RC1_E_src2[9] & ( !RC1_E_src2[8] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[8]))) # (RC1_R_logic_op[0] & (!RC1_E_src1[9])))) # (RC1_R_logic_op[1] & (RC1_E_src1[9] & (RC1_R_logic_op[0] & !RC1_E_src1[8]))) ) ) ) # ( !RC1_E_src2[9] & ( !RC1_E_src2[8] & ( (!RC1_R_logic_op[1] & (((RC1_E_src1[9] & RC1_E_src1[8])) # (RC1_R_logic_op[0]))) # (RC1_R_logic_op[1] & (!RC1_E_src1[9] & ((!RC1_E_src1[8])))) ) ) );


--RC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X17_Y8_N30
RC1L619 = ( RC1_E_src1[10] & ( RC1_E_src2[10] & ( (!RC1_R_logic_op[0] & (!RC1_R_logic_op[1] & ((RC1_E_src1[11]) # (RC1_E_src2[11])))) # (RC1_R_logic_op[0] & (RC1_R_logic_op[1] & (!RC1_E_src2[11] $ (RC1_E_src1[11])))) ) ) ) # ( !RC1_E_src1[10] & ( RC1_E_src2[10] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[11]) # (RC1_E_src2[11]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[11]) # (!RC1_E_src1[11]))))) ) ) ) # ( RC1_E_src1[10] & ( !RC1_E_src2[10] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[11]) # (RC1_E_src2[11]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[11]) # (!RC1_E_src1[11]))))) ) ) ) # ( !RC1_E_src1[10] & ( !RC1_E_src2[10] & ( (!RC1_E_src2[11] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src1[11]))))) # (RC1_E_src2[11] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src1[11])))) ) ) );


--RC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X24_Y8_N36
RC1L620 = ( RC1_E_src1[15] & ( RC1_E_src2[14] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0]) # ((!RC1_E_src2[15] & !RC1_E_src1[14])))) # (RC1_R_logic_op[1] & (RC1_E_src2[15] & (RC1_E_src1[14] & RC1_R_logic_op[0]))) ) ) ) # ( !RC1_E_src1[15] & ( RC1_E_src2[14] & ( (!RC1_E_src2[15] & (RC1_R_logic_op[0] & (!RC1_E_src1[14] $ (RC1_R_logic_op[1])))) # (RC1_E_src2[15] & (!RC1_R_logic_op[1] & ((!RC1_E_src1[14]) # (!RC1_R_logic_op[0])))) ) ) ) # ( RC1_E_src1[15] & ( !RC1_E_src2[14] & ( (!RC1_E_src1[14] & (RC1_R_logic_op[0] & (!RC1_E_src2[15] $ (RC1_R_logic_op[1])))) # (RC1_E_src1[14] & (!RC1_R_logic_op[1] & ((!RC1_E_src2[15]) # (!RC1_R_logic_op[0])))) ) ) ) # ( !RC1_E_src1[15] & ( !RC1_E_src2[14] & ( (!RC1_R_logic_op[1] & (((RC1_E_src2[15] & RC1_E_src1[14])) # (RC1_R_logic_op[0]))) # (RC1_R_logic_op[1] & (!RC1_E_src2[15] & (!RC1_E_src1[14]))) ) ) );


--RC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X24_Y8_N6
RC1L621 = ( !RC1L368 & ( RC1L618 & ( (!RC1L369 & (RC1L617 & (RC1L620 & RC1L619))) ) ) );


--RC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at MLABCELL_X25_Y7_N6
RC1L622 = ( RC1_E_src2[25] & ( RC1_R_logic_op[1] & ( (RC1_R_logic_op[0] & (RC1_E_src1[25] & (!RC1_E_src2[23] $ (RC1_E_src1[23])))) ) ) ) # ( !RC1_E_src2[25] & ( RC1_R_logic_op[1] & ( (!RC1_E_src1[25] & ((!RC1_E_src2[23] & ((!RC1_E_src1[23]))) # (RC1_E_src2[23] & (RC1_R_logic_op[0] & RC1_E_src1[23])))) ) ) ) # ( RC1_E_src2[25] & ( !RC1_R_logic_op[1] & ( (!RC1_R_logic_op[0] & (((RC1_E_src1[23])) # (RC1_E_src2[23]))) # (RC1_R_logic_op[0] & (!RC1_E_src1[25] & ((!RC1_E_src2[23]) # (!RC1_E_src1[23])))) ) ) ) # ( !RC1_E_src2[25] & ( !RC1_R_logic_op[1] & ( (!RC1_R_logic_op[0] & (RC1_E_src1[25] & ((RC1_E_src1[23]) # (RC1_E_src2[23])))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[23]) # ((!RC1_E_src1[23])))) ) ) );


--RC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at MLABCELL_X25_Y7_N0
RC1L623 = ( RC1_E_src1[26] & ( RC1_E_src2[26] & ( (!RC1_R_logic_op[0] & (!RC1_R_logic_op[1] & ((RC1_E_src1[27]) # (RC1_E_src2[27])))) # (RC1_R_logic_op[0] & (RC1_R_logic_op[1] & (!RC1_E_src2[27] $ (RC1_E_src1[27])))) ) ) ) # ( !RC1_E_src1[26] & ( RC1_E_src2[26] & ( (!RC1_R_logic_op[1] & ((!RC1_E_src2[27] & ((RC1_R_logic_op[0]) # (RC1_E_src1[27]))) # (RC1_E_src2[27] & ((!RC1_E_src1[27]) # (!RC1_R_logic_op[0]))))) ) ) ) # ( RC1_E_src1[26] & ( !RC1_E_src2[26] & ( (!RC1_R_logic_op[1] & ((!RC1_E_src2[27] & ((RC1_R_logic_op[0]) # (RC1_E_src1[27]))) # (RC1_E_src2[27] & ((!RC1_E_src1[27]) # (!RC1_R_logic_op[0]))))) ) ) ) # ( !RC1_E_src1[26] & ( !RC1_E_src2[26] & ( (!RC1_E_src2[27] & ((!RC1_R_logic_op[1] & ((RC1_R_logic_op[0]))) # (RC1_R_logic_op[1] & (!RC1_E_src1[27])))) # (RC1_E_src2[27] & (RC1_R_logic_op[0] & (!RC1_E_src1[27] $ (RC1_R_logic_op[1])))) ) ) );


--RC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at MLABCELL_X25_Y7_N30
RC1L624 = ( RC1_E_src1[28] & ( RC1_R_logic_op[1] & ( (RC1_E_src2[28] & (RC1_R_logic_op[0] & (!RC1_E_src1[29] $ (RC1_E_src2[29])))) ) ) ) # ( !RC1_E_src1[28] & ( RC1_R_logic_op[1] & ( (!RC1_E_src2[28] & ((!RC1_E_src1[29] & ((!RC1_E_src2[29]))) # (RC1_E_src1[29] & (RC1_R_logic_op[0] & RC1_E_src2[29])))) ) ) ) # ( RC1_E_src1[28] & ( !RC1_R_logic_op[1] & ( (!RC1_R_logic_op[0] & (((RC1_E_src2[29]) # (RC1_E_src1[29])))) # (RC1_R_logic_op[0] & (!RC1_E_src2[28] & ((!RC1_E_src1[29]) # (!RC1_E_src2[29])))) ) ) ) # ( !RC1_E_src1[28] & ( !RC1_R_logic_op[1] & ( (!RC1_R_logic_op[0] & (RC1_E_src2[28] & ((RC1_E_src2[29]) # (RC1_E_src1[29])))) # (RC1_R_logic_op[0] & (((!RC1_E_src1[29]) # (!RC1_E_src2[29])))) ) ) );


--RC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X19_Y7_N37
--register power-up is low

RC1_E_src2[0] = DFFEAS(RC1L772, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~23 at LABCELL_X18_Y8_N30
RC1L356 = ( RC1_R_logic_op[1] & ( (!RC1_E_src1[0] & ((RC1_E_src2[0]))) # (RC1_E_src1[0] & ((!RC1_R_logic_op[0]) # (!RC1_E_src2[0]))) ) ) # ( !RC1_R_logic_op[1] & ( (!RC1_E_src1[0] & (!RC1_R_logic_op[0] & !RC1_E_src2[0])) # (RC1_E_src1[0] & (RC1_R_logic_op[0] & RC1_E_src2[0])) ) );


--RC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X21_Y7_N1
--register power-up is low

RC1_E_src2[31] = DFFEAS(RC1L770, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~24 at LABCELL_X22_Y7_N54
RC1L387 = ( RC1_E_src2[31] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[31]))) ) ) # ( !RC1_E_src2[31] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[31])) # (RC1_R_logic_op[1] & ((RC1_E_src1[31]))) ) );


--RC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~25 at LABCELL_X22_Y7_N57
RC1L386 = ( RC1_E_src2[30] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[30]))) ) ) # ( !RC1_E_src2[30] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[30])) # (RC1_R_logic_op[1] & ((RC1_E_src1[30]))) ) );


--RC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at LABCELL_X23_Y8_N6
RC1L625 = ( !RC1L356 & ( !RC1L359 & ( (!RC1L372 & (!RC1L386 & (!RC1L387 & !RC1L358))) ) ) );


--RC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at MLABCELL_X25_Y7_N48
RC1L626 = ( RC1L621 & ( RC1L622 & ( (RC1L625 & (RC1L616 & (RC1L623 & RC1L624))) ) ) );


--RC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X17_Y7_N49
--register power-up is low

RC1_R_compare_op[1] = DFFEAS(RC1L305, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X17_Y7_N54
RC1L348 = ( RC1L626 & ( RC1_R_compare_op[0] & ( (!RC1_R_compare_op[1] & (!RC1L126)) # (RC1_R_compare_op[1] & (((!RC1L614) # (!RC1L615)))) ) ) ) # ( !RC1L626 & ( RC1_R_compare_op[0] & ( (!RC1L126) # (RC1_R_compare_op[1]) ) ) ) # ( RC1L626 & ( !RC1_R_compare_op[0] & ( (!RC1_R_compare_op[1] & (((RC1L614 & RC1L615)))) # (RC1_R_compare_op[1] & (RC1L126)) ) ) ) # ( !RC1L626 & ( !RC1_R_compare_op[0] & ( (RC1L126 & RC1_R_compare_op[1]) ) ) );


--RC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X12_Y7_N43
--register power-up is low

RC1_W_status_reg_pie = DFFEAS(RC1L871, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_E_valid_from_R,  ,  ,  ,  );


--RC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X19_Y7_N27
RC1L627 = ( !RC1_D_iw[8] & ( (!RC1_D_iw[7] & (!RC1_D_iw[10] & (!RC1_D_iw[9] & !RC1_D_iw[6]))) ) );


--RC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X19_Y7_N6
RC1L628 = ( !RC1_D_iw[10] & ( (!RC1_D_iw[7] & (!RC1_D_iw[9] & (!RC1_D_iw[8] & RC1_D_iw[6]))) ) );


--RC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X12_Y7_N50
--register power-up is low

RC1_W_bstatus_reg = DFFEAS(RC1L821, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1_E_valid_from_R,  ,  ,  ,  );


--RC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X19_Y7_N21
RC1L629 = ( !RC1_D_iw[10] & ( (!RC1_D_iw[8] & (!RC1_D_iw[6] & (!RC1_D_iw[9] & RC1_D_iw[7]))) ) );


--RC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X12_Y7_N22
--register power-up is low

RC1_W_ienable_reg[0] = DFFEAS(RC1L829, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0 at LABCELL_X19_Y7_N24
RC1L630 = ( !RC1_D_iw[9] & ( (RC1_D_iw[7] & (!RC1_D_iw[10] & (!RC1_D_iw[8] & RC1_D_iw[6]))) ) );


--RC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X9_Y3_N37
--register power-up is low

RC1_W_ipending_reg[0] = DFFEAS(RC1L832, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X19_Y7_N54
RC1L349 = ( !RC1_D_iw[6] & ( RC1_W_ipending_reg[0] & ( (RC1_D_iw[8] & (!RC1_D_iw[9] & (!RC1_D_iw[7] & !RC1_D_iw[10]))) ) ) );


--RC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X12_Y7_N18
RC1L350 = ( RC1_W_bstatus_reg & ( (!RC1L349 & (!RC1L629 & ((!RC1L630) # (!RC1_W_ienable_reg[0])))) ) ) # ( !RC1_W_bstatus_reg & ( ((!RC1L349 & ((!RC1L630) # (!RC1_W_ienable_reg[0])))) # (RC1L629) ) );


--RC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X12_Y7_N12
RC1L351 = ( RC1_W_status_reg_pie & ( ((!RC1L628 & (!RC1L350)) # (RC1L628 & ((RC1_W_estatus_reg)))) # (RC1L627) ) ) # ( !RC1_W_status_reg_pie & ( (!RC1L627 & ((!RC1L628 & (!RC1L350)) # (RC1L628 & ((RC1_W_estatus_reg))))) ) );


--RC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16 at LABCELL_X23_Y8_N27
RC1L313 = ( RC1L130 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L356)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[0])))) ) ) # ( !RC1L130 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L356))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[0])))) ) );


--RC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at LABCELL_X10_Y6_N27
RC1_intr_req = ( RC1_W_ipending_reg[0] & ( RC1_W_status_reg_pie ) );


--XB3_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X15_Y6_N31
--register power-up is low

XB3_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[22],  ,  , VCC);


--SB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src1_valid~0 at LABCELL_X9_Y6_N36
SB2L2 = ( WB3_mem[0][74] & ( (XB3_read_latency_shift_reg[0] & WB3_mem[0][56]) ) );


--SB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X11_Y7_N3
SB3L2 = ( WB4_mem[0][74] & ( (XB4_read_latency_shift_reg[0] & WB4_mem[0][56]) ) );


--RC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at LABCELL_X18_Y6_N48
RC1L653 = ( XD1_q_a[22] & ( (!RC1_intr_req & (((SB2L2 & XB3_av_readdata_pre[22])) # (SB3L2))) ) ) # ( !XD1_q_a[22] & ( (SB2L2 & (!RC1_intr_req & XB3_av_readdata_pre[22])) ) );


--RC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X10_Y6_N35
--register power-up is low

RC1_hbreak_pending = DFFEAS(RC1L1068, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X4_Y5_N13
--register power-up is low

CD1_jtag_break = DFFEAS(CD1L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--RC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X10_Y6_N32
--register power-up is low

RC1_wait_for_one_post_bret_inst = DFFEAS(RC1L1078, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L1069 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X10_Y6_N51
RC1L1069 = ( RC1_W_valid & ( !RC1_hbreak_enabled & ( (CD1_jtag_break) # (RC1_hbreak_pending) ) ) ) # ( !RC1_W_valid & ( !RC1_hbreak_enabled & ( (!RC1_wait_for_one_post_bret_inst & ((CD1_jtag_break) # (RC1_hbreak_pending))) ) ) );


--RC1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at MLABCELL_X15_Y7_N54
RC1L698 = ( !RC1_i_read & ( (SB3L2) # (SB2L2) ) );


--XB3_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X15_Y6_N37
--register power-up is low

XB3_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[23],  ,  , VCC);


--RC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1 at LABCELL_X18_Y6_N9
RC1L654 = ( XB3_av_readdata_pre[23] & ( (!RC1_intr_req & (((SB3L2 & XD1_q_a[23])) # (SB2L2))) ) ) # ( !XB3_av_readdata_pre[23] & ( (SB3L2 & (!RC1_intr_req & XD1_q_a[23])) ) );


--XB3_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X18_Y6_N55
--register power-up is low

XB3_av_readdata_pre[24] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[24],  ,  , VCC);


--RC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2 at LABCELL_X18_Y6_N39
RC1L655 = ( XB3_av_readdata_pre[24] & ( (!RC1_intr_req & (((SB3L2 & XD1_q_a[24])) # (SB2L2))) ) ) # ( !XB3_av_readdata_pre[24] & ( (SB3L2 & (!RC1_intr_req & XD1_q_a[24])) ) );


--XB3_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X12_Y5_N28
--register power-up is low

XB3_av_readdata_pre[25] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[25],  ,  , VCC);


--RC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3 at LABCELL_X10_Y6_N36
RC1L656 = ( SB3L2 & ( (!RC1_intr_req & (((SB2L2 & XB3_av_readdata_pre[25])) # (XD1_q_a[25]))) ) ) # ( !SB3L2 & ( (!RC1_intr_req & (SB2L2 & XB3_av_readdata_pre[25])) ) );


--XB3_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X15_Y3_N37
--register power-up is low

XB3_av_readdata_pre[26] = DFFEAS(XB3L33, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4 at MLABCELL_X15_Y7_N27
RC1L657 = ( !RC1_intr_req & ( (!SB2L2 & (SB3L2 & (XD1_q_a[26]))) # (SB2L2 & (((SB3L2 & XD1_q_a[26])) # (XB3_av_readdata_pre[26]))) ) );


--Z1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X8_Y3_N29
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[1] = DFFEAS(Z1L7, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X8_Y3_N23
--register power-up is low

Z1_r_sync_rst_chain[3] = DFFEAS(Z1L20, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1L22 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at MLABCELL_X8_Y3_N0
Z1L22 = (Z1_altera_reset_synchronizer_int_chain[2] & Z1_r_sync_rst_chain[3]);


--XB3_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X17_Y6_N13
--register power-up is low

XB3_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[11],  ,  , VCC);


--RC1L274 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]~0 at LABCELL_X18_Y6_N18
RC1L274 = ( !RC1L1069 & ( !RC1_intr_req ) );


--RC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at MLABCELL_X15_Y7_N45
RC1L642 = ( RC1L274 & ( (!SB2L2 & (SB3L2 & ((XD1_q_a[11])))) # (SB2L2 & (((SB3L2 & XD1_q_a[11])) # (XB3_av_readdata_pre[11]))) ) ) # ( !RC1L274 );


--XB3_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X9_Y3_N31
--register power-up is low

XB3_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[12],  ,  , VCC);


--RC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at MLABCELL_X15_Y7_N57
RC1L643 = ( !RC1_intr_req & ( (!SB2L2 & (SB3L2 & (XD1_q_a[12]))) # (SB2L2 & (((SB3L2 & XD1_q_a[12])) # (XB3_av_readdata_pre[12]))) ) );


--XB3_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X15_Y6_N44
--register power-up is low

XB3_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[13],  ,  , VCC);


--RC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at MLABCELL_X15_Y7_N36
RC1L644 = ( XD1_q_a[13] & ( ((!RC1L274) # ((SB2L2 & XB3_av_readdata_pre[13]))) # (SB3L2) ) ) # ( !XD1_q_a[13] & ( (!RC1L274) # ((SB2L2 & XB3_av_readdata_pre[13])) ) );


--XB3_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X9_Y4_N29
--register power-up is low

XB3_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[14],  ,  , VCC);


--RC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8 at MLABCELL_X15_Y7_N39
RC1L645 = ( RC1_intr_req ) # ( !RC1_intr_req & ( (!SB2L2 & (SB3L2 & (XD1_q_a[14]))) # (SB2L2 & (((SB3L2 & XD1_q_a[14])) # (XB3L20Q))) ) );


--XB3_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X7_Y2_N40
--register power-up is low

XB3_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[15],  ,  , VCC);


--RC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9 at MLABCELL_X15_Y7_N24
RC1L646 = ( XB3_av_readdata_pre[15] & ( ((!RC1L274) # ((SB3L2 & XD1_q_a[15]))) # (SB2L2) ) ) # ( !XB3_av_readdata_pre[15] & ( (!RC1L274) # ((SB3L2 & XD1_q_a[15])) ) );


--XB3_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X13_Y6_N23
--register power-up is low

XB3_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[16],  ,  , VCC);


--RC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10 at LABCELL_X18_Y6_N33
RC1L647 = ( RC1L274 & ( (!SB2L2 & (SB3L2 & (XD1_q_a[16]))) # (SB2L2 & (((SB3L2 & XD1_q_a[16])) # (XB3_av_readdata_pre[16]))) ) ) # ( !RC1L274 );


--RC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11 at LABCELL_X18_Y6_N21
RC1L631 = ( XB3_av_readdata_pre[0] & ( (!RC1_intr_req & (((XD1_q_a[0] & SB3L2)) # (SB2L2))) ) ) # ( !XB3_av_readdata_pre[0] & ( (!RC1_intr_req & (XD1_q_a[0] & SB3L2)) ) );


--XB3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X10_Y3_N1
--register power-up is low

XB3_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[1],  ,  , VCC);


--RC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12 at LABCELL_X16_Y6_N9
RC1L632 = ( XD1_q_a[1] & ( ((!RC1L274) # ((SB2L2 & XB3_av_readdata_pre[1]))) # (SB3L2) ) ) # ( !XD1_q_a[1] & ( (!RC1L274) # ((SB2L2 & XB3_av_readdata_pre[1])) ) );


--XB3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X15_Y5_N1
--register power-up is low

XB3_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[2],  ,  , VCC);


--RC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13 at LABCELL_X18_Y6_N15
RC1L633 = ( XB3_av_readdata_pre[2] & ( (!RC1_intr_req & (((XD1_q_a[2] & SB3L2)) # (SB2L2))) ) ) # ( !XB3_av_readdata_pre[2] & ( (!RC1_intr_req & (XD1_q_a[2] & SB3L2)) ) );


--XB3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X10_Y4_N16
--register power-up is low

XB3_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[3],  ,  , VCC);


--RC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14 at LABCELL_X16_Y6_N36
RC1L634 = ( XB3_av_readdata_pre[3] & ( (!RC1L274) # (((SB3L2 & XD1_q_a[3])) # (SB2L2)) ) ) # ( !XB3_av_readdata_pre[3] & ( (!RC1L274) # ((SB3L2 & XD1_q_a[3])) ) );


--XB3_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X11_Y3_N13
--register power-up is low

XB3_av_readdata_pre[4] = DFFEAS(XB3L8, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15 at LABCELL_X16_Y6_N6
RC1L635 = ( XD1_q_a[4] & ( ((!RC1L274) # ((SB2L2 & XB3_av_readdata_pre[4]))) # (SB3L2) ) ) # ( !XD1_q_a[4] & ( (!RC1L274) # ((SB2L2 & XB3_av_readdata_pre[4])) ) );


--XB3_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X10_Y5_N22
--register power-up is low

XB3_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[5],  ,  , VCC);


--RC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at LABCELL_X16_Y6_N39
RC1L636 = ( XB3_av_readdata_pre[5] & ( (!RC1L274) # (((SB3L2 & XD1_q_a[5])) # (SB2L2)) ) ) # ( !XB3_av_readdata_pre[5] & ( (!RC1L274) # ((SB3L2 & XD1_q_a[5])) ) );


--RC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at MLABCELL_X15_Y7_N15
RC1L244 = ( RC1_D_iw[12] & ( ((!RC1_D_iw[16] & RC1_D_iw[11])) # (RC1_D_iw[15]) ) );


--RC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at MLABCELL_X15_Y7_N12
RC1L245 = ( RC1L583 & ( (RC1L244 & (!RC1_D_iw[13] & RC1_D_iw[14])) ) );


--RC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X12_Y7_N54
RC1L582 = ( RC1L580 & ( RC1L1012 ) ) # ( !RC1L580 & ( RC1L1012 ) ) # ( RC1L580 & ( !RC1L1012 & ( ((RC1_d_write & ((!ZB1L3) # (ZB1L2)))) # (RC1_R_valid) ) ) ) # ( !RC1L580 & ( !RC1L1012 ) );


--RC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X15_Y7_N5
--register power-up is low

RC1_D_valid = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1L698,  ,  , VCC);


--RC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X16_Y7_N27
RC1L211 = ( !RC1L215 & ( (!RC1L214 & (!RC1L216 & !RC1L593)) ) );


--RC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at MLABCELL_X15_Y9_N21
RC1L605 = ( RC1_D_iw[15] & ( !RC1_D_iw[12] & ( (RC1_D_iw[16] & (RC1L283Q & (!RC1_D_iw[11] & !RC1_D_iw[14]))) ) ) );


--RC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at MLABCELL_X15_Y9_N33
RC1L606 = ( RC1_D_iw[11] & ( RC1_D_iw[16] & ( (RC1_D_iw[15] & (!RC1_D_iw[12] & (RC1L283Q & !RC1_D_iw[14]))) ) ) );


--RC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at MLABCELL_X15_Y9_N39
RC1L607 = ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[15] & (RC1L283Q & (RC1_D_iw[14] & RC1_D_iw[16]))) ) ) );


--RC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at MLABCELL_X15_Y9_N9
RC1L608 = ( RC1L283Q & ( !RC1_D_iw[12] & ( (RC1_D_iw[15] & (RC1_D_iw[14] & (RC1_D_iw[11] & !RC1_D_iw[16]))) ) ) );


--RC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X17_Y7_N39
RC1L238 = ( !RC1L591 & ( (!RC1L590 & ((!RC1L583) # (!RC1L240))) ) );


--RC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X16_Y9_N54
RC1L239 = ( RC1L238 & ( RC1L223 & ( (!RC1L211) # ((RC1L592) # (RC1L583)) ) ) ) # ( !RC1L238 & ( RC1L223 ) ) # ( RC1L238 & ( !RC1L223 & ( (!RC1L211) # (((RC1L241 & RC1L583)) # (RC1L592)) ) ) ) # ( !RC1L238 & ( !RC1L223 ) );


--RC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X9_Y7_N39
RC1L227 = ( !RC1_D_iw[2] & ( (!RC1L268Q & (!RC1_D_iw[3] & (!RC1_D_iw[5] & !RC1L272Q))) ) );


--XB3_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X13_Y6_N20
--register power-up is low

XB3_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[9],  ,  , VCC);


--RC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17 at LABCELL_X18_Y6_N51
RC1L640 = ( XB3_av_readdata_pre[9] & ( (!RC1_intr_req & (((XD1_q_a[9] & SB3L2)) # (SB2L2))) ) ) # ( !XB3_av_readdata_pre[9] & ( (!RC1_intr_req & (XD1_q_a[9] & SB3L2)) ) );


--RC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at MLABCELL_X15_Y7_N9
RC1L248 = ( RC1_D_iw[15] & ( (!RC1_D_iw[11] & ((!RC1_D_iw[16]) # (RC1_D_iw[14]))) ) ) # ( !RC1_D_iw[15] & ( (!RC1_D_iw[16] & (!RC1_D_iw[14] & !RC1_D_iw[11])) ) );


--RC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at MLABCELL_X15_Y7_N30
RC1L249 = ( RC1L248 & ( (RC1L583 & (RC1_D_iw[12] & !RC1_D_iw[13])) ) );


--RC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X16_Y7_N36
RC1L220 = ( RC1_D_iw[3] & ( !RC1L268Q & ( (RC1_D_iw[5] & (!RC1_D_iw[0] & RC1_D_iw[2])) ) ) ) # ( !RC1_D_iw[3] & ( !RC1L268Q & ( (RC1_D_iw[5] & (RC1L272Q & (!RC1_D_iw[0] & RC1_D_iw[2]))) ) ) );


--RC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at MLABCELL_X15_Y9_N12
RC1L221 = ( !RC1L604 & ( (!RC1L224 & (!RC1L225 & (!RC1L603 & !RC1L226))) ) );


--RC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X16_Y9_N18
RC1L609 = ( RC1L283Q & ( !RC1_D_iw[14] & ( (!RC1_D_iw[15] & (RC1_D_iw[11] & (!RC1_D_iw[16] & !RC1_D_iw[12]))) ) ) );


--RC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X16_Y9_N48
RC1L610 = ( RC1_D_iw[14] & ( !RC1_D_iw[15] & ( (!RC1_D_iw[16] & (RC1_D_iw[11] & (!RC1_D_iw[12] & RC1L283Q))) ) ) );


--RC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X16_Y9_N42
RC1L217 = ( !RC1L610 & ( (!RC1L607 & (!RC1L606 & (!RC1L609 & !RC1L605))) ) );


--RC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X16_Y9_N12
RC1L611 = ( !RC1_D_iw[14] & ( !RC1_D_iw[16] & ( (!RC1_D_iw[15] & (RC1_D_iw[11] & (!RC1_D_iw[12] & !RC1L283Q))) ) ) );


--RC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at LABCELL_X16_Y9_N21
RC1L612 = ( RC1_D_iw[14] & ( !RC1L283Q & ( (!RC1_D_iw[15] & (RC1_D_iw[11] & (!RC1_D_iw[12] & !RC1_D_iw[16]))) ) ) );


--RC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X16_Y9_N30
RC1L218 = ( RC1L611 & ( (!RC1L583 & !RC1L594) ) ) # ( !RC1L611 & ( (!RC1L594 & ((!RC1L583) # (!RC1L612))) ) );


--RC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X16_Y9_N0
RC1L219 = ( RC1L238 & ( RC1L217 & ( (!RC1L218) # ((!RC1L211) # ((RC1L583 & !RC1L221))) ) ) ) # ( !RC1L238 & ( RC1L217 ) ) # ( RC1L238 & ( !RC1L217 & ( ((!RC1L218) # (!RC1L211)) # (RC1L583) ) ) ) # ( !RC1L238 & ( !RC1L217 ) );


--RC1L779 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X18_Y7_N12
RC1L779 = ( RC1L780 ) # ( !RC1L780 & ( (((RC1_R_valid & RC1L707)) # (RC1L784)) # (RC1L206) ) );


--RC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at LABCELL_X9_Y7_N51
RC1L595 = ( RC1L272Q & ( !RC1_D_iw[3] & ( (RC1_D_iw[2] & (!RC1_D_iw[0] & (!RC1_D_iw[5] & RC1L268Q))) ) ) );


--RC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X18_Y7_N18
RC1L347 = ( RC1L583 & ( (RC1_R_valid & (((RC1L204) # (RC1L203)) # (RC1L205))) ) ) # ( !RC1L583 & ( (RC1_R_valid & ((RC1L203) # (RC1L205))) ) );


--XB3_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X9_Y4_N35
--register power-up is low

XB3_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[10],  ,  , VCC);


--RC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18 at LABCELL_X10_Y6_N39
RC1L641 = ( XD1_q_a[10] & ( (!RC1_intr_req & (((SB2L2 & XB3L15Q)) # (SB3L2))) ) ) # ( !XD1_q_a[10] & ( (!RC1_intr_req & (SB2L2 & XB3L15Q)) ) );


--XB3_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X15_Y6_N46
--register power-up is low

XB3_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[8],  ,  , VCC);


--RC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19 at LABCELL_X18_Y6_N42
RC1L639 = ( XB3_av_readdata_pre[8] & ( (!RC1_intr_req & (((SB3L2 & XD1_q_a[8])) # (SB2L2))) ) ) # ( !XB3_av_readdata_pre[8] & ( (SB3L2 & (!RC1_intr_req & XD1_q_a[8])) ) );


--RC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X13_Y6_N25
--register power-up is low

RC1_av_ld_byte1_data[4] = DFFEAS(RC1L923, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L904,  ,  ,  ,  );


--RC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~6 at LABCELL_X12_Y6_N0
RC1L848 = ( RC1_R_ctrl_rd_ctl_reg & ( (RC1_av_ld_byte1_data[4] & RC1_R_ctrl_ld) ) ) # ( !RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (RC1_W_alu_result[12] & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte1_data[4])))) ) );


--XB3_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X13_Y6_N1
--register power-up is low

XB3_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[18],  ,  , VCC);


--RC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~20 at LABCELL_X18_Y6_N0
RC1L649 = ( XB3_av_readdata_pre[18] & ( SB2L2 & ( (!RC1_intr_req) # (RC1L1069) ) ) ) # ( !XB3_av_readdata_pre[18] & ( SB2L2 & ( ((XD1_q_a[18] & (SB3L2 & !RC1_intr_req))) # (RC1L1069) ) ) ) # ( XB3_av_readdata_pre[18] & ( !SB2L2 & ( ((XD1_q_a[18] & (SB3L2 & !RC1_intr_req))) # (RC1L1069) ) ) ) # ( !XB3_av_readdata_pre[18] & ( !SB2L2 & ( ((XD1_q_a[18] & (SB3L2 & !RC1_intr_req))) # (RC1L1069) ) ) );


--XB3_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X13_Y6_N4
--register power-up is low

XB3_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[17],  ,  , VCC);


--RC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~21 at LABCELL_X18_Y6_N36
RC1L648 = ( SB2L2 & ( (((SB3L2 & XD1_q_a[17])) # (XB3_av_readdata_pre[17])) # (RC1_intr_req) ) ) # ( !SB2L2 & ( ((SB3L2 & XD1_q_a[17])) # (RC1_intr_req) ) );


--RC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X19_Y6_N25
--register power-up is low

RC1_av_ld_byte1_data[3] = DFFEAS(RC1L920, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L904,  ,  ,  ,  );


--RC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~7 at MLABCELL_X15_Y8_N21
RC1L847 = ( RC1_R_ctrl_br_cmp & ( (RC1_R_ctrl_ld & RC1_av_ld_byte1_data[3]) ) ) # ( !RC1_R_ctrl_br_cmp & ( (!RC1_R_ctrl_ld & (RC1_W_alu_result[11] & ((!RC1_R_ctrl_rd_ctl_reg)))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte1_data[3])))) ) );


--RC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X19_Y6_N38
--register power-up is low

RC1_av_ld_byte1_data[2] = DFFEAS(RC1L916, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L904,  ,  ,  ,  );


--RC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~8 at LABCELL_X12_Y6_N21
RC1L846 = ( RC1_W_alu_result[10] & ( RC1_av_ld_byte1_data[2] & ( ((!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp)) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_W_alu_result[10] & ( RC1_av_ld_byte1_data[2] & ( RC1_R_ctrl_ld ) ) ) # ( RC1_W_alu_result[10] & ( !RC1_av_ld_byte1_data[2] & ( (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_ld & !RC1_R_ctrl_br_cmp)) ) ) );


--RC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X13_Y6_N7
--register power-up is low

RC1_av_ld_byte1_data[1] = DFFEAS(RC1L911, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L904,  ,  ,  ,  );


--RC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~9 at LABCELL_X12_Y6_N12
RC1L845 = ( RC1_av_ld_byte1_data[1] & ( ((!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & RC1_W_alu_result[9]))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte1_data[1] & ( (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & (RC1_W_alu_result[9] & !RC1_R_ctrl_ld))) ) );


--RC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~10 at LABCELL_X12_Y6_N57
RC1L844 = ( RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte1_data[0] & ( RC1_R_ctrl_ld ) ) ) # ( !RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte1_data[0] & ( ((!RC1_R_ctrl_rd_ctl_reg & RC1_W_alu_result[8])) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_R_ctrl_br_cmp & ( !RC1_av_ld_byte1_data[0] & ( (!RC1_R_ctrl_rd_ctl_reg & (RC1_W_alu_result[8] & !RC1_R_ctrl_ld)) ) ) );


--RC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~11 at LABCELL_X12_Y6_N15
RC1L843 = ( RC1_av_ld_byte0_data[7] & ( ((!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & RC1_W_alu_result[7]))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte0_data[7] & ( (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & (!RC1_R_ctrl_ld & RC1_W_alu_result[7]))) ) );


--XB3_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X13_Y6_N59
--register power-up is low

XB3_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[19],  ,  , VCC);


--RC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22 at LABCELL_X16_Y6_N18
RC1L650 = ( XB3_av_readdata_pre[19] & ( ((!RC1L274) # ((SB3L2 & XD1_q_a[19]))) # (SB2L2) ) ) # ( !XB3_av_readdata_pre[19] & ( (!RC1L274) # ((SB3L2 & XD1_q_a[19])) ) );


--RC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X19_Y6_N19
--register power-up is low

RC1_av_ld_byte1_data[7] = DFFEAS(RC1L938, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L904,  ,  ,  ,  );


--RC1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12 at MLABCELL_X21_Y6_N33
RC1L851 = ( RC1_W_alu_result[15] & ( RC1_av_ld_byte1_data[7] & ( ((!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp)) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_W_alu_result[15] & ( RC1_av_ld_byte1_data[7] & ( RC1_R_ctrl_ld ) ) ) # ( RC1_W_alu_result[15] & ( !RC1_av_ld_byte1_data[7] & ( (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld)) ) ) );


--XB3_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X15_Y6_N34
--register power-up is low

XB3_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[21],  ,  , VCC);


--RC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~23 at LABCELL_X18_Y5_N36
RC1L652 = ( RC1L274 & ( (!XB3_av_readdata_pre[21] & (((XD1_q_a[21] & SB3L2)))) # (XB3_av_readdata_pre[21] & (((XD1_q_a[21] & SB3L2)) # (SB2L2))) ) ) # ( !RC1L274 );


--XB3_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X13_Y6_N55
--register power-up is low

XB3_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[20],  ,  , VCC);


--RC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~24 at LABCELL_X16_Y6_N21
RC1L651 = ( XB3_av_readdata_pre[20] & ( ((!RC1L274) # ((SB3L2 & XD1_q_a[20]))) # (SB2L2) ) ) # ( !XB3_av_readdata_pre[20] & ( (!RC1L274) # ((SB3L2 & XD1_q_a[20])) ) );


--RC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X19_Y6_N1
--register power-up is low

RC1_av_ld_byte1_data[6] = DFFEAS(RC1L933, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L904,  ,  ,  ,  );


--RC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13 at MLABCELL_X15_Y8_N39
RC1L850 = ( RC1_av_ld_byte1_data[6] & ( RC1_W_alu_result[14] & ( ((!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_rd_ctl_reg)) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_av_ld_byte1_data[6] & ( RC1_W_alu_result[14] & ( (!RC1_R_ctrl_br_cmp & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_ld)) ) ) ) # ( RC1_av_ld_byte1_data[6] & ( !RC1_W_alu_result[14] & ( RC1_R_ctrl_ld ) ) );


--RC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X15_Y6_N13
--register power-up is low

RC1_av_ld_byte1_data[5] = DFFEAS(RC1L928, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L904,  ,  ,  ,  );


--RC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~14 at MLABCELL_X15_Y8_N33
RC1L849 = ( RC1_R_ctrl_ld & ( RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte1_data[5] ) ) ) # ( RC1_R_ctrl_ld & ( !RC1_R_ctrl_br_cmp & ( RC1_av_ld_byte1_data[5] ) ) ) # ( !RC1_R_ctrl_ld & ( !RC1_R_ctrl_br_cmp & ( (RC1_W_alu_result[13] & !RC1_R_ctrl_rd_ctl_reg) ) ) );


--RC1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15 at LABCELL_X24_Y7_N42
RC1L468 = ( RC1L427Q & ( (!RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[18]) ) ) # ( !RC1L427Q & ( (RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[18]) ) );


--RC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X19_Y6_N43
--register power-up is low

RC1_av_ld_byte2_data[0] = DFFEAS(RC1L954, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15 at MLABCELL_X15_Y8_N0
RC1L852 = ( RC1_R_ctrl_ld & ( RC1_av_ld_byte2_data[0] ) ) # ( !RC1_R_ctrl_ld & ( RC1_av_ld_byte2_data[0] & ( (!RC1_R_ctrl_rd_ctl_reg & (RC1_W_alu_result[16] & !RC1_R_ctrl_br_cmp)) ) ) ) # ( !RC1_R_ctrl_ld & ( !RC1_av_ld_byte2_data[0] & ( (!RC1_R_ctrl_rd_ctl_reg & (RC1_W_alu_result[16] & !RC1_R_ctrl_br_cmp)) ) ) );


--XB3_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X17_Y6_N19
--register power-up is low

XB3_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[6],  ,  , VCC);


--RC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~25 at LABCELL_X18_Y6_N24
RC1L637 = ( XB3_av_readdata_pre[6] & ( (!RC1_intr_req & (((SB3L2 & XD1_q_a[6])) # (SB2L2))) ) ) # ( !XB3_av_readdata_pre[6] & ( (SB3L2 & (!RC1_intr_req & XD1_q_a[6])) ) );


--RC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X17_Y7_N36
RC1L253 = ( RC1L780 ) # ( !RC1L780 & ( (RC1L232) # (RC1L254) ) );


--XB3_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X12_Y6_N46
--register power-up is low

XB3_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[7],  ,  , VCC);


--RC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~26 at LABCELL_X18_Y6_N27
RC1L638 = ( XD1_q_a[7] & ( (!RC1_intr_req & (((XB3_av_readdata_pre[7] & SB2L2)) # (SB3L2))) ) ) # ( !XD1_q_a[7] & ( (!RC1_intr_req & (XB3_av_readdata_pre[7] & SB2L2)) ) );


--RC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~16 at LABCELL_X24_Y7_N0
RC1L452 = ( RC1_E_shift_rot_result[0] & ( (!RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[2]) ) ) # ( !RC1_E_shift_rot_result[0] & ( (RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[2]) ) );


--WB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X13_Y5_N42
WB2L3 = (WB2_mem_used[0] & ((!XB2_read_latency_shift_reg[0]) # (WB2_mem_used[1])));


--WB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X13_Y5_N12
WB2L4 = ( WB2_mem_used[1] & ( CB1_rst1 & ( WB2L3 ) ) ) # ( !WB2_mem_used[1] & ( CB1_rst1 & ( ((AC1L8 & (!XB2_wait_latency_counter[1] & XB2L5))) # (WB2L3) ) ) ) # ( WB2_mem_used[1] & ( !CB1_rst1 & ( WB2L3 ) ) ) # ( !WB2_mem_used[1] & ( !CB1_rst1 & ( WB2L3 ) ) );


--WB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X12_Y4_N6
WB5L3 = ( XB5_read_latency_shift_reg[0] & ( (WB5_mem_used[0] & WB5_mem_used[1]) ) ) # ( !XB5_read_latency_shift_reg[0] & ( WB5_mem_used[0] ) );


--WB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X12_Y4_N48
WB5L4 = ( WB5_mem_used[1] & ( XB5_wait_latency_counter[1] & ( WB5L3 ) ) ) # ( !WB5_mem_used[1] & ( XB5_wait_latency_counter[1] & ( WB5L3 ) ) ) # ( WB5_mem_used[1] & ( !XB5_wait_latency_counter[1] & ( WB5L3 ) ) ) # ( !WB5_mem_used[1] & ( !XB5_wait_latency_counter[1] & ( ((RB1L8 & (!VB5L1 $ (!XB5_wait_latency_counter[0])))) # (WB5L3) ) ) );


--WB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X12_Y5_N15
WB7L3 = ( XB7_read_latency_shift_reg[0] & ( (WB7_mem_used[0] & WB7_mem_used[1]) ) ) # ( !XB7_read_latency_shift_reg[0] & ( WB7_mem_used[0] ) );


--WB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X12_Y5_N18
WB7L4 = ( XB7_wait_latency_counter[0] & ( VB7L2 & ( WB7L3 ) ) ) # ( !XB7_wait_latency_counter[0] & ( VB7L2 & ( ((RB1L9 & (!WB7_mem_used[1] & !XB7_wait_latency_counter[1]))) # (WB7L3) ) ) ) # ( XB7_wait_latency_counter[0] & ( !VB7L2 & ( ((RB1L9 & (!WB7_mem_used[1] & !XB7_wait_latency_counter[1]))) # (WB7L3) ) ) ) # ( !XB7_wait_latency_counter[0] & ( !VB7L2 & ( WB7L3 ) ) );


--WB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X10_Y4_N18
WB1L3 = ( WB1_mem_used[0] & ( WB1L6Q ) ) # ( WB1_mem_used[0] & ( !WB1L6Q & ( (!XB1_read_latency_shift_reg[0]) # ((XB1L35 & (AC1L5 & U1_av_waitrequest))) ) ) ) # ( !WB1_mem_used[0] & ( !WB1L6Q & ( (XB1L35 & (AC1L5 & U1_av_waitrequest)) ) ) );


--JC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X10_Y5_N30
JC1L3 = ( SB1L1 & ( JC1_top_priority_reg[1] ) ) # ( SB1L1 & ( !JC1_top_priority_reg[1] & ( (!JC1_top_priority_reg[0] & (((!AC1L1) # (!U1L69)) # (RB1L10))) ) ) );


--JC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X10_Y5_N24
JC1L6 = ( UB1_saved_grant[0] & ( SB1L1 & ( (!UB1_saved_grant[1] & ((!RB1L12 & ((!UB1_packet_in_progress))) # (RB1L12 & (WB3L19)))) # (UB1_saved_grant[1] & (WB3L19)) ) ) ) # ( !UB1_saved_grant[0] & ( SB1L1 & ( (!UB1_saved_grant[1] & ((!UB1_packet_in_progress))) # (UB1_saved_grant[1] & (WB3L19)) ) ) ) # ( UB1_saved_grant[0] & ( !SB1L1 & ( (WB3L19 & RB1L12) ) ) ) # ( !UB1_saved_grant[0] & ( !SB1L1 & ( (!UB1_packet_in_progress & RB1L12) ) ) );


--RC1L1071 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X9_Y6_N30
RC1L1071 = ( !RC1_W_valid & ( ((RC1_i_read) # (SB3L2)) # (SB2L2) ) );


--ZB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X10_Y5_N54
ZB2L2 = ( BC1L1 & ( (WB3L19 & UB1_saved_grant[1]) ) ) # ( !BC1L1 & ( (!WB4L17Q & UB2_saved_grant[1]) ) );


--ZB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X10_Y5_N48
ZB2L3 = ( ZB2_read_accepted & ( RC1_i_read & ( (!SB2L2 & !SB3L2) ) ) ) # ( ZB2_read_accepted & ( !RC1_i_read & ( (!SB2L2 & !SB3L2) ) ) ) # ( !ZB2_read_accepted & ( !RC1_i_read & ( (!SB2L2 & (CB1_rst1 & (ZB2L2 & !SB3L2))) ) ) );


--RC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X16_Y9_N26
--register power-up is low

RC1_R_ctrl_exception = DFFEAS(RC1L212, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X15_Y9_N31
--register power-up is low

RC1_R_ctrl_break = DFFEAS(RC1L209, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X16_Y9_N40
--register power-up is low

RC1_R_ctrl_uncond_cti_non_br = DFFEAS(RC1L252, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X16_Y7_N56
--register power-up is low

RC1_R_ctrl_br_uncond = DFFEAS(RC1L586, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at MLABCELL_X15_Y7_N0
RC1L697 = ( RC1_W_cmp_result & ( !RC1_R_ctrl_uncond_cti_non_br & ( (!RC1_R_ctrl_br_uncond & !RC1_R_ctrl_br) ) ) ) # ( !RC1_W_cmp_result & ( !RC1_R_ctrl_uncond_cti_non_br & ( !RC1_R_ctrl_br_uncond ) ) );


--RC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0 at LABCELL_X13_Y8_N15
RC1L691 = ( !RC1_R_ctrl_exception & ( RC1_R_ctrl_break ) ) # ( !RC1_R_ctrl_exception & ( !RC1_R_ctrl_break & ( (!RC1L697 & ((!RC1L98))) # (RC1L697 & (!RC1L38)) ) ) );


--RC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X13_Y8_N39
RC1L694 = ( RC1_R_ctrl_break & ( !RC1_R_ctrl_exception ) );


--RC1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X13_Y8_N42
RC1L695 = ( !RC1_R_ctrl_break & ( !RC1_R_ctrl_exception ) );


--RC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1 at LABCELL_X13_Y8_N45
RC1L696 = ( !RC1L697 & ( RC1L695 ) );


--RC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~1 at LABCELL_X13_Y8_N48
RC1L688 = ( RC1L10 & ( (!RC1L694 & ((!RC1L696) # (RC1L70))) ) ) # ( !RC1L10 & ( (!RC1L694 & (RC1L70 & RC1L696)) ) );


--RC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~2 at LABCELL_X13_Y8_N33
RC1L692 = ( RC1L110 & ( ((RC1L696) # (RC1L50)) # (RC1L694) ) ) # ( !RC1L110 & ( ((RC1L50 & !RC1L696)) # (RC1L694) ) );


--RC1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~3 at LABCELL_X13_Y8_N30
RC1L690 = ( !RC1L694 & ( (!RC1L696 & (RC1L42)) # (RC1L696 & ((RC1L102))) ) );


--RC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~4 at LABCELL_X13_Y8_N51
RC1L689 = ( RC1L46 & ( (!RC1L694 & ((!RC1L696) # (RC1L106))) ) ) # ( !RC1L46 & ( (!RC1L694 & (RC1L106 & RC1L696)) ) );


--RC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~5 at LABCELL_X13_Y8_N36
RC1L687 = ( RC1L694 ) # ( !RC1L694 & ( (!RC1L696 & ((RC1L14))) # (RC1L696 & (RC1L74)) ) );


--UB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[46] at LABCELL_X11_Y8_N12
UB1_src_data[46] = ( UB1_saved_grant[0] & ( ((UB1_saved_grant[1] & RC1_F_pc[8])) # (RC1_W_alu_result[10]) ) ) # ( !UB1_saved_grant[0] & ( (UB1_saved_grant[1] & RC1_F_pc[8]) ) );


--MD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X4_Y5_N57
MD1L64 = (MD1_enable_action_strobe & (!MD1_ir[1] & !MD1_ir[0]));


--MD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X1_Y4_N14
--register power-up is low

MD1_jdo[34] = DFFEAS(MD1L54, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X1_Y4_N5
--register power-up is low

MD1_jdo[17] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[17],  ,  , VCC);


--KD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X4_Y5_N0
KD1L133 = ( MD1_jdo[35] & ( (MD1L64 & KD1L2) ) ) # ( !MD1_jdo[35] & ( (MD1L64 & ((!MD1_jdo[34] & ((KD1L2))) # (MD1_jdo[34] & (!MD1_jdo[17])))) ) );


--KD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X10_Y6_N24
KD1L131 = ( UC1_read & ( (KD1_waitrequest & ((!UC1_write & (!KD1L190)) # (UC1_write & ((KD1_avalon_ociram_readdata_ready))))) ) ) # ( !UC1_read & ( (UC1_write & (KD1_waitrequest & KD1_avalon_ociram_readdata_ready)) ) );


--WB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X9_Y6_N57
WB3L9 = (WB3_mem_used[0] & ((!XB3_read_latency_shift_reg[0]) # (WB3_mem_used[1])));


--WB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5 at LABCELL_X9_Y6_N21
WB3L10 = ( WB3L9 & ( WB3L19 ) ) # ( !WB3L9 & ( WB3L19 & ( (WB3L16 & (((RB1L12 & UB1_saved_grant[0])) # (UB1L54))) ) ) ) # ( WB3L9 & ( !WB3L19 ) );


--JC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X11_Y7_N24
JC2L3 = ( U1L69 & ( JC2_top_priority_reg[0] & ( (JC2_top_priority_reg[1] & SB1L2) ) ) ) # ( !U1L69 & ( JC2_top_priority_reg[0] & ( (JC2_top_priority_reg[1] & SB1L2) ) ) ) # ( U1L69 & ( !JC2_top_priority_reg[0] & ( (SB1L2 & (((RB1L10) # (JC2_top_priority_reg[1])) # (AC1L1))) ) ) ) # ( !U1L69 & ( !JC2_top_priority_reg[0] & ( SB1L2 ) ) );


--JC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X11_Y7_N54
JC2L6 = ( UB2_packet_in_progress & ( UB2_saved_grant[0] & ( (XB4L4 & (((SB1L2 & UB2_saved_grant[1])) # (RB1L13))) ) ) ) # ( !UB2_packet_in_progress & ( UB2_saved_grant[0] & ( (!RB1L13 & (SB1L2 & ((!UB2_saved_grant[1]) # (XB4L4)))) # (RB1L13 & (XB4L4)) ) ) ) # ( UB2_packet_in_progress & ( !UB2_saved_grant[0] & ( (XB4L4 & (SB1L2 & UB2_saved_grant[1])) ) ) ) # ( !UB2_packet_in_progress & ( !UB2_saved_grant[0] & ( (!SB1L2 & (((RB1L13)))) # (SB1L2 & (((!UB2_saved_grant[1])) # (XB4L4))) ) ) );


--WB4L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X10_Y7_N36
WB4L10 = ( WB4_mem_used[1] & ( WB4_mem_used[0] ) ) # ( !WB4_mem_used[1] & ( (!XB4L3Q & WB4_mem_used[0]) ) );


--WB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5 at LABCELL_X10_Y7_N15
WB4L11 = ( WB4L10 & ( XB4L4 ) ) # ( !WB4L10 & ( XB4L4 & ( (WB4L18 & (((RB1L13 & UB2_saved_grant[0])) # (UB2L57))) ) ) ) # ( WB4L10 & ( !XB4L4 ) );


--XB7_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[1] at FF_X13_Y2_N59
--register power-up is low

XB7_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , Y1_readdata[1],  ,  , VCC);


--XB5_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[1] at FF_X13_Y2_N26
--register power-up is low

XB5_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_readdata[1],  ,  , VCC);


--XB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[1] at FF_X13_Y2_N32
--register power-up is low

XB6_av_readdata_pre[1] = DFFEAS(S1_readdata[1], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~0 at LABCELL_X13_Y2_N24
FC1L9 = ( XB5_av_readdata_pre[1] & ( XB6_av_readdata_pre[1] & ( (!XB5_read_latency_shift_reg[0] & (!XB6_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[1])))) ) ) ) # ( !XB5_av_readdata_pre[1] & ( XB6_av_readdata_pre[1] & ( (!XB6_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[1]))) ) ) ) # ( XB5_av_readdata_pre[1] & ( !XB6_av_readdata_pre[1] & ( (!XB5_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[1]))) ) ) ) # ( !XB5_av_readdata_pre[1] & ( !XB6_av_readdata_pre[1] & ( (!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[1]) ) ) );


--FC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~1 at LABCELL_X13_Y2_N57
FC1L10 = ( FC1L9 & ( (!XB7_read_latency_shift_reg[0] & ((!SB2L1) # ((!XB3_av_readdata_pre[1])))) # (XB7_read_latency_shift_reg[0] & (!XB7_av_readdata_pre[1] & ((!SB2L1) # (!XB3_av_readdata_pre[1])))) ) );


--FC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1] at LABCELL_X16_Y6_N12
FC1_src_data[1] = ( XD1_q_a[1] & ( (!FC1L10) # (SB3L1) ) ) # ( !XD1_q_a[1] & ( !FC1L10 ) );


--RC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17 at LABCELL_X23_Y7_N0
RC1L314 = ( RC1L357 & ( RC1L122 & ( (!RC1_R_ctrl_shift_rot) # (RC1_E_shift_rot_result[1]) ) ) ) # ( !RC1L357 & ( RC1L122 & ( (!RC1_R_ctrl_shift_rot & (!RC1_R_ctrl_logic)) # (RC1_R_ctrl_shift_rot & ((RC1_E_shift_rot_result[1]))) ) ) ) # ( RC1L357 & ( !RC1L122 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic)) # (RC1_R_ctrl_shift_rot & ((RC1_E_shift_rot_result[1]))) ) ) ) # ( !RC1L357 & ( !RC1L122 & ( (RC1_E_shift_rot_result[1] & RC1_R_ctrl_shift_rot) ) ) );


--XB7_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[2] at FF_X13_Y2_N38
--register power-up is low

XB7_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , Y1_readdata[2],  ,  , VCC);


--XB5_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2] at FF_X13_Y2_N44
--register power-up is low

XB5_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_readdata[2],  ,  , VCC);


--XB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[2] at FF_X13_Y2_N41
--register power-up is low

XB6_av_readdata_pre[2] = DFFEAS(S1_readdata[2], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2 at LABCELL_X13_Y2_N42
FC1L12 = ( XB5_av_readdata_pre[2] & ( XB1_read_latency_shift_reg[0] & ( (!XB5_read_latency_shift_reg[0] & (!XB1_av_readdata_pre[2] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[2])))) ) ) ) # ( !XB5_av_readdata_pre[2] & ( XB1_read_latency_shift_reg[0] & ( (!XB1_av_readdata_pre[2] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[2]))) ) ) ) # ( XB5_av_readdata_pre[2] & ( !XB1_read_latency_shift_reg[0] & ( (!XB5_read_latency_shift_reg[0] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[2]))) ) ) ) # ( !XB5_av_readdata_pre[2] & ( !XB1_read_latency_shift_reg[0] & ( (!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[2]) ) ) );


--FC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~3 at LABCELL_X13_Y2_N36
FC1L13 = ( FC1L12 & ( (!XB7_read_latency_shift_reg[0] & ((!SB2L1) # ((!XB3_av_readdata_pre[2])))) # (XB7_read_latency_shift_reg[0] & (!XB7_av_readdata_pre[2] & ((!SB2L1) # (!XB3_av_readdata_pre[2])))) ) );


--FC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2] at LABCELL_X17_Y6_N9
FC1_src_data[2] = ( XD1_q_a[2] & ( FC1L13 & ( SB3L1 ) ) ) # ( XD1_q_a[2] & ( !FC1L13 ) ) # ( !XD1_q_a[2] & ( !FC1L13 ) );


--XB7_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[3] at FF_X13_Y2_N14
--register power-up is low

XB7_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , Y1_readdata[3],  ,  , VCC);


--XB5_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3] at FF_X13_Y2_N20
--register power-up is low

XB5_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_readdata[3],  ,  , VCC);


--XB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[3] at FF_X13_Y2_N17
--register power-up is low

XB6_av_readdata_pre[3] = DFFEAS(S1_readdata[3], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~4 at LABCELL_X13_Y2_N18
FC1L15 = ( XB5_av_readdata_pre[3] & ( XB6_av_readdata_pre[3] & ( (!XB5_read_latency_shift_reg[0] & (!XB6_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[3])))) ) ) ) # ( !XB5_av_readdata_pre[3] & ( XB6_av_readdata_pre[3] & ( (!XB6_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[3]))) ) ) ) # ( XB5_av_readdata_pre[3] & ( !XB6_av_readdata_pre[3] & ( (!XB5_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[3]))) ) ) ) # ( !XB5_av_readdata_pre[3] & ( !XB6_av_readdata_pre[3] & ( (!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[3]) ) ) );


--FC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~5 at LABCELL_X13_Y2_N12
FC1L16 = ( FC1L15 & ( (!XB3_av_readdata_pre[3] & (((!XB7_read_latency_shift_reg[0]) # (!XB7_av_readdata_pre[3])))) # (XB3_av_readdata_pre[3] & (!SB2L1 & ((!XB7_read_latency_shift_reg[0]) # (!XB7_av_readdata_pre[3])))) ) );


--FC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3] at LABCELL_X16_Y6_N54
FC1_src_data[3] = ( FC1L16 & ( (SB3L1 & XD1_q_a[3]) ) ) # ( !FC1L16 );


--XB5_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[4] at FF_X11_Y2_N20
--register power-up is low

XB5_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_readdata[4],  ,  , VCC);


--XB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[4] at FF_X13_Y4_N46
--register power-up is low

XB6_av_readdata_pre[4] = DFFEAS(S1_readdata[4], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at LABCELL_X11_Y2_N18
FC1L17 = ( XB5_av_readdata_pre[4] & ( XB1_read_latency_shift_reg[0] & ( (!XB5_read_latency_shift_reg[0] & (!XB1_av_readdata_pre[4] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[4])))) ) ) ) # ( !XB5_av_readdata_pre[4] & ( XB1_read_latency_shift_reg[0] & ( (!XB1_av_readdata_pre[4] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[4]))) ) ) ) # ( XB5_av_readdata_pre[4] & ( !XB1_read_latency_shift_reg[0] & ( (!XB5_read_latency_shift_reg[0] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[4]))) ) ) ) # ( !XB5_av_readdata_pre[4] & ( !XB1_read_latency_shift_reg[0] & ( (!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[4]) ) ) );


--FC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X16_Y6_N0
FC1L18 = ( XD1_q_a[4] & ( (!FC1L17) # (((SB2L1 & XB3_av_readdata_pre[4])) # (SB3L1)) ) ) # ( !XD1_q_a[4] & ( (!FC1L17) # ((SB2L1 & XB3_av_readdata_pre[4])) ) );


--XB5_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5] at FF_X11_Y2_N14
--register power-up is low

XB5_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_readdata[5],  ,  , VCC);


--XB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[5] at FF_X12_Y2_N8
--register power-up is low

XB6_av_readdata_pre[5] = DFFEAS(S1_readdata[5], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X11_Y2_N12
FC1L19 = ( XB5_av_readdata_pre[5] & ( XB1_read_latency_shift_reg[0] & ( (!XB5_read_latency_shift_reg[0] & (!XB1_av_readdata_pre[5] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[5])))) ) ) ) # ( !XB5_av_readdata_pre[5] & ( XB1_read_latency_shift_reg[0] & ( (!XB1_av_readdata_pre[5] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[5]))) ) ) ) # ( XB5_av_readdata_pre[5] & ( !XB1_read_latency_shift_reg[0] & ( (!XB5_read_latency_shift_reg[0] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[5]))) ) ) ) # ( !XB5_av_readdata_pre[5] & ( !XB1_read_latency_shift_reg[0] & ( (!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[5]) ) ) );


--FC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at LABCELL_X16_Y6_N30
FC1L20 = ( XB3_av_readdata_pre[5] & ( (!FC1L19) # (((SB3L1 & XD1_q_a[5])) # (SB2L1)) ) ) # ( !XB3_av_readdata_pre[5] & ( (!FC1L19) # ((SB3L1 & XD1_q_a[5])) ) );


--XB5_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[6] at FF_X12_Y2_N14
--register power-up is low

XB5_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_readdata[6],  ,  , VCC);


--XB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[6] at FF_X12_Y2_N37
--register power-up is low

XB6_av_readdata_pre[6] = DFFEAS(S1_readdata[6], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at LABCELL_X12_Y2_N12
FC1L21 = ( XB5_av_readdata_pre[6] & ( XB1_read_latency_shift_reg[0] & ( (!XB5_read_latency_shift_reg[0] & (!XB1_av_readdata_pre[6] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[6])))) ) ) ) # ( !XB5_av_readdata_pre[6] & ( XB1_read_latency_shift_reg[0] & ( (!XB1_av_readdata_pre[6] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[6]))) ) ) ) # ( XB5_av_readdata_pre[6] & ( !XB1_read_latency_shift_reg[0] & ( (!XB5_read_latency_shift_reg[0] & ((!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[6]))) ) ) ) # ( !XB5_av_readdata_pre[6] & ( !XB1_read_latency_shift_reg[0] & ( (!XB6_read_latency_shift_reg[0]) # (!XB6_av_readdata_pre[6]) ) ) );


--FC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X17_Y6_N3
FC1L22 = ( XB3_av_readdata_pre[6] & ( ((!FC1L21) # ((SB3L1 & XD1_q_a[6]))) # (SB2L1) ) ) # ( !XB3_av_readdata_pre[6] & ( (!FC1L21) # ((SB3L1 & XD1_q_a[6])) ) );


--U1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X9_Y4_N41
--register power-up is low

U1_r_val = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , U1L87,  ,  , VCC);


--CB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X6_Y4_N26
--register power-up is low

CB1_r_ena1 = AMPP_FUNCTION(A1L123, CB1L52, !Z1_r_sync_rst);


--CB1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at MLABCELL_X6_Y4_N27
CB1L27 = AMPP_FUNCTION(!U1_r_val, !CB1_r_ena1);


--LB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X7_Y4_N59
--register power-up is low

LB2_b_full = DFFEAS(LB2L7, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1L114 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at LABCELL_X2_Y4_N42
CB1L114 = AMPP_FUNCTION(!CB1_td_shift[10], !CB1_write_stalled, !CB1_tck_t_dav, !A1L106);


--CB1L115 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X2_Y4_N24
CB1L115 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irf_reg[1][0], !CB1_state, !Q1_state[4], !CB1_count[1], !H1_splitter_nodes_receive_0[3]);


--CB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X3_Y4_N40
--register power-up is low

CB1_td_shift[3] = AMPP_FUNCTION(A1L105, CB1L86, !N1_clr_reg, CB1L68);


--CB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at MLABCELL_X3_Y4_N51
CB1L85 = AMPP_FUNCTION(!Q1_state[4], !N1_irf_reg[1][0], !CB1L83, !CB1_count[9], !CB1_rdata[0], !CB1_td_shift[3]);


--CB1L52 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at MLABCELL_X6_Y4_N24
CB1L52 = AMPP_FUNCTION(!U1_r_val, !CB1_rvalid0, !CB1_r_ena1);


--CB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X4_Y2_N14
--register power-up is low

CB1_read_req = AMPP_FUNCTION(A1L105, CB1L43, !N1_clr_reg, CB1L115);


--CB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X6_Y4_N53
--register power-up is low

CB1_read1 = AMPP_FUNCTION(A1L123, CB1L39, !Z1_r_sync_rst);


--CB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X6_Y4_N49
--register power-up is low

CB1_read2 = AMPP_FUNCTION(A1L123, CB1L41, !Z1_r_sync_rst);


--CB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X9_Y2_N4
--register power-up is low

CB1_rst2 = AMPP_FUNCTION(A1L123, CB1L49, !Z1_r_sync_rst);


--CB1L53 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at MLABCELL_X6_Y4_N57
CB1L53 = AMPP_FUNCTION(!CB1_read1, !CB1_rst2, !CB1_read2, !CB1L52, !CB1_read_req, !CB1_user_saw_rvalid);


--MD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X1_Y4_N30
MD1_take_action_ocimem_a = ( MD1_jdo[34] & ( (MD1_enable_action_strobe & (!MD1_jdo[35] & (!MD1_ir[1] & !MD1_ir[0]))) ) );


--MD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X6_Y3_N38
--register power-up is low

MD1_jdo[25] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[25],  ,  , VCC);


--UC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X9_Y3_N49
--register power-up is low

UC1_writedata[0] = DFFEAS(UB1L21, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X11_Y8_N22
--register power-up is low

UC1_address[0] = DFFEAS(UB1_src_data[38], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X10_Y6_N22
--register power-up is low

UC1_address[2] = DFFEAS(UB1_src_data[40], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X10_Y6_N14
--register power-up is low

UC1_address[1] = DFFEAS(UB1_src_data[39], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X12_Y6_N52
--register power-up is low

UC1_address[7] = DFFEAS(UB1_src_data[45], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X9_Y5_N14
--register power-up is low

UC1_address[6] = DFFEAS(UB1_src_data[44], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X12_Y6_N31
--register power-up is low

UC1_address[5] = DFFEAS(UB1_src_data[43], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X9_Y5_N35
--register power-up is low

UC1_address[4] = DFFEAS(UB1_src_data[42], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X9_Y5_N32
--register power-up is low

UC1_address[3] = DFFEAS(UB1_src_data[41], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZC1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X9_Y5_N36
ZC1L1 = ( UC1_address[8] & ( !UC1_address[6] & ( (!UC1_address[5] & (!UC1_address[3] & (!UC1_address[4] & !UC1_address[7]))) ) ) );


--ZC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at MLABCELL_X6_Y3_N39
ZC1L2 = ( !UC1_address[2] & ( !UC1_address[1] & ( ZC1L1 ) ) );


--UC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X11_Y4_N10
--register power-up is low

UC1_debugaccess = DFFEAS(UB1L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at MLABCELL_X6_Y3_N18
ZC1L14 = ( ZC1L2 & ( (UC1_debugaccess & (UC1L136Q & !UC1_address[0])) ) );


--CD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at MLABCELL_X6_Y3_N3
CD1L10 = ( UC1_writedata[0] & ( (!ZC1L14 & (CD1_monitor_ready & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25])))) # (ZC1L14 & (((!MD1_take_action_ocimem_a) # (!MD1_jdo[25])))) ) ) # ( !UC1_writedata[0] & ( (CD1_monitor_ready & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25]))) ) );


--ND1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X1_Y5_N6
ND1L61 = ( ND1_sr[4] & ( ((!N1_irf_reg[2][1] & (KD1_MonDReg[2])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[2])))) # (LD1L3) ) ) # ( !ND1_sr[4] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & (KD1_MonDReg[2])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[2]))))) ) );


--MD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X2_Y6_N29
--register power-up is low

MD1_jdo[1] = DFFEAS(MD1L9, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X1_Y5_N40
--register power-up is low

MD1_jdo[4] = DFFEAS(MD1L15, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~3 at MLABCELL_X3_Y5_N3
KD1L92 = ( !KD1_jtag_ram_rd_d1 & ( !MD1_take_action_ocimem_b ) );


--MD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X1_Y3_N47
--register power-up is low

MD1_update_jdo_strobe = DFFEAS(MD1L70, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X2_Y3_N34
--register power-up is low

ND1_sr[36] = DFFEAS(ND1L63, A1L105,  ,  , ND1L55,  ,  ,  ,  );


--ND1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X2_Y3_N32
--register power-up is low

ND1_sr[37] = DFFEAS(ND1L64, A1L105,  ,  , ND1L55,  ,  ,  ,  );


--MD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X10_Y6_N56
--register power-up is low

MD1_jxuir = DFFEAS(MD1L60, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X2_Y3_N38
--register power-up is low

ND1_sr[35] = DFFEAS(ND1L65, A1L105,  ,  ,  ,  ,  ,  ,  );


--KD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X1_Y4_N47
--register power-up is low

KD1_jtag_ram_rd = DFFEAS(KD1L137, GLOBAL(A1L123),  ,  , !MD1_take_action_ocimem_b,  ,  ,  ,  );


--KD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X4_Y5_N46
--register power-up is low

KD1_jtag_ram_wr = DFFEAS(KD1L139, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at MLABCELL_X6_Y3_N21
KD1L188 = ( KD1_jtag_ram_wr & ( ((UC1_debugaccess & (!UC1_address[8] & UC1L136Q))) # (KD1_jtag_ram_access) ) ) # ( !KD1_jtag_ram_wr & ( (UC1_debugaccess & (!KD1_jtag_ram_access & (!UC1_address[8] & UC1L136Q))) ) );


--Z1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst at FF_X8_Y3_N46
--register power-up is low

Z1_r_early_rst = DFFEAS(Z1L12, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at MLABCELL_X8_Y3_N39
KD1_ociram_reset_req = (!Z1_r_early_rst) # (KD1_jtag_ram_access);


--KD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X1_Y5_N3
KD1L156 = ( UC1_writedata[0] & ( (!KD1_jtag_ram_access) # (KD1_MonDReg[0]) ) ) # ( !UC1_writedata[0] & ( (KD1_jtag_ram_access & KD1_MonDReg[0]) ) );


--KD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X4_Y4_N48
KD1L143 = ( UC1_address[0] & ( (!KD1_jtag_ram_access) # (KD1_MonAReg[2]) ) ) # ( !UC1_address[0] & ( (KD1_jtag_ram_access & KD1_MonAReg[2]) ) );


--KD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X1_Y4_N39
KD1L144 = ( KD1_jtag_ram_access & ( KD1_MonAReg[3] ) ) # ( !KD1_jtag_ram_access & ( UC1_address[1] ) );


--KD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at MLABCELL_X6_Y5_N0
KD1L145 = ( KD1_jtag_ram_access & ( KD1_MonAReg[4] ) ) # ( !KD1_jtag_ram_access & ( UC1_address[2] ) );


--KD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X9_Y5_N15
KD1L146 = ( UC1_address[3] & ( (!KD1_jtag_ram_access) # (KD1_MonAReg[5]) ) ) # ( !UC1_address[3] & ( (KD1_MonAReg[5] & KD1_jtag_ram_access) ) );


--KD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X9_Y5_N54
KD1L147 = ( KD1_MonAReg[6] & ( (UC1_address[4]) # (KD1_jtag_ram_access) ) ) # ( !KD1_MonAReg[6] & ( (!KD1_jtag_ram_access & UC1_address[4]) ) );


--KD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X9_Y5_N0
KD1L148 = ( UC1_address[5] & ( (!KD1_jtag_ram_access) # (KD1_MonAReg[7]) ) ) # ( !UC1_address[5] & ( (KD1_jtag_ram_access & KD1_MonAReg[7]) ) );


--KD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X9_Y5_N3
KD1L149 = ( UC1_address[6] & ( (!KD1_jtag_ram_access) # (KD1_MonAReg[8]) ) ) # ( !UC1_address[6] & ( (KD1_jtag_ram_access & KD1_MonAReg[8]) ) );


--KD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X9_Y5_N57
KD1L150 = ( KD1_MonAReg[9] & ( (UC1_address[7]) # (KD1_jtag_ram_access) ) ) # ( !KD1_MonAReg[9] & ( (!KD1_jtag_ram_access & UC1_address[7]) ) );


--UC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X9_Y5_N44
--register power-up is low

UC1_byteenable[0] = DFFEAS(UB1_src_data[32], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X9_Y5_N45
KD1L151 = ( UC1_byteenable[0] ) # ( !UC1_byteenable[0] & ( KD1_jtag_ram_access ) );


--MD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X6_Y5_N56
--register power-up is low

MD1_jdo[26] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[26],  ,  , VCC);


--MD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X7_Y6_N5
--register power-up is low

MD1_jdo[28] = DFFEAS(MD1L46, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X2_Y6_N26
--register power-up is low

MD1_jdo[27] = DFFEAS(MD1L44, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X1_Y4_N43
--register power-up is low

KD1_jtag_rd = DFFEAS(MD1L65, GLOBAL(A1L123),  ,  , !MD1_take_action_ocimem_b,  ,  ,  ,  );


--RC1_D_op_bret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_bret at LABCELL_X16_Y9_N36
RC1_D_op_bret = ( RC1L583 & ( RC1L612 ) );


--RC1L1066 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X12_Y7_N3
RC1L1066 = ( RC1_hbreak_enabled & ( (!RC1_D_op_bret) # (RC1_R_ctrl_break) ) ) # ( !RC1_hbreak_enabled & ( RC1_R_ctrl_break ) );


--RC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X11_Y6_N27
RC1L881 = ( RC1_d_read & ( (FC1_WideOr1 & (!RC1_av_ld_align_cycle[0] $ (!RC1_av_ld_align_cycle[1]))) ) ) # ( !RC1_d_read & ( !RC1_av_ld_align_cycle[0] $ (!RC1_av_ld_align_cycle[1]) ) );


--RC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X11_Y6_N9
RC1L880 = ( RC1_d_read & ( (FC1_WideOr1 & !RC1_av_ld_align_cycle[0]) ) ) # ( !RC1_d_read & ( !RC1_av_ld_align_cycle[0] ) );


--RC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X11_Y6_N12
RC1L197 = ( RC1L577 & ( !RC1_E_shift_rot_cnt[4] ) ) # ( !RC1L577 & ( RC1_E_shift_rot_cnt[4] ) );


--RC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X18_Y8_N57
RC1L198 = !RC1_E_shift_rot_cnt[3] $ ((((RC1_E_shift_rot_cnt[2]) # (RC1_E_shift_rot_cnt[1])) # (RC1_E_shift_rot_cnt[0])));


--RC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X18_Y8_N54
RC1L199 = !RC1_E_shift_rot_cnt[2] $ (((RC1_E_shift_rot_cnt[1]) # (RC1_E_shift_rot_cnt[0])));


--RC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X18_Y8_N12
RC1L200 = ( RC1_E_shift_rot_cnt[0] & ( RC1_E_shift_rot_cnt[1] ) ) # ( !RC1_E_shift_rot_cnt[0] & ( !RC1_E_shift_rot_cnt[1] ) );


--AB1_readdata[0] is nios_system:u0|nios_system_switches:switches|readdata[0] at FF_X12_Y2_N56
--register power-up is low

AB1_readdata[0] = DFFEAS(AB1_read_mux_out[0], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X9_Y2_N32
--register power-up is low

U1_ien_AF = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L81, RC1_d_writedata[0],  ,  , VCC);


--U1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X7_Y4_N29
--register power-up is low

U1_read_0 = DFFEAS(U1L77, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[0] is nios_system:u0|nios_system_hex0:hex0|readdata[0] at LABCELL_X13_Y4_N42
S1_readdata[0] = (!RC1_W_alu_result[3] & (!RC1_W_alu_result[2] & S1L8Q));


--X1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X10_Y5_N57
X1L2 = ( UB2_saved_grant[0] & ( (!WB4L17Q & (RC1_d_write & !ZB1_write_accepted)) ) );


--X1L3 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1 at LABCELL_X10_Y7_N42
X1L3 = ( UB2_saved_grant[0] & ( AC1L1 & ( (!UB2L57) # (!X1L2) ) ) ) # ( !UB2_saved_grant[0] & ( AC1L1 & ( (!UB2L57) # (!X1L2) ) ) ) # ( UB2_saved_grant[0] & ( !AC1L1 & ( (!X1L2) # ((!UB2L57 & ((!U1L69) # (RB1L10)))) ) ) ) # ( !UB2_saved_grant[0] & ( !AC1L1 & ( (!UB2L57) # (!X1L2) ) ) );


--UB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~0 at MLABCELL_X15_Y4_N54
UB2L25 = ( UB2_saved_grant[0] & ( RC1_d_writedata[0] ) );


--UB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[38] at LABCELL_X11_Y8_N0
UB2_src_data[38] = ( RC1_F_pc[0] & ( ((RC1_W_alu_result[2] & UB2_saved_grant[0])) # (UB2_saved_grant[1]) ) ) # ( !RC1_F_pc[0] & ( (RC1_W_alu_result[2] & UB2_saved_grant[0]) ) );


--UB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[39] at LABCELL_X10_Y6_N15
UB2_src_data[39] = ( UB2_saved_grant[0] & ( ((RC1_F_pc[1] & UB2_saved_grant[1])) # (RC1_W_alu_result[3]) ) ) # ( !UB2_saved_grant[0] & ( (RC1_F_pc[1] & UB2_saved_grant[1]) ) );


--UB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[40] at LABCELL_X10_Y6_N45
UB2_src_data[40] = ( UB2_saved_grant[0] & ( ((RC1_F_pc[2] & UB2_saved_grant[1])) # (RC1_W_alu_result[4]) ) ) # ( !UB2_saved_grant[0] & ( (RC1_F_pc[2] & UB2_saved_grant[1]) ) );


--UB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[41] at LABCELL_X10_Y7_N57
UB2_src_data[41] = ( UB2_saved_grant[0] & ( RC1_W_alu_result[5] ) ) # ( !UB2_saved_grant[0] & ( RC1_W_alu_result[5] & ( (RC1_F_pc[3] & UB2_saved_grant[1]) ) ) ) # ( UB2_saved_grant[0] & ( !RC1_W_alu_result[5] & ( (RC1_F_pc[3] & UB2_saved_grant[1]) ) ) ) # ( !UB2_saved_grant[0] & ( !RC1_W_alu_result[5] & ( (RC1_F_pc[3] & UB2_saved_grant[1]) ) ) );


--UB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[42] at MLABCELL_X15_Y8_N57
UB2_src_data[42] = ( RC1_F_pc[4] & ( UB2_saved_grant[0] & ( (RC1_W_alu_result[6]) # (UB2_saved_grant[1]) ) ) ) # ( !RC1_F_pc[4] & ( UB2_saved_grant[0] & ( RC1_W_alu_result[6] ) ) ) # ( RC1_F_pc[4] & ( !UB2_saved_grant[0] & ( UB2_saved_grant[1] ) ) );


--UB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[43] at LABCELL_X12_Y6_N33
UB2_src_data[43] = ( UB2_saved_grant[0] & ( ((RC1_F_pc[5] & UB2_saved_grant[1])) # (RC1_W_alu_result[7]) ) ) # ( !UB2_saved_grant[0] & ( (RC1_F_pc[5] & UB2_saved_grant[1]) ) );


--UB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[44] at LABCELL_X12_Y6_N39
UB2_src_data[44] = ( UB2_saved_grant[1] & ( UB2_saved_grant[0] & ( (RC1_W_alu_result[8]) # (RC1_F_pc[6]) ) ) ) # ( !UB2_saved_grant[1] & ( UB2_saved_grant[0] & ( RC1_W_alu_result[8] ) ) ) # ( UB2_saved_grant[1] & ( !UB2_saved_grant[0] & ( RC1_F_pc[6] ) ) );


--UB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[45] at LABCELL_X12_Y6_N6
UB2_src_data[45] = ( RC1_W_alu_result[9] & ( ((UB2_saved_grant[1] & RC1_F_pc[7])) # (UB2_saved_grant[0]) ) ) # ( !RC1_W_alu_result[9] & ( (UB2_saved_grant[1] & RC1_F_pc[7]) ) );


--UB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[46] at LABCELL_X11_Y8_N42
UB2_src_data[46] = ( RC1_F_pc[8] & ( ((RC1_W_alu_result[10] & UB2_saved_grant[0])) # (UB2_saved_grant[1]) ) ) # ( !RC1_F_pc[8] & ( (RC1_W_alu_result[10] & UB2_saved_grant[0]) ) );


--UB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[47] at MLABCELL_X15_Y8_N18
UB2_src_data[47] = ( UB2_saved_grant[0] & ( ((UB2_saved_grant[1] & RC1_F_pc[9])) # (RC1_W_alu_result[11]) ) ) # ( !UB2_saved_grant[0] & ( (UB2_saved_grant[1] & RC1_F_pc[9]) ) );


--UB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[48] at LABCELL_X12_Y6_N9
UB2_src_data[48] = ( RC1_W_alu_result[12] & ( ((UB2_saved_grant[1] & RC1_F_pc[10])) # (UB2_saved_grant[0]) ) ) # ( !RC1_W_alu_result[12] & ( (UB2_saved_grant[1] & RC1_F_pc[10]) ) );


--UB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[49] at MLABCELL_X15_Y8_N27
UB2_src_data[49] = ( RC1_W_alu_result[13] & ( UB2_saved_grant[0] ) ) # ( !RC1_W_alu_result[13] & ( UB2_saved_grant[0] & ( (UB2_saved_grant[1] & RC1_F_pc[11]) ) ) ) # ( RC1_W_alu_result[13] & ( !UB2_saved_grant[0] & ( (UB2_saved_grant[1] & RC1_F_pc[11]) ) ) ) # ( !RC1_W_alu_result[13] & ( !UB2_saved_grant[0] & ( (UB2_saved_grant[1] & RC1_F_pc[11]) ) ) );


--UB2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[50] at MLABCELL_X15_Y8_N6
UB2_src_data[50] = ( RC1_F_pc[12] & ( UB2_saved_grant[0] & ( (UB2_saved_grant[1]) # (RC1_W_alu_result[14]) ) ) ) # ( !RC1_F_pc[12] & ( UB2_saved_grant[0] & ( RC1_W_alu_result[14] ) ) ) # ( RC1_F_pc[12] & ( !UB2_saved_grant[0] & ( UB2_saved_grant[1] ) ) );


--RC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X11_Y8_N46
--register power-up is low

RC1_d_byteenable[0] = DFFEAS(RC1L391, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[32] at LABCELL_X10_Y7_N48
UB2_src_data[32] = ( UB2_saved_grant[1] ) # ( !UB2_saved_grant[1] & ( (RC1_d_byteenable[0] & UB2_saved_grant[0]) ) );


--Y1_readdata[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[0] at FF_X12_Y2_N40
--register power-up is low

Y1_readdata[0] = DFFEAS(Y1_read_mux_out[0], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X17_Y6_N57
RC1L699 = ( RC1L879Q & ( (RC1_W_alu_result[1] & (!RC1_av_ld_align_cycle[0] & RC1_W_alu_result[0])) ) ) # ( !RC1L879Q & ( ((!RC1_av_ld_align_cycle[0] & RC1_W_alu_result[0])) # (RC1_W_alu_result[1]) ) );


--XB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X13_Y4_N50
--register power-up is low

XB2_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_W_alu_result[2],  ,  , VCC);


--FC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at LABCELL_X13_Y4_N48
FC1L23 = (XB2_read_latency_shift_reg[0] & XB2_av_readdata_pre[30]);


--XB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X9_Y2_N40
--register power-up is low

XB1_av_readdata_pre[8] = DFFEAS(U1L66, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X16_Y6_N25
--register power-up is low

RC1_R_ctrl_ld_signed = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1L228,  ,  , VCC);


--RC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X16_Y6_N42
RC1L874 = ( RC1_av_ld_byte0_data[7] & ( (RC1_R_ctrl_ld_signed & ((!RC1L235) # ((RC1_av_ld_byte1_data[7]) # (RC1_D_iw[4])))) ) ) # ( !RC1_av_ld_byte0_data[7] & ( (RC1L235 & (!RC1_D_iw[4] & (RC1_av_ld_byte1_data[7] & RC1_R_ctrl_ld_signed))) ) );


--RC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X16_Y6_N57
RC1L904 = ((!RC1L235) # (RC1_D_iw[4])) # (RC1L887);


--RC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X19_Y7_N33
RC1L773 = ( XC2_q_b[1] & ( (!RC1_R_ctrl_force_src2_zero & (!RC1_R_ctrl_hi_imm16 & ((RC1_D_iw[7]) # (RC1L777)))) ) ) # ( !XC2_q_b[1] & ( (!RC1L777 & (!RC1_R_ctrl_force_src2_zero & (!RC1_R_ctrl_hi_imm16 & RC1_D_iw[7]))) ) );


--RC1L517 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~0 at LABCELL_X16_Y8_N36
RC1L517 = (RC1L754) # (RC1L753);


--RC1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~2 at MLABCELL_X21_Y7_N18
RC1L763 = ( RC1_R_ctrl_hi_imm16 & ( RC1_D_iw[14] ) ) # ( !RC1_R_ctrl_hi_imm16 & ( (!RC1_R_src2_use_imm & ((XC2_q_b[24]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])) ) );


--RC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~3 at MLABCELL_X21_Y7_N24
RC1L761 = ( RC1_R_ctrl_hi_imm16 & ( RC1_D_iw[12] ) ) # ( !RC1_R_ctrl_hi_imm16 & ( (!RC1_R_src2_use_imm & ((XC2_q_b[22]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])) ) );


--RC1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~4 at MLABCELL_X21_Y7_N27
RC1L760 = ( RC1_D_iw[11] & ( ((!RC1_R_src2_use_imm & ((XC2_q_b[21]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21]))) # (RC1_R_ctrl_hi_imm16) ) ) # ( !RC1_D_iw[11] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm & ((XC2_q_b[21]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])))) ) );


--RC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~5 at MLABCELL_X21_Y7_N57
RC1L759 = ( RC1_R_src2_use_imm & ( RC1_D_iw[10] & ( (RC1_D_iw[21]) # (RC1_R_ctrl_hi_imm16) ) ) ) # ( !RC1_R_src2_use_imm & ( RC1_D_iw[10] & ( (XC2_q_b[20]) # (RC1_R_ctrl_hi_imm16) ) ) ) # ( RC1_R_src2_use_imm & ( !RC1_D_iw[10] & ( (!RC1_R_ctrl_hi_imm16 & RC1_D_iw[21]) ) ) ) # ( !RC1_R_src2_use_imm & ( !RC1_D_iw[10] & ( (!RC1_R_ctrl_hi_imm16 & XC2_q_b[20]) ) ) );


--RC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~6 at MLABCELL_X21_Y7_N12
RC1L758 = ( XC2_q_b[19] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[9])))) ) ) # ( !XC2_q_b[19] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & (RC1_D_iw[21]))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[9])))) ) );


--RC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~7 at MLABCELL_X21_Y7_N30
RC1L757 = ( RC1_R_ctrl_hi_imm16 & ( RC1_D_iw[8] ) ) # ( !RC1_R_ctrl_hi_imm16 & ( (!RC1_R_src2_use_imm & ((XC2_q_b[18]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])) ) );


--RC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~8 at MLABCELL_X21_Y7_N39
RC1L756 = ( RC1_R_ctrl_hi_imm16 & ( RC1_D_iw[7] ) ) # ( !RC1_R_ctrl_hi_imm16 & ( (!RC1_R_src2_use_imm & ((XC2_q_b[17]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])) ) );


--RC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~9 at MLABCELL_X21_Y7_N9
RC1L764 = ( RC1_R_src2_use_imm & ( RC1_R_ctrl_hi_imm16 & ( RC1_D_iw[15] ) ) ) # ( !RC1_R_src2_use_imm & ( RC1_R_ctrl_hi_imm16 & ( RC1_D_iw[15] ) ) ) # ( RC1_R_src2_use_imm & ( !RC1_R_ctrl_hi_imm16 & ( RC1_D_iw[21] ) ) ) # ( !RC1_R_src2_use_imm & ( !RC1_R_ctrl_hi_imm16 & ( XC2_q_b[25] ) ) );


--RC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~10 at MLABCELL_X21_Y7_N21
RC1L762 = ( RC1L283Q & ( ((!RC1_R_src2_use_imm & ((XC2_q_b[23]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21]))) # (RC1_R_ctrl_hi_imm16) ) ) # ( !RC1L283Q & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm & ((XC2_q_b[23]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])))) ) );


--RC1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~11 at MLABCELL_X21_Y7_N3
RC1L766 = ( XC2_q_b[27] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[17])))) ) ) # ( !XC2_q_b[27] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & (RC1_D_iw[21]))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[17])))) ) );


--RC1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~12 at MLABCELL_X21_Y7_N42
RC1L765 = ( RC1_R_ctrl_hi_imm16 & ( RC1_D_iw[16] ) ) # ( !RC1_R_ctrl_hi_imm16 & ( (!RC1_R_src2_use_imm & ((XC2_q_b[26]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])) ) );


--RC1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~13 at MLABCELL_X21_Y7_N15
RC1L768 = ( RC1_R_ctrl_hi_imm16 & ( RC1_D_iw[19] ) ) # ( !RC1_R_ctrl_hi_imm16 & ( (!RC1_R_src2_use_imm & ((XC2_q_b[29]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])) ) );


--RC1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~14 at MLABCELL_X21_Y7_N33
RC1L767 = ( RC1_R_ctrl_hi_imm16 & ( RC1_D_iw[18] ) ) # ( !RC1_R_ctrl_hi_imm16 & ( (!RC1_R_src2_use_imm & ((XC2_q_b[28]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])) ) );


--RC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X19_Y7_N36
RC1L772 = ( !RC1_R_ctrl_force_src2_zero & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1L777 & ((RC1_D_iw[6]))) # (RC1L777 & (XC2_q_b[0])))) ) );


--RC1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15 at MLABCELL_X21_Y7_N0
RC1L770 = ( XC2_q_b[31] & ( (!RC1L771 & (((!RC1_R_src2_use_imm & !RC1_R_ctrl_hi_imm16)) # (RC1_D_iw[21]))) ) ) # ( !XC2_q_b[31] & ( (RC1_D_iw[21] & (!RC1L771 & ((RC1_R_ctrl_hi_imm16) # (RC1_R_src2_use_imm)))) ) );


--RC1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16 at MLABCELL_X21_Y7_N36
RC1L769 = ( RC1_D_iw[20] & ( ((!RC1_R_src2_use_imm & ((XC2_q_b[30]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21]))) # (RC1_R_ctrl_hi_imm16) ) ) # ( !RC1_D_iw[20] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm & ((XC2_q_b[30]))) # (RC1_R_src2_use_imm & (RC1_D_iw[21])))) ) );


--RC1_D_op_eret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_eret at LABCELL_X16_Y9_N45
RC1_D_op_eret = ( RC1L583 & ( RC1L611 ) );


--RC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X15_Y7_N35
--register power-up is low

RC1_R_ctrl_wrctl_inst = DFFEAS(RC1_D_op_wrctl, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X10_Y7_N3
RC1L870 = ( RC1L627 & ( (!RC1_R_ctrl_wrctl_inst & ((RC1_W_status_reg_pie))) # (RC1_R_ctrl_wrctl_inst & (RC1_E_src1[0])) ) ) # ( !RC1L627 & ( RC1_W_status_reg_pie ) );


--RC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X12_Y7_N42
RC1L871 = ( RC1L870 & ( RC1_D_op_bret & ( (RC1L695 & ((!RC1_D_op_eret & (RC1_W_bstatus_reg)) # (RC1_D_op_eret & ((RC1_W_estatus_reg))))) ) ) ) # ( !RC1L870 & ( RC1_D_op_bret & ( (RC1L695 & ((!RC1_D_op_eret & (RC1_W_bstatus_reg)) # (RC1_D_op_eret & ((RC1_W_estatus_reg))))) ) ) ) # ( RC1L870 & ( !RC1_D_op_bret & ( (RC1L695 & ((!RC1_D_op_eret) # (RC1_W_estatus_reg))) ) ) ) # ( !RC1L870 & ( !RC1_D_op_bret & ( (RC1_D_op_eret & (RC1_W_estatus_reg & RC1L695)) ) ) );


--RC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X12_Y7_N24
RC1L826 = ( RC1_W_estatus_reg & ( (!RC1_R_ctrl_wrctl_inst) # ((!RC1L628) # (RC1_E_src1[0])) ) ) # ( !RC1_W_estatus_reg & ( (RC1_R_ctrl_wrctl_inst & (RC1L628 & RC1_E_src1[0])) ) );


--RC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X12_Y7_N48
RC1L821 = ( RC1_W_bstatus_reg & ( RC1_W_status_reg_pie & ( (((!RC1L629) # (!RC1_R_ctrl_wrctl_inst)) # (RC1_R_ctrl_break)) # (RC1_E_src1[0]) ) ) ) # ( !RC1_W_bstatus_reg & ( RC1_W_status_reg_pie & ( ((RC1_E_src1[0] & (RC1L629 & RC1_R_ctrl_wrctl_inst))) # (RC1_R_ctrl_break) ) ) ) # ( RC1_W_bstatus_reg & ( !RC1_W_status_reg_pie & ( (!RC1_R_ctrl_break & (((!RC1L629) # (!RC1_R_ctrl_wrctl_inst)) # (RC1_E_src1[0]))) ) ) ) # ( !RC1_W_bstatus_reg & ( !RC1_W_status_reg_pie & ( (RC1_E_src1[0] & (!RC1_R_ctrl_break & (RC1L629 & RC1_R_ctrl_wrctl_inst))) ) ) );


--RC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0 at LABCELL_X12_Y7_N21
RC1L829 = ( RC1_R_ctrl_wrctl_inst & ( (!RC1L630 & (RC1_W_ienable_reg[0])) # (RC1L630 & ((!RC1_E_valid_from_R & (RC1_W_ienable_reg[0])) # (RC1_E_valid_from_R & ((RC1_E_src1[0]))))) ) ) # ( !RC1_R_ctrl_wrctl_inst & ( RC1_W_ienable_reg[0] ) );


--ZC1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X6_Y3_N11
--register power-up is low

ZC1_oci_ienable[0] = DFFEAS(ZC1L5, GLOBAL(A1L123), !Z1_r_sync_rst,  , ZC1L13,  ,  ,  ,  );


--U1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X9_Y4_N19
--register power-up is low

U1_fifo_AE = DFFEAS(U1L58, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X13_Y4_N35
--register power-up is low

U1_ien_AE = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L81, RC1_d_writedata[1],  ,  , VCC);


--U1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X9_Y2_N15
U1_av_readdata[9] = ( U1_fifo_AE & ( U1_ien_AE ) );


--U1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X9_Y2_N47
--register power-up is low

U1_pause_irq = DFFEAS(U1L85, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X7_Y4_N25
--register power-up is low

U1_fifo_AF = DFFEAS(U1L60, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L66 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X9_Y2_N39
U1L66 = (U1_ien_AF & ((U1_fifo_AF) # (U1_pause_irq)));


--RC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X9_Y3_N36
RC1L832 = ( !ZC1L6Q & ( (RC1_W_ienable_reg[0] & ((U1_av_readdata[9]) # (U1L66))) ) );


--RC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X17_Y9_N37
--register power-up is low

RC1_R_ctrl_shift_logical = DFFEAS(RC1L243, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X15_Y9_N16
--register power-up is low

RC1_R_ctrl_rot_right = DFFEAS(RC1_R_ctrl_rot_right_nxt, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L402 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X24_Y7_N12
RC1L402 = ( RC1_E_shift_rot_result[0] & ( (!RC1_R_ctrl_shift_logical & ((RC1_E_shift_rot_result[31]) # (RC1_R_ctrl_rot_right))) ) ) # ( !RC1_E_shift_rot_result[0] & ( (!RC1_R_ctrl_rot_right & (RC1_E_shift_rot_result[31] & !RC1_R_ctrl_shift_logical)) ) );


--RC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17 at LABCELL_X24_Y7_N15
RC1L451 = ( RC1L402 & ( (!RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[1]) ) ) # ( !RC1L402 & ( (RC1_E_shift_rot_result[1] & RC1_R_ctrl_shift_rot_right) ) );


--UB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~1 at LABCELL_X19_Y5_N15
UB2L26 = ( RC1_d_writedata[22] & ( UB2_saved_grant[0] ) );


--RC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X11_Y8_N50
--register power-up is low

RC1_d_byteenable[2] = DFFEAS(RC1L389, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[34] at LABCELL_X11_Y8_N33
UB2_src_data[34] = ((RC1_d_byteenable[2] & UB2_saved_grant[0])) # (UB2_saved_grant[1]);


--RC1L1068 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X10_Y6_N33
RC1L1068 = ( RC1L1069 & ( (!RC1_hbreak_enabled) # (!RC1_hbreak_pending) ) ) # ( !RC1L1069 & ( (!RC1_hbreak_enabled & RC1_hbreak_pending) ) );


--MD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X2_Y6_N35
--register power-up is low

MD1_jdo[21] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[21],  ,  , VCC);


--MD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X2_Y6_N50
--register power-up is low

MD1_jdo[20] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[20],  ,  , VCC);


--CD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X4_Y5_N26
--register power-up is low

CD1_break_on_reset = DFFEAS(CD1L2, GLOBAL(A1L123),  ,  , MD1_take_action_ocimem_a,  ,  ,  ,  );


--QD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X4_Y5_N17
--register power-up is low

QD1_dreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , QD1_din_s1,  ,  , VCC);


--CD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X4_Y5_N12
CD1L4 = ( CD1_jtag_break & ( QD1_dreg[0] & ( (!MD1_take_action_ocimem_a & (((CD1_break_on_reset)))) # (MD1_take_action_ocimem_a & (((!MD1_jdo[20])) # (MD1_jdo[21]))) ) ) ) # ( !CD1_jtag_break & ( QD1_dreg[0] & ( (!MD1_take_action_ocimem_a & ((CD1_break_on_reset))) # (MD1_take_action_ocimem_a & (MD1_jdo[21])) ) ) ) # ( CD1_jtag_break & ( !QD1_dreg[0] & ( ((!MD1_take_action_ocimem_a) # (!MD1_jdo[20])) # (MD1_jdo[21]) ) ) ) # ( !CD1_jtag_break & ( !QD1_dreg[0] & ( (MD1_jdo[21] & MD1_take_action_ocimem_a) ) ) );


--ZC1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X6_Y3_N1
--register power-up is low

ZC1_oci_single_step_mode = DFFEAS(ZC1L12, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L1078 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X10_Y6_N30
RC1L1078 = (ZC1_oci_single_step_mode & (((!RC1L698 & RC1_wait_for_one_post_bret_inst)) # (RC1_hbreak_enabled)));


--UB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~2 at LABCELL_X19_Y5_N45
UB2L27 = ( UB2_saved_grant[0] & ( RC1_d_writedata[23] ) );


--RC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X13_Y7_N47
--register power-up is low

RC1_d_writedata[24] = DFFEAS(RC1L567, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~3 at LABCELL_X13_Y7_N42
UB2L28 = ( UB2_saved_grant[0] & ( RC1_d_writedata[24] ) );


--RC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X11_Y8_N53
--register power-up is low

RC1_d_byteenable[3] = DFFEAS(RC1L390, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[35] at LABCELL_X11_Y8_N39
UB2_src_data[35] = ((RC1_d_byteenable[3] & UB2_saved_grant[0])) # (UB2_saved_grant[1]);


--RC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X13_Y7_N17
--register power-up is low

RC1_d_writedata[25] = DFFEAS(RC1L568, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~4 at LABCELL_X13_Y7_N12
UB2L29 = ( RC1_d_writedata[25] & ( UB2_saved_grant[0] ) );


--RC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X13_Y7_N32
--register power-up is low

RC1_d_writedata[26] = DFFEAS(RC1L569, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~5 at LABCELL_X13_Y7_N33
UB2L30 = ( RC1_d_writedata[26] & ( UB2_saved_grant[0] ) );


--Z1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X8_Y3_N26
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , YD1_altera_reset_synchronizer_int_chain_out,  ,  , VCC);


--UB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~6 at MLABCELL_X3_Y4_N12
UB2L31 = (RC1_d_writedata[11] & UB2_saved_grant[0]);


--RC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X11_Y8_N7
--register power-up is low

RC1_d_byteenable[1] = DFFEAS(RC1L388, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[33] at LABCELL_X11_Y8_N27
UB2_src_data[33] = ((RC1_d_byteenable[1] & UB2_saved_grant[0])) # (UB2_saved_grant[1]);


--UB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~7 at MLABCELL_X15_Y4_N12
UB2L32 = ( RC1_d_writedata[12] & ( UB2_saved_grant[0] ) );


--UB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~8 at MLABCELL_X8_Y7_N30
UB2L33 = ( RC1_d_writedata[13] & ( UB2_saved_grant[0] ) );


--UB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~9 at MLABCELL_X15_Y4_N42
UB2L34 = (RC1_d_writedata[14] & UB2_saved_grant[0]);


--UB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~10 at LABCELL_X11_Y8_N15
UB2L35 = ( RC1_d_writedata[15] & ( UB2_saved_grant[0] ) );


--UB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~11 at MLABCELL_X8_Y7_N18
UB2L36 = ( UB2_saved_grant[0] & ( RC1_d_writedata[16] ) );


--UB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~12 at LABCELL_X13_Y7_N27
UB2L37 = (UB2_saved_grant[0] & RC1_d_writedata[1]);


--UB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~13 at LABCELL_X13_Y7_N24
UB2L38 = (UB2_saved_grant[0] & RC1_d_writedata[2]);


--UB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~14 at MLABCELL_X8_Y7_N0
UB2L39 = (UB2_saved_grant[0] & RC1_d_writedata[3]);


--UB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~15 at LABCELL_X19_Y7_N51
UB2L40 = (RC1_d_writedata[4] & UB2_saved_grant[0]);


--UB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~16 at LABCELL_X19_Y5_N27
UB2L41 = (RC1_d_writedata[5] & UB2_saved_grant[0]);


--UB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~17 at MLABCELL_X8_Y7_N36
UB2L42 = ( RC1_d_writedata[9] & ( UB2_saved_grant[0] ) );


--RC1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~6 at LABCELL_X12_Y8_N51
RC1L693 = ( RC1L694 ) # ( !RC1L694 & ( (!RC1L696 & ((RC1L2))) # (RC1L696 & (RC1L62)) ) );


--XB3_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X10_Y4_N22
--register power-up is low

XB3_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[27],  ,  , VCC);


--RC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X10_Y6_N6
RC1L658 = ( SB3L2 & ( (!RC1_intr_req & (((XB3_av_readdata_pre[27] & SB2L2)) # (XD1_q_a[27]))) ) ) # ( !SB3L2 & ( (XB3_av_readdata_pre[27] & (!RC1_intr_req & SB2L2)) ) );


--XB3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X11_Y7_N10
--register power-up is low

XB3_av_readdata_pre[28] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[28],  ,  , VCC);


--RC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X18_Y6_N12
RC1L659 = ( XB3_av_readdata_pre[28] & ( (!RC1_intr_req & (((XD1_q_a[28] & SB3L2)) # (SB2L2))) ) ) # ( !XB3_av_readdata_pre[28] & ( (!RC1_intr_req & (XD1_q_a[28] & SB3L2)) ) );


--XB3_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X9_Y5_N19
--register power-up is low

XB3_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[29],  ,  , VCC);


--RC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at LABCELL_X18_Y6_N45
RC1L660 = ( XB3_av_readdata_pre[29] & ( (!RC1_intr_req & (((SB3L2 & XD1_q_a[29])) # (SB2L2))) ) ) # ( !XB3_av_readdata_pre[29] & ( (SB3L2 & (!RC1_intr_req & XD1_q_a[29])) ) );


--XB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X8_Y6_N13
--register power-up is low

XB3_av_readdata_pre[30] = DFFEAS(XB3L38, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X18_Y6_N6
RC1L661 = ( !RC1_intr_req & ( (!SB2L2 & (SB3L2 & ((XD1_q_a[30])))) # (SB2L2 & (((SB3L2 & XD1_q_a[30])) # (XB3_av_readdata_pre[30]))) ) );


--XB3_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X10_Y3_N46
--register power-up is low

XB3_av_readdata_pre[31] = DFFEAS(XB3L40, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X18_Y6_N30
RC1L662 = ( !RC1_intr_req & ( (!SB2L2 & (SB3L2 & ((XD1_q_a[31])))) # (SB2L2 & (((SB3L2 & XD1_q_a[31])) # (XB3_av_readdata_pre[31]))) ) );


--UB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~18 at LABCELL_X10_Y4_N48
UB2L43 = ( UB2_saved_grant[0] & ( RC1_d_writedata[10] ) );


--UB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~19 at MLABCELL_X3_Y4_N6
UB2L44 = ( UB2_saved_grant[0] & ( RC1_d_writedata[8] ) );


--RC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~7 at LABCELL_X13_Y8_N21
RC1L681 = ( RC1L6 & ( !RC1L694 & ( (!RC1L696) # (RC1L66) ) ) ) # ( !RC1L6 & ( !RC1L694 & ( (RC1L66 & RC1L696) ) ) );


--XB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X7_Y2_N44
--register power-up is low

XB1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , LB2_b_non_empty,  ,  , VCC);


--RC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X13_Y6_N50
--register power-up is low

RC1_av_ld_byte2_data[4] = DFFEAS(RC1L974, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~20 at LABCELL_X13_Y7_N39
UB2L45 = ( UB2_saved_grant[0] & ( RC1_d_writedata[18] ) );


--UB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~21 at LABCELL_X13_Y7_N57
UB2L46 = ( UB2_saved_grant[0] & ( RC1_d_writedata[17] ) );


--RC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X13_Y6_N31
--register power-up is low

RC1_av_ld_byte2_data[3] = DFFEAS(RC1L969, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0 at LABCELL_X19_Y6_N24
RC1L920 = ( SB3L1 & ( RC1_av_ld_aligning_data & ( (!RC1L699 & ((RC1L874))) # (RC1L699 & (!RC1L921)) ) ) ) # ( !SB3L1 & ( RC1_av_ld_aligning_data & ( (!RC1L699 & ((RC1L874))) # (RC1L699 & (!RC1L921)) ) ) ) # ( SB3L1 & ( !RC1_av_ld_aligning_data & ( (!RC1L921) # (XD1_q_a[11]) ) ) ) # ( !SB3L1 & ( !RC1_av_ld_aligning_data & ( !RC1L921 ) ) );


--XB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X9_Y4_N50
--register power-up is low

XB1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , U1_ac,  ,  , VCC);


--RC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X13_Y6_N37
--register power-up is low

RC1_av_ld_byte2_data[2] = DFFEAS(RC1L964, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~8 at LABCELL_X13_Y8_N0
RC1L686 = ( !RC1L694 & ( (!RC1L696 & ((RC1L18))) # (RC1L696 & (RC1L78)) ) );


--XB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X9_Y2_N17
--register power-up is low

XB1_av_readdata_pre[9] = DFFEAS(U1_av_readdata[9], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X19_Y6_N50
--register power-up is low

RC1_av_ld_byte2_data[1] = DFFEAS(RC1L959, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~9 at LABCELL_X13_Y8_N3
RC1L685 = ( !RC1L694 & ( (!RC1L696 & (RC1L22)) # (RC1L696 & ((RC1L82))) ) );


--RC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~10 at LABCELL_X13_Y8_N54
RC1L684 = ( !RC1L694 & ( (!RC1L696 & (RC1L26)) # (RC1L696 & ((RC1L86))) ) );


--XB5_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7] at FF_X7_Y2_N11
--register power-up is low

XB5_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_readdata[7],  ,  , VCC);


--FC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X7_Y2_N9
FC1L24 = ( XB1_av_readdata_pre[7] & ( (!XB1_read_latency_shift_reg[0] & (!FC1L23 & ((!XB5_read_latency_shift_reg[0]) # (!XB5_av_readdata_pre[7])))) ) ) # ( !XB1_av_readdata_pre[7] & ( (!FC1L23 & ((!XB5_read_latency_shift_reg[0]) # (!XB5_av_readdata_pre[7]))) ) );


--FC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at LABCELL_X16_Y6_N48
FC1L25 = ( XD1_q_a[7] & ( ((!FC1L24) # ((SB2L1 & XB3_av_readdata_pre[7]))) # (SB3L1) ) ) # ( !XD1_q_a[7] & ( (!FC1L24) # ((SB2L1 & XB3_av_readdata_pre[7])) ) );


--RC1L683 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~11 at LABCELL_X13_Y8_N57
RC1L683 = ( RC1L30 & ( (!RC1L694 & ((!RC1L696) # (RC1L90))) ) ) # ( !RC1L30 & ( (RC1L696 & (!RC1L694 & RC1L90)) ) );


--RC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~12 at LABCELL_X13_Y8_N24
RC1L682 = ( RC1L34 & ( (!RC1L694 & ((!RC1L696) # (RC1L94))) ) ) # ( !RC1L34 & ( (!RC1L694 & (RC1L94 & RC1L696)) ) );


--UB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~22 at MLABCELL_X8_Y7_N27
UB2L47 = ( RC1_d_writedata[19] & ( UB2_saved_grant[0] ) );


--XB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X7_Y2_N35
--register power-up is low

XB1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , U1_rvalid,  ,  , VCC);


--RC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X19_Y6_N56
--register power-up is low

RC1_av_ld_byte2_data[7] = DFFEAS(RC1L988, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~23 at LABCELL_X19_Y5_N51
UB2L48 = ( UB2_saved_grant[0] & ( RC1_d_writedata[21] ) );


--UB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~24 at LABCELL_X19_Y7_N15
UB2L49 = ( UB2_saved_grant[0] & ( RC1_d_writedata[20] ) );


--XB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X9_Y4_N47
--register power-up is low

XB1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , U1_woverflow,  ,  , VCC);


--RC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X15_Y6_N7
--register power-up is low

RC1_av_ld_byte2_data[6] = DFFEAS(RC1L984, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X15_Y6_N41
--register power-up is low

XB1_av_readdata_pre[13] = DFFEAS(XB1L23, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X15_Y6_N26
--register power-up is low

RC1_av_ld_byte2_data[5] = DFFEAS(RC1L979, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18 at LABCELL_X24_Y7_N9
RC1L469 = ( RC1_E_shift_rot_result[19] & ( (RC1_E_shift_rot_result[17]) # (RC1_R_ctrl_shift_rot_right) ) ) # ( !RC1_E_shift_rot_result[19] & ( (!RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[17]) ) );


--UB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~25 at LABCELL_X19_Y5_N33
UB2L50 = ( RC1_d_writedata[6] & ( UB2_saved_grant[0] ) );


--RC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~13 at LABCELL_X13_Y8_N27
RC1L680 = ( RC1L114 & ( (!RC1L694 & ((RC1L696) # (RC1L54))) ) ) # ( !RC1L114 & ( (!RC1L694 & (RC1L54 & !RC1L696)) ) );


--RC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X15_Y4_N1
--register power-up is low

RC1_d_writedata[7] = DFFEAS(RC1L1024, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~26 at MLABCELL_X15_Y4_N6
UB2L51 = ( RC1_d_writedata[7] & ( UB2_saved_grant[0] ) );


--RC1L679 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~14 at LABCELL_X13_Y8_N6
RC1L679 = ( RC1L58 & ( !RC1L694 & ( (!RC1L696) # (RC1L118) ) ) ) # ( !RC1L58 & ( !RC1L694 & ( (RC1L696 & RC1L118) ) ) );


--RC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at LABCELL_X16_Y9_N24
RC1L212 = ( RC1L223 & ( (!RC1L210) # (RC1L583) ) ) # ( !RC1L223 & ( (!RC1L210) # ((RC1L583 & RC1L213)) ) );


--RC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at MLABCELL_X15_Y9_N30
RC1L209 = ( RC1L583 & ( RC1_D_iw[16] & ( (RC1_D_iw[15] & (!RC1_D_iw[12] & (!RC1_D_iw[14] & RC1L283Q))) ) ) );


--RC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X16_Y9_N33
RC1L251 = ( RC1L610 & ( RC1L583 ) ) # ( !RC1L610 & ( (RC1L583 & ((RC1L609) # (RC1L608))) ) );


--RC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X16_Y9_N39
RC1L252 = ( RC1L227 ) # ( !RC1L227 & ( ((RC1_D_op_bret) # (RC1_D_op_eret)) # (RC1L251) ) );


--ND1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X1_Y4_N8
--register power-up is low

ND1_sr[34] = DFFEAS(ND1L66, A1L105,  ,  , ND1L31,  ,  ,  ,  );


--Y1_readdata[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[1] at FF_X13_Y2_N56
--register power-up is low

Y1_readdata[1] = DFFEAS(Y1_read_mux_out[1], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_readdata[1] is nios_system:u0|nios_system_switches:switches|readdata[1] at FF_X13_Y2_N35
--register power-up is low

AB1_readdata[1] = DFFEAS(AB1_read_mux_out[1], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[1] is nios_system:u0|nios_system_hex0:hex0|readdata[1] at LABCELL_X13_Y2_N30
S1_readdata[1] = (!RC1_W_alu_result[3] & (!RC1_W_alu_result[2] & S1_data_out[1]));


--Y1_readdata[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[2] at FF_X13_Y2_N2
--register power-up is low

Y1_readdata[2] = DFFEAS(Y1_read_mux_out[2], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_readdata[2] is nios_system:u0|nios_system_switches:switches|readdata[2] at FF_X13_Y2_N5
--register power-up is low

AB1_readdata[2] = DFFEAS(AB1_read_mux_out[2], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[2] is nios_system:u0|nios_system_hex0:hex0|readdata[2] at LABCELL_X13_Y2_N39
S1_readdata[2] = ( !RC1_W_alu_result[3] & ( (!RC1_W_alu_result[2] & S1_data_out[2]) ) );


--Y1_readdata[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[3] at FF_X12_Y2_N1
--register power-up is low

Y1_readdata[3] = DFFEAS(Y1_read_mux_out[3], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_readdata[3] is nios_system:u0|nios_system_switches:switches|readdata[3] at FF_X12_Y2_N4
--register power-up is low

AB1_readdata[3] = DFFEAS(AB1_read_mux_out[3], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[3] is nios_system:u0|nios_system_hex0:hex0|readdata[3] at LABCELL_X13_Y2_N15
S1_readdata[3] = ( !RC1_W_alu_result[3] & ( (!RC1_W_alu_result[2] & S1_data_out[3]) ) );


--AB1_readdata[4] is nios_system:u0|nios_system_switches:switches|readdata[4] at FF_X12_Y2_N20
--register power-up is low

AB1_readdata[4] = DFFEAS(AB1_read_mux_out[4], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[4] is nios_system:u0|nios_system_hex0:hex0|readdata[4] at LABCELL_X13_Y4_N45
S1_readdata[4] = ( S1_data_out[4] & ( (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]) ) );


--AB1_readdata[5] is nios_system:u0|nios_system_switches:switches|readdata[5] at FF_X12_Y2_N11
--register power-up is low

AB1_readdata[5] = DFFEAS(AB1_read_mux_out[5], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[5] is nios_system:u0|nios_system_hex0:hex0|readdata[5] at LABCELL_X12_Y2_N6
S1_readdata[5] = ( S1_data_out[5] & ( (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]) ) );


--AB1_readdata[6] is nios_system:u0|nios_system_switches:switches|readdata[6] at FF_X12_Y2_N59
--register power-up is low

AB1_readdata[6] = DFFEAS(AB1_read_mux_out[6], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[6] is nios_system:u0|nios_system_hex0:hex0|readdata[6] at LABCELL_X12_Y2_N36
S1_readdata[6] = (!RC1_W_alu_result[3] & (!RC1_W_alu_result[2] & S1_data_out[6]));


--U1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X9_Y4_N23
--register power-up is low

U1_fifo_wr = DFFEAS(U1L79, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X8_Y4_N25
--register power-up is low

LB1_b_non_empty = DFFEAS(LB1L8, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at LABCELL_X9_Y4_N54
U1L87 = ( LB1_b_non_empty & ( (!CB1_rvalid0 & ((!U1_r_val) # (!CB1_r_ena1))) ) );


--NB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y4_N1
--register power-up is low

NB2_counter_reg_bit[0] = DFFEAS(NB2_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y4_N4
--register power-up is low

NB2_counter_reg_bit[1] = DFFEAS(NB2_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y4_N7
--register power-up is low

NB2_counter_reg_bit[2] = DFFEAS(NB2_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y4_N10
--register power-up is low

NB2_counter_reg_bit[3] = DFFEAS(NB2_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y4_N13
--register power-up is low

NB2_counter_reg_bit[4] = DFFEAS(NB2_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y4_N16
--register power-up is low

NB2_counter_reg_bit[5] = DFFEAS(NB2_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--NB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y4_N31
--register power-up is low

NB1_counter_reg_bit[0] = DFFEAS(NB1_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L87,  ,  ,  ,  );


--NB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y4_N34
--register power-up is low

NB1_counter_reg_bit[1] = DFFEAS(NB1_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L87,  ,  ,  ,  );


--NB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y4_N37
--register power-up is low

NB1_counter_reg_bit[2] = DFFEAS(NB1_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L87,  ,  ,  ,  );


--NB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y4_N40
--register power-up is low

NB1_counter_reg_bit[3] = DFFEAS(NB1_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L87,  ,  ,  ,  );


--NB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y4_N43
--register power-up is low

NB1_counter_reg_bit[4] = DFFEAS(NB1_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L87,  ,  ,  ,  );


--NB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y4_N46
--register power-up is low

NB1_counter_reg_bit[5] = DFFEAS(NB1_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L87,  ,  ,  ,  );


--LB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X7_Y2_N2
--register power-up is low

LB2_b_non_empty = DFFEAS(LB2L10, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X9_Y4_N39
U1L75 = ( !U1L72Q & ( !RC1_W_alu_result[2] ) );


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X7_Y4_N4
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X7_Y4_N1
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--CB1L61Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X7_Y2_N50
--register power-up is low

CB1L61Q = AMPP_FUNCTION(A1L123, CB1L60, !Z1_r_sync_rst);


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X7_Y4_N17
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X7_Y4_N14
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X7_Y4_N10
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X7_Y4_N8
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--LB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at MLABCELL_X8_Y4_N54
LB2L5 = ( PB2_counter_reg_bit[3] & ( (LB2L14Q & (PB2L35Q & (PB2L30Q & PB2L33Q))) ) );


--LB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at MLABCELL_X8_Y4_N48
LB2L6 = ( CB1L61Q & ( (!LB2L8Q & ((!PB2_counter_reg_bit[0]) # ((!PB2_counter_reg_bit[1]) # (!LB2L5)))) ) ) # ( !CB1L61Q & ( !LB2L8Q ) );


--LB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~2 at LABCELL_X7_Y4_N57
LB2L7 = ( XB1L35 & ( (!LB2L6 & ((!U1L75) # ((!LB2L14Q) # (!XB1L36)))) ) ) # ( !XB1L35 & ( !LB2L6 ) );


--CB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X3_Y4_N19
--register power-up is low

CB1_td_shift[4] = AMPP_FUNCTION(A1L105, CB1L87, !N1_clr_reg, CB1L68);


--CB1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at MLABCELL_X3_Y4_N39
CB1L86 = AMPP_FUNCTION(!CB1_count[9], !Q1_state[4], !CB1L83, !CB1_td_shift[4], !CB1_rdata[1]);


--CB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X4_Y2_N16
--register power-up is low

CB1_read = AMPP_FUNCTION(A1L105, CB1L45, !N1_clr_reg, CB1L115);


--UB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~0 at LABCELL_X9_Y3_N48
UB1L21 = ( RC1_d_writedata[0] & ( UB1_saved_grant[0] ) );


--UB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[38] at LABCELL_X11_Y8_N21
UB1_src_data[38] = ( UB1_saved_grant[1] & ( ((UB1_saved_grant[0] & RC1_W_alu_result[2])) # (RC1_F_pc[0]) ) ) # ( !UB1_saved_grant[1] & ( (UB1_saved_grant[0] & RC1_W_alu_result[2]) ) );


--UB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[40] at LABCELL_X10_Y6_N21
UB1_src_data[40] = ( RC1_F_pc[2] & ( ((RC1_W_alu_result[4] & UB1_saved_grant[0])) # (UB1_saved_grant[1]) ) ) # ( !RC1_F_pc[2] & ( (RC1_W_alu_result[4] & UB1_saved_grant[0]) ) );


--UB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[39] at LABCELL_X10_Y6_N12
UB1_src_data[39] = (!RC1_W_alu_result[3] & (RC1_F_pc[1] & (UB1_saved_grant[1]))) # (RC1_W_alu_result[3] & (((RC1_F_pc[1] & UB1_saved_grant[1])) # (UB1_saved_grant[0])));


--UB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[45] at LABCELL_X12_Y6_N51
UB1_src_data[45] = ( RC1_F_pc[7] & ( RC1_W_alu_result[9] & ( (UB1_saved_grant[1]) # (UB1_saved_grant[0]) ) ) ) # ( !RC1_F_pc[7] & ( RC1_W_alu_result[9] & ( UB1_saved_grant[0] ) ) ) # ( RC1_F_pc[7] & ( !RC1_W_alu_result[9] & ( UB1_saved_grant[1] ) ) );


--UB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[44] at LABCELL_X9_Y5_N12
UB1_src_data[44] = ( UB1_saved_grant[1] & ( ((UB1_saved_grant[0] & RC1_W_alu_result[8])) # (RC1_F_pc[6]) ) ) # ( !UB1_saved_grant[1] & ( (UB1_saved_grant[0] & RC1_W_alu_result[8]) ) );


--UB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[43] at LABCELL_X12_Y6_N30
UB1_src_data[43] = ( UB1_saved_grant[1] & ( ((RC1_W_alu_result[7] & UB1_saved_grant[0])) # (RC1_F_pc[5]) ) ) # ( !UB1_saved_grant[1] & ( (RC1_W_alu_result[7] & UB1_saved_grant[0]) ) );


--UB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[42] at LABCELL_X9_Y5_N33
UB1_src_data[42] = ( RC1_W_alu_result[6] & ( ((UB1_saved_grant[1] & RC1_F_pc[4])) # (UB1_saved_grant[0]) ) ) # ( !RC1_W_alu_result[6] & ( (UB1_saved_grant[1] & RC1_F_pc[4]) ) );


--UB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[41] at LABCELL_X9_Y5_N30
UB1_src_data[41] = ( RC1_F_pc[3] & ( ((RC1_W_alu_result[5] & UB1_saved_grant[0])) # (UB1_saved_grant[1]) ) ) # ( !RC1_F_pc[3] & ( (RC1_W_alu_result[5] & UB1_saved_grant[0]) ) );


--UB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~1 at LABCELL_X11_Y4_N9
UB1L22 = ( RC1_hbreak_enabled & ( UB1_saved_grant[0] ) );


--ND1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X1_Y5_N9
ND1L62 = ( ND1_sr[5] & ( ((!N1_irf_reg[2][1] & ((KD1_MonDReg[3]))) # (N1_irf_reg[2][1] & (AD1_break_readreg[3]))) # (LD1L3) ) ) # ( !ND1_sr[5] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & ((KD1_MonDReg[3]))) # (N1_irf_reg[2][1] & (AD1_break_readreg[3])))) ) );


--MD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X1_Y5_N37
--register power-up is low

MD1_jdo[2] = DFFEAS(MD1L11, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X1_Y5_N47
--register power-up is low

MD1_jdo[5] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[5],  ,  , VCC);


--UC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X13_Y7_N1
--register power-up is low

UC1_writedata[1] = DFFEAS(UB1L23, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X4_Y4_N33
KD1L157 = ( KD1_MonDReg[1] & ( KD1_jtag_ram_access ) ) # ( KD1_MonDReg[1] & ( !KD1_jtag_ram_access & ( UC1_writedata[1] ) ) ) # ( !KD1_MonDReg[1] & ( !KD1_jtag_ram_access & ( UC1_writedata[1] ) ) );


--MD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X1_Y3_N5
--register power-up is low

MD1_sync2_udr = DFFEAS( , GLOBAL(A1L123),  ,  ,  , QD4_dreg[0],  ,  , VCC);


--QD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X1_Y3_N59
--register power-up is low

QD4_dreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , QD4_din_s1,  ,  , VCC);


--MD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X1_Y3_N45
MD1L70 = (QD4_dreg[0] & !MD1_sync2_udr);


--ND1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X2_Y3_N33
ND1L63 = (Q1_state[4] & (!N1_virtual_ir_scan_reg & (ND1_sr[37] & H1_splitter_nodes_receive_1[3])));


--ND1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at LABCELL_X1_Y3_N0
ND1L55 = ( !N1_virtual_ir_scan_reg & ( Q1_state[3] & ( (H1_splitter_nodes_receive_1[3] & ((!N1_irf_reg[2][1] $ (!N1_irf_reg[2][0])) # (Q1_state[4]))) ) ) ) # ( !N1_virtual_ir_scan_reg & ( !Q1_state[3] & ( (Q1_state[4] & H1_splitter_nodes_receive_1[3]) ) ) );


--ND1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X2_Y3_N30
ND1L64 = ( A1L106 & ( (Q1_state[4] & (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3])) ) );


--MD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X10_Y6_N44
--register power-up is low

MD1_sync2_uir = DFFEAS( , GLOBAL(A1L123),  ,  ,  , QD5_dreg[0],  ,  , VCC);


--QD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X1_Y3_N17
--register power-up is low

QD5_dreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , QD5_din_s1,  ,  , VCC);


--MD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X10_Y6_N54
MD1L60 = ( !MD1_sync2_uir & ( QD5_dreg[0] ) );


--LD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X1_Y3_N18
LD1_virtual_state_cdr = ( Q1_state[3] & ( (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3]) ) );


--ND1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X2_Y3_N23
--register power-up is low

ND1_DRsize.100 = DFFEAS(ND1L5, A1L105,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--ND1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X2_Y3_N36
ND1L65 = ( ND1_DRsize.100 & ( (!LD1L3 & (ND1L100)) # (LD1L3 & ((A1L106))) ) ) # ( !ND1_DRsize.100 & ( (!LD1L3 & ((ND1L100))) # (LD1L3 & (ND1_sr[36])) ) );


--MD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X1_Y4_N42
MD1L65 = ( MD1_enable_action_strobe & ( (!MD1_ir[0] & (!MD1_ir[1] & !MD1_jdo[35])) ) );


--KD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X1_Y4_N45
KD1L137 = ( MD1_jdo[34] & ( (MD1L65 & !MD1_jdo[17]) ) ) # ( !MD1_jdo[34] & ( (KD1L2 & MD1L65) ) );


--KD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X4_Y5_N45
KD1L139 = ( MD1L64 & ( (!MD1_jdo[35] & ((KD1_jtag_ram_wr))) # (MD1_jdo[35] & (KD1L2)) ) );


--YD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X8_Y3_N50
--register power-up is low

YD2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123),  ,  ,  , YD2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--Z1L12 is nios_system:u0|altera_reset_controller:rst_controller|always2~0 at MLABCELL_X8_Y3_N45
Z1L12 = ( Z1_r_sync_rst_chain[2] & ( YD2_altera_reset_synchronizer_int_chain_out ) ) # ( !Z1_r_sync_rst_chain[2] );


--MD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X2_Y6_N53
--register power-up is low

MD1_jdo[29] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[29],  ,  , VCC);


--MD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X2_Y6_N56
--register power-up is low

MD1_jdo[30] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[30],  ,  , VCC);


--MD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X2_Y6_N59
--register power-up is low

MD1_jdo[31] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[31],  ,  , VCC);


--MD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X2_Y6_N5
--register power-up is low

MD1_jdo[32] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[32],  ,  , VCC);


--MD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X1_Y4_N2
--register power-up is low

MD1_jdo[33] = DFFEAS(MD1L52, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[32] at LABCELL_X9_Y5_N42
UB1_src_data[32] = ( RC1_d_byteenable[0] & ( (UB1_saved_grant[1]) # (UB1_saved_grant[0]) ) ) # ( !RC1_d_byteenable[0] & ( UB1_saved_grant[1] ) );


--AB1_read_mux_out[0] is nios_system:u0|nios_system_switches:switches|read_mux_out[0] at LABCELL_X12_Y2_N54
AB1_read_mux_out[0] = ( sw_d2[0] & ( (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]) ) );


--U1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0 at LABCELL_X10_Y5_N42
U1L64 = ( RC1_d_write & ( (!ZB1_write_accepted & CB1_rst1) ) );


--U1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X9_Y4_N42
U1L81 = ( XB1L36 & ( (RC1_W_alu_result[2] & (!U1L72Q & U1L64)) ) );


--U1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at MLABCELL_X8_Y4_N57
U1_wr_rfifo = ( CB1L61Q & ( !LB2L8Q ) );


--U1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at MLABCELL_X6_Y2_N54
U1L76 = ( XB1L35 & ( (U1L75 & (LB2L14Q & XB1L36)) ) );


--CB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X4_Y2_N31
--register power-up is low

CB1_wdata[0] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, GND, CB1L115);


--NB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X8_Y2_N31
--register power-up is low

NB4_counter_reg_bit[0] = DFFEAS(NB4_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X8_Y2_N34
--register power-up is low

NB4_counter_reg_bit[1] = DFFEAS(NB4_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X8_Y2_N37
--register power-up is low

NB4_counter_reg_bit[2] = DFFEAS(NB4_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X8_Y2_N40
--register power-up is low

NB4_counter_reg_bit[3] = DFFEAS(NB4_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X8_Y2_N43
--register power-up is low

NB4_counter_reg_bit[4] = DFFEAS(NB4_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X8_Y2_N46
--register power-up is low

NB4_counter_reg_bit[5] = DFFEAS(NB4_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--NB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y2_N31
--register power-up is low

NB3_counter_reg_bit[0] = DFFEAS(NB3_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L76,  ,  ,  ,  );


--NB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y2_N34
--register power-up is low

NB3_counter_reg_bit[1] = DFFEAS(NB3_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L76,  ,  ,  ,  );


--NB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y2_N37
--register power-up is low

NB3_counter_reg_bit[2] = DFFEAS(NB3_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L76,  ,  ,  ,  );


--NB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y2_N40
--register power-up is low

NB3_counter_reg_bit[3] = DFFEAS(NB3_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L76,  ,  ,  ,  );


--NB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y2_N43
--register power-up is low

NB3_counter_reg_bit[4] = DFFEAS(NB3_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L76,  ,  ,  ,  );


--NB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y2_N46
--register power-up is low

NB3_counter_reg_bit[5] = DFFEAS(NB3_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L76,  ,  ,  ,  );


--U1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X7_Y4_N27
U1L77 = ( U1L75 & ( (XB1L35 & XB1L36) ) );


--CD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X7_Y3_N5
--register power-up is low

CD1_monitor_error = DFFEAS(CD1L6, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZC1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 at MLABCELL_X6_Y3_N15
ZC1L9 = ( ZC1_oci_ienable[0] & ( (!UC1_address[0] & (ZC1L2 & CD1_monitor_error)) ) ) # ( !ZC1_oci_ienable[0] & ( (ZC1L2 & ((CD1_monitor_error) # (UC1_address[0]))) ) );


--RC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X16_Y6_N3
RC1L236 = (!RC1_D_iw[4] & RC1L235);


--RC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X16_Y6_N15
RC1L233 = ( RC1_D_iw[0] & ( (!RC1_D_iw[3] & ((RC1_D_iw[1]) # (RC1_D_iw[2]))) ) );


--RC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X16_Y6_N51
RC1L234 = (!RC1L233) # (RC1L272Q);


--RC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X11_Y8_N45
RC1L391 = ( RC1L130 & ( (!RC1L234 & (RC1L236)) # (RC1L234 & ((!RC1L236) # (!RC1L122))) ) ) # ( !RC1L130 & ( (!RC1L122) # (!RC1L234 $ (!RC1L236)) ) );


--Y1_read_mux_out[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[0] at LABCELL_X12_Y2_N39
Y1_read_mux_out[0] = ( key0_d3[0] & ( (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]) ) );


--RC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X9_Y7_N25
--register power-up is low

RC1_E_invert_arith_src_msb = DFFEAS(RC1L354, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~16 at MLABCELL_X21_Y6_N12
RC1L860 = ( RC1_W_alu_result[24] & ( RC1_R_ctrl_br_cmp & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[0]) ) ) ) # ( !RC1_W_alu_result[24] & ( RC1_R_ctrl_br_cmp & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[0]) ) ) ) # ( RC1_W_alu_result[24] & ( !RC1_R_ctrl_br_cmp & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg)) # (RC1_R_ctrl_ld & ((RC1_av_ld_byte3_data[0]))) ) ) ) # ( !RC1_W_alu_result[24] & ( !RC1_R_ctrl_br_cmp & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[0]) ) ) );


--RC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~17 at MLABCELL_X21_Y6_N42
RC1L858 = ( RC1_W_alu_result[22] & ( RC1_av_ld_byte2_data[6] & ( ((!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp)) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_W_alu_result[22] & ( RC1_av_ld_byte2_data[6] & ( RC1_R_ctrl_ld ) ) ) # ( RC1_W_alu_result[22] & ( !RC1_av_ld_byte2_data[6] & ( (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_ld & !RC1_R_ctrl_br_cmp)) ) ) );


--RC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~18 at MLABCELL_X21_Y6_N24
RC1L857 = ( RC1_R_ctrl_rd_ctl_reg & ( (RC1_R_ctrl_ld & RC1L949Q) ) ) # ( !RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_br_cmp & (RC1_W_alu_result[21]))) # (RC1_R_ctrl_ld & (((RC1L949Q)))) ) );


--RC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~19 at MLABCELL_X21_Y6_N27
RC1L856 = ( RC1_R_ctrl_rd_ctl_reg & ( (RC1_R_ctrl_ld & RC1_av_ld_byte2_data[4]) ) ) # ( !RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_br_cmp & ((RC1_W_alu_result[20])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[4])))) ) );


--RC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~20 at MLABCELL_X21_Y6_N54
RC1L855 = ( RC1_R_ctrl_rd_ctl_reg & ( (RC1_R_ctrl_ld & RC1_av_ld_byte2_data[3]) ) ) # ( !RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_br_cmp & ((RC1_W_alu_result[19])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[3])))) ) );


--RC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~21 at LABCELL_X22_Y6_N0
RC1L854 = ( RC1_W_alu_result[18] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[2])))) ) ) # ( !RC1_W_alu_result[18] & ( (RC1_av_ld_byte2_data[2] & RC1_R_ctrl_ld) ) );


--RC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~22 at LABCELL_X22_Y6_N39
RC1L853 = ( RC1_R_ctrl_br_cmp & ( RC1_R_ctrl_rd_ctl_reg & ( (RC1_av_ld_byte2_data[1] & RC1_R_ctrl_ld) ) ) ) # ( !RC1_R_ctrl_br_cmp & ( RC1_R_ctrl_rd_ctl_reg & ( (RC1_av_ld_byte2_data[1] & RC1_R_ctrl_ld) ) ) ) # ( RC1_R_ctrl_br_cmp & ( !RC1_R_ctrl_rd_ctl_reg & ( (RC1_av_ld_byte2_data[1] & RC1_R_ctrl_ld) ) ) ) # ( !RC1_R_ctrl_br_cmp & ( !RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (RC1_W_alu_result[17])) # (RC1_R_ctrl_ld & ((RC1_av_ld_byte2_data[1]))) ) ) );


--RC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~23 at LABCELL_X22_Y6_N57
RC1L861 = ( RC1_W_alu_result[25] & ( RC1_av_ld_byte3_data[1] & ( ((!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp)) # (RC1_R_ctrl_ld) ) ) ) # ( !RC1_W_alu_result[25] & ( RC1_av_ld_byte3_data[1] & ( RC1_R_ctrl_ld ) ) ) # ( RC1_W_alu_result[25] & ( !RC1_av_ld_byte3_data[1] & ( (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_ld & !RC1_R_ctrl_br_cmp)) ) ) );


--RC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~24 at MLABCELL_X21_Y6_N36
RC1L859 = ( RC1_W_alu_result[23] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1L952Q)))) ) ) # ( !RC1_W_alu_result[23] & ( (RC1_R_ctrl_ld & RC1L952Q) ) );


--RC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~25 at MLABCELL_X21_Y6_N39
RC1L863 = ( RC1_av_ld_byte3_data[3] & ( ((!RC1_R_ctrl_rd_ctl_reg & (RC1_W_alu_result[27] & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte3_data[3] & ( (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_ld & (RC1_W_alu_result[27] & !RC1_R_ctrl_br_cmp))) ) );


--RC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~26 at LABCELL_X22_Y6_N15
RC1L862 = ( RC1_R_ctrl_br_cmp & ( RC1_W_alu_result[26] & ( (RC1_av_ld_byte3_data[2] & RC1_R_ctrl_ld) ) ) ) # ( !RC1_R_ctrl_br_cmp & ( RC1_W_alu_result[26] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg)) # (RC1_R_ctrl_ld & ((RC1_av_ld_byte3_data[2]))) ) ) ) # ( RC1_R_ctrl_br_cmp & ( !RC1_W_alu_result[26] & ( (RC1_av_ld_byte3_data[2] & RC1_R_ctrl_ld) ) ) ) # ( !RC1_R_ctrl_br_cmp & ( !RC1_W_alu_result[26] & ( (RC1_av_ld_byte3_data[2] & RC1_R_ctrl_ld) ) ) );


--RC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27 at MLABCELL_X21_Y6_N18
RC1L865 = ( RC1_W_alu_result[29] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_br_cmp & (!RC1_R_ctrl_rd_ctl_reg))) # (RC1_R_ctrl_ld & (((RC1L997Q)))) ) ) # ( !RC1_W_alu_result[29] & ( (RC1_R_ctrl_ld & RC1L997Q) ) );


--RC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28 at MLABCELL_X21_Y6_N57
RC1L864 = ( RC1_R_ctrl_rd_ctl_reg & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[4]) ) ) # ( !RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_br_cmp & ((RC1_W_alu_result[28])))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[4])))) ) );


--RC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29 at MLABCELL_X21_Y6_N21
RC1L867 = ( RC1_R_ctrl_rd_ctl_reg & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[7]) ) ) # ( !RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_br_cmp & (RC1_W_alu_result[31]))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[7])))) ) );


--RC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30 at LABCELL_X22_Y6_N18
RC1L866 = ( RC1_R_ctrl_br_cmp & ( RC1_W_alu_result[30] & ( (RC1L999Q & RC1_R_ctrl_ld) ) ) ) # ( !RC1_R_ctrl_br_cmp & ( RC1_W_alu_result[30] & ( (!RC1_R_ctrl_ld & ((!RC1_R_ctrl_rd_ctl_reg))) # (RC1_R_ctrl_ld & (RC1L999Q)) ) ) ) # ( RC1_R_ctrl_br_cmp & ( !RC1_W_alu_result[30] & ( (RC1L999Q & RC1_R_ctrl_ld) ) ) ) # ( !RC1_R_ctrl_br_cmp & ( !RC1_W_alu_result[30] & ( (RC1L999Q & RC1_R_ctrl_ld) ) ) );


--RC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17 at MLABCELL_X15_Y7_N18
RC1L613 = ( !RC1_D_iw[11] & ( RC1_D_iw[12] & ( (RC1_D_iw[16] & (RC1_D_iw[14] & (RC1_D_iw[13] & !RC1_D_iw[15]))) ) ) );


--RC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at MLABCELL_X15_Y7_N33
RC1_D_op_wrctl = ( RC1L613 & ( RC1L583 ) );


--ZC1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at MLABCELL_X6_Y3_N54
ZC1L13 = ( UC1L136Q & ( !UC1_address[1] & ( (UC1_debugaccess & (!UC1_address[2] & (ZC1L1 & UC1_address[0]))) ) ) );


--LB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X8_Y4_N31
--register power-up is low

LB1_b_full = DFFEAS(LB1L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X9_Y4_N10
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X9_Y4_N2
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X9_Y4_N8
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X9_Y4_N5
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--U1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at MLABCELL_X8_Y4_N36
U1L57 = ( PB1_counter_reg_bit[0] & ( PB1_counter_reg_bit[3] ) ) # ( !PB1_counter_reg_bit[0] & ( (PB1_counter_reg_bit[3] & ((PB1_counter_reg_bit[1]) # (PB1_counter_reg_bit[2]))) ) );


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X9_Y4_N17
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X9_Y4_N14
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--U1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X9_Y4_N18
U1L58 = ( !PB1_counter_reg_bit[4] & ( (!LB1_b_full & (!U1L57 & !PB1_counter_reg_bit[5])) ) );


--CB1L63Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X9_Y2_N50
--register power-up is low

CB1L63Q = AMPP_FUNCTION(A1L123, CB1L62, !Z1_r_sync_rst);


--U1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X9_Y2_N45
U1L85 = ( U1_read_0 & ( (CB1L63Q & LB2L14Q) ) ) # ( !U1_read_0 & ( ((CB1L63Q & LB2L14Q)) # (U1_pause_irq) ) );


--U1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X7_Y4_N18
U1L59 = ( PB2_counter_reg_bit[0] & ( U1L22 & ( U1L18 ) ) ) # ( !PB2_counter_reg_bit[0] & ( U1L22 & ( U1L18 ) ) ) # ( PB2_counter_reg_bit[0] & ( !U1L22 & ( U1L18 ) ) ) # ( !PB2_counter_reg_bit[0] & ( !U1L22 & ( (U1L18 & U1L26) ) ) );


--U1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X7_Y4_N24
U1L60 = ( !U1L2 & ( (!U1L14 & (!U1L6 & (!U1L59 & !U1L10))) ) );


--RC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1 at LABCELL_X17_Y9_N36
RC1L243 = ( RC1L583 & ( RC1L242 ) ) # ( RC1L583 & ( !RC1L242 & ( (RC1L596) # (RC1L598) ) ) );


--RC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at MLABCELL_X15_Y9_N15
RC1_R_ctrl_rot_right_nxt = ( RC1L597 & ( RC1L583 ) );


--RC1L482 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19 at LABCELL_X24_Y7_N24
RC1L482 = ( RC1L402 & ( (RC1_E_shift_rot_result[30]) # (RC1_R_ctrl_shift_rot_right) ) ) # ( !RC1L402 & ( (!RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[30]) ) );


--ZC1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X6_Y3_N7
--register power-up is low

ZC1_oci_ienable[31] = DFFEAS(ZC1L8, GLOBAL(A1L123), !Z1_r_sync_rst,  , ZC1L13,  ,  ,  ,  );


--ZC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1 at MLABCELL_X6_Y3_N12
ZC1L10 = (UC1_address[0] & (ZC1L2 & ZC1_oci_ienable[31]));


--RC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X16_Y6_N45
RC1L566 = ( RC1L233 & ( RC1_D_iw[4] ) ) # ( !RC1L233 & ( (!RC1L235) # (RC1_D_iw[4]) ) );


--RC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1 at LABCELL_X11_Y8_N48
RC1L389 = ( RC1L130 & ( (!RC1L236 & ((RC1L234))) # (RC1L236 & ((!RC1L234) # (RC1L122))) ) ) # ( !RC1L130 & ( (!RC1L236 $ (!RC1L234)) # (RC1L122) ) );


--MD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X1_Y4_N50
--register power-up is low

MD1_jdo[19] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[19],  ,  , VCC);


--MD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X1_Y4_N53
--register power-up is low

MD1_jdo[18] = DFFEAS(MD1L34, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--CD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X4_Y5_N24
CD1L2 = ( MD1_jdo[19] ) # ( !MD1_jdo[19] & ( (!MD1_jdo[18] & CD1_break_on_reset) ) );


--QD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X15_Y5_N19
--register power-up is low

QD1_din_s1 = DFFEAS(QD1L2, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X8_Y7_N43
--register power-up is low

UC1_writedata[3] = DFFEAS(UB1L24, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZC1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at MLABCELL_X6_Y3_N0
ZC1L12 = ( UC1_writedata[3] & ( (ZC1_oci_single_step_mode) # (ZC1L14) ) ) # ( !UC1_writedata[3] & ( (!ZC1L14 & ZC1_oci_single_step_mode) ) );


--RC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X13_Y7_N45
RC1L567 = ( RC1L236 & ( (!RC1L234 & (XC2_q_b[0])) # (RC1L234 & ((XC2_q_b[8]))) ) ) # ( !RC1L236 & ( (!RC1L234 & ((XC2_q_b[0]))) # (RC1L234 & (XC2_q_b[24])) ) );


--RC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at LABCELL_X11_Y8_N51
RC1L390 = ( RC1L130 & ( (!RC1L236 $ (!RC1L234)) # (RC1L122) ) ) # ( !RC1L130 & ( (!RC1L236 & ((RC1L234))) # (RC1L236 & ((!RC1L234) # (RC1L122))) ) );


--RC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X13_Y7_N15
RC1L568 = ( RC1L236 & ( (!RC1L234 & ((XC2_q_b[1]))) # (RC1L234 & (XC2_q_b[9])) ) ) # ( !RC1L236 & ( (!RC1L234 & ((XC2_q_b[1]))) # (RC1L234 & (XC2_q_b[25])) ) );


--RC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X13_Y7_N30
RC1L569 = ( RC1L236 & ( (!RC1L234 & ((XC2_q_b[2]))) # (RC1L234 & (XC2_q_b[10])) ) ) # ( !RC1L236 & ( (!RC1L234 & (XC2_q_b[2])) # (RC1L234 & ((XC2_q_b[26]))) ) );


--YD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X8_Y3_N59
--register power-up is low

YD1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123), !Z1L13,  ,  , YD1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--RC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3 at LABCELL_X11_Y8_N6
RC1L388 = ( RC1L130 & ( (!RC1L122) # (!RC1L236 $ (!RC1L234)) ) ) # ( !RC1L130 & ( (!RC1L236 & ((RC1L234))) # (RC1L236 & ((!RC1L122) # (!RC1L234))) ) );


--UC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at MLABCELL_X6_Y3_N51
UC1L79 = ( UC1_address[0] & ( (ZC1_oci_ienable[31] & ZC1L2) ) ) # ( !UC1_address[0] & ( (ZC1L2 & CD1_monitor_ready) ) );


--CD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X6_Y3_N44
--register power-up is low

CD1_monitor_go = DFFEAS(CD1L8, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--UC1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at MLABCELL_X6_Y3_N45
UC1L80 = ( UC1_address[0] & ( (ZC1_oci_ienable[31] & ZC1L2) ) ) # ( !UC1_address[0] & ( (CD1_monitor_go & ZC1L2) ) );


--UC1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at MLABCELL_X6_Y3_N24
UC1L81 = ( ZC1_oci_single_step_mode & ( (ZC1L2 & ((!UC1_address[0]) # (ZC1_oci_ienable[31]))) ) ) # ( !ZC1_oci_single_step_mode & ( (ZC1L2 & (ZC1_oci_ienable[31] & UC1_address[0])) ) );


--RC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X8_Y7_N25
--register power-up is low

RC1_d_writedata[27] = DFFEAS(RC1L570, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~27 at MLABCELL_X8_Y7_N12
UB2L52 = ( RC1_d_writedata[27] & ( UB2_saved_grant[0] ) );


--RC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X19_Y7_N44
--register power-up is low

RC1_d_writedata[28] = DFFEAS(RC1L571, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~28 at LABCELL_X19_Y7_N45
UB2L53 = ( RC1_d_writedata[28] & ( UB2_saved_grant[0] ) );


--RC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X19_Y5_N5
--register power-up is low

RC1_d_writedata[29] = DFFEAS(RC1L572, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~29 at LABCELL_X19_Y5_N57
UB2L54 = ( UB2_saved_grant[0] & ( RC1_d_writedata[29] ) );


--RC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X19_Y5_N41
--register power-up is low

RC1_d_writedata[30] = DFFEAS(RC1L573, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~30 at LABCELL_X19_Y5_N36
UB2L55 = ( RC1_d_writedata[30] & ( UB2_saved_grant[0] ) );


--RC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X19_Y5_N10
--register power-up is low

RC1_d_writedata[31] = DFFEAS(RC1L574, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~31 at LABCELL_X11_Y8_N18
UB2L56 = ( RC1_d_writedata[31] & ( UB2_saved_grant[0] ) );


--U1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X9_Y4_N31
--register power-up is low

U1_ac = DFFEAS(U1L63, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_readdata[7] is nios_system:u0|nios_system_switches:switches|readdata[7] at FF_X12_Y2_N22
--register power-up is low

AB1_readdata[7] = DFFEAS(AB1_read_mux_out[7], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X7_Y2_N38
--register power-up is low

U1_rvalid = DFFEAS(U1L90, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L988 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~0 at LABCELL_X19_Y6_N54
RC1L988 = ( XD1_q_a[23] & ( RC1L989 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L699 & (RC1L874))) ) ) ) # ( !XD1_q_a[23] & ( RC1L989 & ( (!RC1L699 & (RC1L874 & RC1_av_ld_aligning_data)) ) ) ) # ( XD1_q_a[23] & ( !RC1L989 & ( ((!RC1_av_ld_aligning_data) # (RC1L874)) # (RC1L699) ) ) ) # ( !XD1_q_a[23] & ( !RC1L989 & ( ((!RC1_av_ld_aligning_data) # (RC1L874)) # (RC1L699) ) ) );


--U1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X9_Y4_N25
--register power-up is low

U1_woverflow = DFFEAS(U1L95, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20 at LABCELL_X24_Y7_N6
RC1L470 = ( RC1_E_shift_rot_result[18] & ( (!RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[20]) ) ) # ( !RC1_E_shift_rot_result[18] & ( (RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[20]) ) );


--FC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at MLABCELL_X15_Y6_N51
FC1L26 = ( XB3_av_readdata_pre[24] & ( ((SB3L1 & XD1_q_a[24])) # (SB2L1) ) ) # ( !XB3_av_readdata_pre[24] & ( (SB3L1 & XD1_q_a[24]) ) );


--ND1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X2_Y3_N21
ND1L5 = (!N1_irf_reg[2][1] & !N1_irf_reg[2][0]);


--ND1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X1_Y4_N6
ND1L66 = ( CD1_monitor_error & ( (!LD1L3 & (ND1L5)) # (LD1L3 & ((ND1_sr[35]))) ) ) # ( !CD1_monitor_error & ( (LD1L3 & ND1_sr[35]) ) );


--ND1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~19 at LABCELL_X1_Y3_N54
ND1L31 = ( !N1_virtual_ir_scan_reg & ( N1_irf_reg[2][1] & ( (H1_splitter_nodes_receive_1[3] & (((!N1_irf_reg[2][0] & Q1_state[3])) # (Q1_state[4]))) ) ) ) # ( !N1_virtual_ir_scan_reg & ( !N1_irf_reg[2][1] & ( (H1_splitter_nodes_receive_1[3] & ((Q1_state[3]) # (Q1_state[4]))) ) ) );


--ND1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X1_Y6_N15
ND1L67 = ( AD1_break_readreg[16] & ( KD1_MonDReg[16] & ( (!LD1L3) # (ND1_sr[18]) ) ) ) # ( !AD1_break_readreg[16] & ( KD1_MonDReg[16] & ( (!LD1L3 & ((!N1_irf_reg[2][1]))) # (LD1L3 & (ND1_sr[18])) ) ) ) # ( AD1_break_readreg[16] & ( !KD1_MonDReg[16] & ( (!LD1L3 & ((N1_irf_reg[2][1]))) # (LD1L3 & (ND1_sr[18])) ) ) ) # ( !AD1_break_readreg[16] & ( !KD1_MonDReg[16] & ( (LD1L3 & ND1_sr[18]) ) ) );


--ND1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~21 at LABCELL_X1_Y3_N21
ND1L32 = ( !N1_irf_reg[2][1] & ( (N1_irf_reg[2][0] & (((!H1_splitter_nodes_receive_1[3]) # (!Q1_state[4])) # (N1_virtual_ir_scan_reg))) ) );


--key0_d3[1] is key0_d3[1] at FF_X13_Y2_N49
--register power-up is low

key0_d3[1] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , key0_d2[1],  ,  , VCC);


--Y1_read_mux_out[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[1] at LABCELL_X13_Y2_N54
Y1_read_mux_out[1] = ( !RC1_W_alu_result[2] & ( (!RC1_W_alu_result[3] & key0_d3[1]) ) );


--CB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X4_Y2_N29
--register power-up is low

CB1_wdata[1] = AMPP_FUNCTION(A1L105, CB1L98, !N1_clr_reg, CB1L97);


--AB1_read_mux_out[1] is nios_system:u0|nios_system_switches:switches|read_mux_out[1] at LABCELL_X13_Y2_N33
AB1_read_mux_out[1] = ( sw_d2[1] & ( (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]) ) );


--key0_d3[2] is key0_d3[2] at FF_X13_Y5_N22
--register power-up is low

key0_d3[2] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , key0_d2[2],  ,  , VCC);


--Y1_read_mux_out[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[2] at LABCELL_X13_Y2_N0
Y1_read_mux_out[2] = (!RC1_W_alu_result[3] & (!RC1_W_alu_result[2] & key0_d3[2]));


--CB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X4_Y2_N7
--register power-up is low

CB1_wdata[2] = AMPP_FUNCTION(A1L105, CB1L100, !N1_clr_reg, CB1L97);


--AB1_read_mux_out[2] is nios_system:u0|nios_system_switches:switches|read_mux_out[2] at LABCELL_X13_Y2_N3
AB1_read_mux_out[2] = ( sw_d2[2] & ( (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]) ) );


--key0_d3[3] is key0_d3[3] at FF_X12_Y2_N49
--register power-up is low

key0_d3[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , key0_d2[3],  ,  , VCC);


--Y1_read_mux_out[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[3] at LABCELL_X12_Y2_N0
Y1_read_mux_out[3] = (!RC1_W_alu_result[3] & (!RC1_W_alu_result[2] & key0_d3[3]));


--CB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X4_Y2_N10
--register power-up is low

CB1_wdata[3] = AMPP_FUNCTION(A1L105, CB1L102, !N1_clr_reg, CB1L97);


--AB1_read_mux_out[3] is nios_system:u0|nios_system_switches:switches|read_mux_out[3] at LABCELL_X12_Y2_N3
AB1_read_mux_out[3] = (!RC1_W_alu_result[3] & (!RC1_W_alu_result[2] & sw_d2[3]));


--CB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X4_Y2_N49
--register power-up is low

CB1_wdata[4] = AMPP_FUNCTION(A1L105, CB1L104, !N1_clr_reg, CB1L97);


--AB1_read_mux_out[4] is nios_system:u0|nios_system_switches:switches|read_mux_out[4] at LABCELL_X12_Y2_N18
AB1_read_mux_out[4] = (!RC1_W_alu_result[3] & (!RC1_W_alu_result[2] & sw_d2[4]));


--CB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X4_Y2_N46
--register power-up is low

CB1_wdata[5] = AMPP_FUNCTION(A1L105, CB1L106, !N1_clr_reg, CB1L97);


--AB1_read_mux_out[5] is nios_system:u0|nios_system_switches:switches|read_mux_out[5] at LABCELL_X12_Y2_N9
AB1_read_mux_out[5] = (!RC1_W_alu_result[3] & (!RC1_W_alu_result[2] & sw_d2[5]));


--CB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X4_Y2_N43
--register power-up is low

CB1_wdata[6] = AMPP_FUNCTION(A1L105, CB1L108, !N1_clr_reg, CB1L97);


--AB1_read_mux_out[6] is nios_system:u0|nios_system_switches:switches|read_mux_out[6] at LABCELL_X12_Y2_N57
AB1_read_mux_out[6] = (!RC1_W_alu_result[3] & (!RC1_W_alu_result[2] & sw_d2[6]));


--U1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X9_Y4_N21
U1L79 = ( !U1L72Q & ( (!LB1_b_full & (!RC1_W_alu_result[2] & (XB1L36 & U1L64))) ) );


--LB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at MLABCELL_X8_Y4_N42
LB1L6 = ( !PB1L31Q & ( (!PB1_counter_reg_bit[5] & (!PB1_counter_reg_bit[2] & !PB1_counter_reg_bit[1])) ) );


--LB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at MLABCELL_X8_Y4_N45
LB1L7 = ( LB1L6 & ( (!PB1_counter_reg_bit[3] & (U1L87 & PB1_counter_reg_bit[0])) ) );


--LB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at MLABCELL_X8_Y4_N24
LB1L8 = ( LB1_b_full ) # ( !LB1_b_full & ( ((!LB1L7 & LB1_b_non_empty)) # (U1_fifo_wr) ) );


--LB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at MLABCELL_X8_Y4_N27
LB2L1 = ( !PB2_counter_reg_bit[3] & ( (!PB2L33Q & (!PB2L35Q & !U1_wr_rfifo)) ) );


--LB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at MLABCELL_X8_Y4_N51
LB2L2 = (!PB2_counter_reg_bit[0]) # (((!LB2L1) # (PB2L30Q)) # (PB2_counter_reg_bit[1]));


--LB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X7_Y4_N54
LB2L3 = ( XB1L35 & ( !U1_wr_rfifo $ (((!U1L75) # ((!LB2L14Q) # (!XB1L36)))) ) ) # ( !XB1L35 & ( U1_wr_rfifo ) );


--CB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X7_Y2_N59
--register power-up is low

CB1_write1 = AMPP_FUNCTION(A1L123, CB1L120Q, !Z1_r_sync_rst, GND);


--CB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X7_Y2_N56
--register power-up is low

CB1_write2 = AMPP_FUNCTION(A1L123, CB1_write1, !Z1_r_sync_rst, GND);


--CB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X7_Y2_N54
CB1L2 = AMPP_FUNCTION(!CB1_write2, !CB1_write1);


--CB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X4_Y2_N58
--register power-up is low

CB1_write_valid = AMPP_FUNCTION(A1L105, CB1L118, !N1_clr_reg, CB1L115);


--CB1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X7_Y2_N48
CB1L60 = AMPP_FUNCTION(!CB1L2, !CB1_write_stalled, !CB1_rst2, !CB1_write_valid, !CB1L61Q, !U1_t_dav);


--CB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X3_Y4_N2
--register power-up is low

CB1_td_shift[5] = AMPP_FUNCTION(A1L105, CB1L88, !N1_clr_reg, CB1L68);


--CB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at MLABCELL_X3_Y4_N18
CB1L87 = AMPP_FUNCTION(!CB1_count[9], !CB1_td_shift[5], !CB1L83, !Q1_state[4], !CB1_rdata[2]);


--ND1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at LABCELL_X1_Y6_N57
ND1L68 = ( AD1_break_readreg[24] & ( (!LD1L3 & (((KD1_MonDReg[24])) # (N1_irf_reg[2][1]))) # (LD1L3 & (((ND1_sr[26])))) ) ) # ( !AD1_break_readreg[24] & ( (!LD1L3 & (!N1_irf_reg[2][1] & ((KD1_MonDReg[24])))) # (LD1L3 & (((ND1_sr[26])))) ) );


--KD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X2_Y5_N10
--register power-up is low

KD1_MonDReg[4] = DFFEAS(KD1L116, GLOBAL(A1L123),  ,  , KD1L50,  ,  ,  ,  );


--ND1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at LABCELL_X1_Y5_N24
ND1L69 = ( ND1_sr[6] & ( ((!N1_irf_reg[2][1] & ((KD1_MonDReg[4]))) # (N1_irf_reg[2][1] & (AD1_break_readreg[4]))) # (LD1L3) ) ) # ( !ND1_sr[6] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & ((KD1_MonDReg[4]))) # (N1_irf_reg[2][1] & (AD1_break_readreg[4])))) ) );


--MD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X1_Y5_N56
--register power-up is low

MD1_jdo[6] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[6],  ,  , VCC);


--UC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X3_Y4_N16
--register power-up is low

UC1_writedata[2] = DFFEAS(UB1L25, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at MLABCELL_X6_Y5_N39
KD1L158 = ( KD1_MonDReg[2] & ( (UC1_writedata[2]) # (KD1_jtag_ram_access) ) ) # ( !KD1_MonDReg[2] & ( (!KD1_jtag_ram_access & UC1_writedata[2]) ) );


--UB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~2 at LABCELL_X13_Y7_N0
UB1L23 = (UB1_saved_grant[0] & RC1_d_writedata[1]);


--QD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X1_Y3_N29
--register power-up is low

QD4_din_s1 = DFFEAS(LD1L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--QD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X1_Y3_N40
--register power-up is low

QD5_din_s1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , LD1_virtual_state_uir,  ,  , VCC);


--YD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X8_Y3_N35
--register power-up is low

YD2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , YD2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--ND1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X1_Y6_N20
--register power-up is low

ND1_sr[31] = DFFEAS(ND1L48, A1L105,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X1_Y4_N11
--register power-up is low

ND1_sr[33] = DFFEAS(ND1L83, A1L105,  ,  , ND1L31,  ,  ,  ,  );


--ND1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at LABCELL_X1_Y6_N0
ND1L70 = ( AD1_break_readreg[25] & ( (!LD1L3 & (((KD1_MonDReg[25])) # (N1_irf_reg[2][1]))) # (LD1L3 & (((ND1_sr[27])))) ) ) # ( !AD1_break_readreg[25] & ( (!LD1L3 & (!N1_irf_reg[2][1] & (KD1_MonDReg[25]))) # (LD1L3 & (((ND1_sr[27])))) ) );


--ND1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X1_Y6_N6
ND1L71 = ( ND1_sr[29] & ( ((!N1_irf_reg[2][1] & ((KD1L105Q))) # (N1_irf_reg[2][1] & (AD1_break_readreg[27]))) # (LD1L3) ) ) # ( !ND1_sr[29] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & ((KD1L105Q))) # (N1_irf_reg[2][1] & (AD1_break_readreg[27])))) ) );


--ND1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at LABCELL_X1_Y6_N3
ND1L72 = ( AD1_break_readreg[26] & ( (!LD1L3 & (((KD1_MonDReg[26])) # (N1_irf_reg[2][1]))) # (LD1L3 & (((ND1_sr[28])))) ) ) # ( !AD1_break_readreg[26] & ( (!LD1L3 & (!N1_irf_reg[2][1] & ((KD1_MonDReg[26])))) # (LD1L3 & (((ND1_sr[28])))) ) );


--CD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X7_Y3_N3
CD1L6 = ( CD1_monitor_error & ( MD1_jdo[25] & ( !MD1_take_action_ocimem_a ) ) ) # ( !CD1_monitor_error & ( MD1_jdo[25] & ( (UC1_writedata[1] & (ZC1L14 & !MD1_take_action_ocimem_a)) ) ) ) # ( CD1_monitor_error & ( !MD1_jdo[25] ) ) # ( !CD1_monitor_error & ( !MD1_jdo[25] & ( (UC1_writedata[1] & ZC1L14) ) ) );


--RC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X7_Y7_N3
RC1L353 = ( RC1L601 & ( !RC1L584 & ( (!RC1L583 & !RC1L585) ) ) ) # ( !RC1L601 & ( !RC1L584 & ( (!RC1L585 & ((!RC1L599) # (!RC1L583))) ) ) );


--RC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X9_Y7_N24
RC1L354 = ( RC1L595 & ( RC1_R_valid ) ) # ( !RC1L595 & ( (RC1_R_valid & ((!RC1L353) # (RC1L589))) ) );


--RC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~18 at LABCELL_X23_Y7_N21
RC1L337 = ( RC1_E_shift_rot_result[24] & ( RC1L380 & ( ((RC1_R_ctrl_shift_rot) # (RC1L150)) # (RC1_R_ctrl_logic) ) ) ) # ( !RC1_E_shift_rot_result[24] & ( RC1L380 & ( (!RC1_R_ctrl_shift_rot & ((RC1L150) # (RC1_R_ctrl_logic))) ) ) ) # ( RC1_E_shift_rot_result[24] & ( !RC1L380 & ( ((!RC1_R_ctrl_logic & RC1L150)) # (RC1_R_ctrl_shift_rot) ) ) ) # ( !RC1_E_shift_rot_result[24] & ( !RC1L380 & ( (!RC1_R_ctrl_logic & (RC1L150 & !RC1_R_ctrl_shift_rot)) ) ) );


--RC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~19 at LABCELL_X23_Y7_N24
RC1L335 = ( RC1_E_shift_rot_result[22] & ( RC1_R_ctrl_shift_rot ) ) # ( RC1_E_shift_rot_result[22] & ( !RC1_R_ctrl_shift_rot & ( (!RC1_R_ctrl_logic & (RC1L154)) # (RC1_R_ctrl_logic & ((RC1L378))) ) ) ) # ( !RC1_E_shift_rot_result[22] & ( !RC1_R_ctrl_shift_rot & ( (!RC1_R_ctrl_logic & (RC1L154)) # (RC1_R_ctrl_logic & ((RC1L378))) ) ) );


--RC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~20 at LABCELL_X23_Y7_N57
RC1L334 = ( RC1L377 & ( (!RC1_R_ctrl_shift_rot & (((RC1L158)) # (RC1_R_ctrl_logic))) # (RC1_R_ctrl_shift_rot & (((RC1L435Q)))) ) ) # ( !RC1L377 & ( (!RC1_R_ctrl_shift_rot & (!RC1_R_ctrl_logic & ((RC1L158)))) # (RC1_R_ctrl_shift_rot & (((RC1L435Q)))) ) );


--RC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~21 at LABCELL_X23_Y7_N54
RC1L333 = ( RC1L433Q & ( ((!RC1_R_ctrl_logic & (RC1L162)) # (RC1_R_ctrl_logic & ((RC1L376)))) # (RC1_R_ctrl_shift_rot) ) ) # ( !RC1L433Q & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic & (RC1L162)) # (RC1_R_ctrl_logic & ((RC1L376))))) ) );


--RC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~22 at LABCELL_X23_Y7_N51
RC1L332 = ( RC1_E_shift_rot_result[19] & ( RC1_R_ctrl_shift_rot ) ) # ( RC1_E_shift_rot_result[19] & ( !RC1_R_ctrl_shift_rot & ( (!RC1_R_ctrl_logic & ((RC1L166))) # (RC1_R_ctrl_logic & (RC1L375)) ) ) ) # ( !RC1_E_shift_rot_result[19] & ( !RC1_R_ctrl_shift_rot & ( (!RC1_R_ctrl_logic & ((RC1L166))) # (RC1_R_ctrl_logic & (RC1L375)) ) ) );


--RC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~23 at LABCELL_X23_Y7_N6
RC1L331 = ( RC1_E_shift_rot_result[18] & ( RC1_R_ctrl_shift_rot ) ) # ( RC1_E_shift_rot_result[18] & ( !RC1_R_ctrl_shift_rot & ( (!RC1_R_ctrl_logic & ((RC1L170))) # (RC1_R_ctrl_logic & (RC1L374)) ) ) ) # ( !RC1_E_shift_rot_result[18] & ( !RC1_R_ctrl_shift_rot & ( (!RC1_R_ctrl_logic & ((RC1L170))) # (RC1_R_ctrl_logic & (RC1L374)) ) ) );


--RC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~24 at LABCELL_X22_Y6_N24
RC1L330 = ( RC1L429Q & ( RC1L373 & ( ((RC1L174) # (RC1_R_ctrl_logic)) # (RC1_R_ctrl_shift_rot) ) ) ) # ( !RC1L429Q & ( RC1L373 & ( (!RC1_R_ctrl_shift_rot & ((RC1L174) # (RC1_R_ctrl_logic))) ) ) ) # ( RC1L429Q & ( !RC1L373 & ( ((!RC1_R_ctrl_logic & RC1L174)) # (RC1_R_ctrl_shift_rot) ) ) ) # ( !RC1L429Q & ( !RC1L373 & ( (!RC1_R_ctrl_shift_rot & (!RC1_R_ctrl_logic & RC1L174)) ) ) );


--FC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at MLABCELL_X15_Y6_N48
FC1L27 = ( XB3_av_readdata_pre[25] & ( ((SB3L1 & XD1_q_a[25])) # (SB2L1) ) ) # ( !XB3_av_readdata_pre[25] & ( (SB3L1 & XD1_q_a[25]) ) );


--RC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~26 at MLABCELL_X25_Y7_N54
RC1L381 = ( RC1_E_src2[25] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[25]))) ) ) # ( !RC1_E_src2[25] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[25])) # (RC1_R_logic_op[1] & ((RC1_E_src1[25]))) ) );


--RC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~25 at LABCELL_X23_Y7_N39
RC1L338 = ( RC1_E_shift_rot_result[25] & ( ((!RC1_R_ctrl_logic & (RC1L178)) # (RC1_R_ctrl_logic & ((RC1L381)))) # (RC1_R_ctrl_shift_rot) ) ) # ( !RC1_E_shift_rot_result[25] & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic & (RC1L178)) # (RC1_R_ctrl_logic & ((RC1L381))))) ) );


--RC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~27 at MLABCELL_X25_Y7_N57
RC1L379 = ( RC1_E_src2[23] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[23]))) ) ) # ( !RC1_E_src2[23] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[23])) # (RC1_R_logic_op[1] & ((RC1_E_src1[23]))) ) );


--RC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~26 at LABCELL_X23_Y7_N42
RC1L336 = ( RC1L379 & ( (!RC1_R_ctrl_shift_rot & (((RC1L182)) # (RC1_R_ctrl_logic))) # (RC1_R_ctrl_shift_rot & (((RC1L438Q)))) ) ) # ( !RC1L379 & ( (!RC1_R_ctrl_shift_rot & (!RC1_R_ctrl_logic & ((RC1L182)))) # (RC1_R_ctrl_shift_rot & (((RC1L438Q)))) ) );


--FC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11 at LABCELL_X13_Y6_N12
FC1L28 = ( XB3_av_readdata_pre[27] & ( ((SB3L1 & XD1_q_a[27])) # (SB2L1) ) ) # ( !XB3_av_readdata_pre[27] & ( (SB3L1 & XD1_q_a[27]) ) );


--RC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28 at MLABCELL_X25_Y7_N27
RC1L383 = ( RC1_E_src2[27] & ( !RC1_R_logic_op[1] $ (((!RC1_E_src1[27]) # (!RC1_R_logic_op[0]))) ) ) # ( !RC1_E_src2[27] & ( (!RC1_E_src1[27] & (!RC1_R_logic_op[1] & !RC1_R_logic_op[0])) # (RC1_E_src1[27] & (RC1_R_logic_op[1])) ) );


--RC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~27 at LABCELL_X23_Y7_N45
RC1L340 = ( RC1L186 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L383)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[27])))) ) ) # ( !RC1L186 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L383)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[27])))) ) );


--FC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12 at LABCELL_X13_Y6_N42
FC1L29 = ( FC1L23 ) # ( !FC1L23 & ( (!XB3_av_readdata_pre[26] & (SB3L1 & ((XD1_q_a[26])))) # (XB3_av_readdata_pre[26] & (((SB3L1 & XD1_q_a[26])) # (SB2L1))) ) );


--RC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~29 at MLABCELL_X25_Y7_N21
RC1L382 = ( RC1_E_src1[26] & ( RC1_E_src2[26] & ( !RC1_R_logic_op[0] $ (!RC1_R_logic_op[1]) ) ) ) # ( !RC1_E_src1[26] & ( RC1_E_src2[26] & ( RC1_R_logic_op[1] ) ) ) # ( RC1_E_src1[26] & ( !RC1_E_src2[26] & ( RC1_R_logic_op[1] ) ) ) # ( !RC1_E_src1[26] & ( !RC1_E_src2[26] & ( (!RC1_R_logic_op[0] & !RC1_R_logic_op[1]) ) ) );


--RC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~28 at LABCELL_X22_Y6_N33
RC1L339 = ( RC1_R_ctrl_shift_rot & ( RC1L442Q ) ) # ( !RC1_R_ctrl_shift_rot & ( RC1L442Q & ( (!RC1_R_ctrl_logic & (RC1L190)) # (RC1_R_ctrl_logic & ((RC1L382))) ) ) ) # ( !RC1_R_ctrl_shift_rot & ( !RC1L442Q & ( (!RC1_R_ctrl_logic & (RC1L190)) # (RC1_R_ctrl_logic & ((RC1L382))) ) ) );


--FC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13 at MLABCELL_X15_Y6_N18
FC1L30 = ( FC1L23 ) # ( !FC1L23 & ( (!SB3L1 & (SB2L1 & ((XB3_av_readdata_pre[29])))) # (SB3L1 & (((SB2L1 & XB3_av_readdata_pre[29])) # (XD1_q_a[29]))) ) );


--RC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~30 at MLABCELL_X25_Y7_N39
RC1L385 = ( RC1_E_src2[29] & ( !RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[29]))) ) ) # ( !RC1_E_src2[29] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[29])) # (RC1_R_logic_op[1] & ((RC1_E_src1[29]))) ) );


--RC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29 at LABCELL_X23_Y7_N36
RC1L342 = ( RC1L146 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L385)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[29])))) ) ) # ( !RC1L146 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L385)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[29])))) ) );


--FC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14 at LABCELL_X13_Y6_N15
FC1L31 = ( XD1_q_a[28] & ( ((SB2L1 & XB3_av_readdata_pre[28])) # (SB3L1) ) ) # ( !XD1_q_a[28] & ( (SB2L1 & XB3_av_readdata_pre[28]) ) );


--RC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~31 at MLABCELL_X25_Y7_N36
RC1L384 = (!RC1_E_src2[28] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[28])) # (RC1_R_logic_op[1] & ((RC1_E_src1[28]))))) # (RC1_E_src2[28] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[28])))));


--RC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30 at LABCELL_X22_Y6_N48
RC1L341 = ( RC1_R_ctrl_shift_rot & ( RC1L445Q ) ) # ( !RC1_R_ctrl_shift_rot & ( RC1L445Q & ( (!RC1_R_ctrl_logic & ((RC1L194))) # (RC1_R_ctrl_logic & (RC1L384)) ) ) ) # ( !RC1_R_ctrl_shift_rot & ( !RC1L445Q & ( (!RC1_R_ctrl_logic & ((RC1L194))) # (RC1_R_ctrl_logic & (RC1L384)) ) ) );


--FC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15 at MLABCELL_X15_Y6_N0
FC1L32 = ( SB3L1 & ( ((SB2L1 & XB3_av_readdata_pre[31])) # (XD1_q_a[31]) ) ) # ( !SB3L1 & ( (SB2L1 & XB3_av_readdata_pre[31]) ) );


--RC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31 at LABCELL_X23_Y8_N3
RC1L344 = ( RC1L450Q & ( ((!RC1_R_ctrl_logic & (RC1L134)) # (RC1_R_ctrl_logic & ((RC1L387)))) # (RC1_R_ctrl_shift_rot) ) ) # ( !RC1L450Q & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic & (RC1L134)) # (RC1_R_ctrl_logic & ((RC1L387))))) ) );


--FC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16 at MLABCELL_X15_Y6_N54
FC1L33 = ( FC1L23 ) # ( !FC1L23 & ( (!XD1_q_a[30] & (XB3_av_readdata_pre[30] & ((SB2L1)))) # (XD1_q_a[30] & (((XB3_av_readdata_pre[30] & SB2L1)) # (SB3L1))) ) );


--RC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32 at LABCELL_X22_Y6_N42
RC1L343 = ( RC1_R_ctrl_shift_rot & ( RC1L386 & ( RC1L448Q ) ) ) # ( !RC1_R_ctrl_shift_rot & ( RC1L386 & ( (RC1L142) # (RC1_R_ctrl_logic) ) ) ) # ( RC1_R_ctrl_shift_rot & ( !RC1L386 & ( RC1L448Q ) ) ) # ( !RC1_R_ctrl_shift_rot & ( !RC1L386 & ( (!RC1_R_ctrl_logic & RC1L142) ) ) );


--LB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at MLABCELL_X8_Y4_N39
LB1L3 = ( LB1_b_non_empty & ( (PB1_counter_reg_bit[5] & (PB1_counter_reg_bit[3] & (PB1L31Q & U1_fifo_wr))) ) );


--LB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at MLABCELL_X8_Y4_N30
LB1L4 = ( LB1_b_full & ( LB1L3 & ( !U1L87 ) ) ) # ( !LB1_b_full & ( LB1L3 & ( (PB1_counter_reg_bit[2] & (!U1L87 & (PB1_counter_reg_bit[1] & PB1_counter_reg_bit[0]))) ) ) ) # ( LB1_b_full & ( !LB1L3 & ( !U1L87 ) ) );


--LB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X9_Y4_N36
LB1L1 = ( LB1_b_non_empty & ( !U1_fifo_wr $ ((((CB1_r_ena1 & U1_r_val)) # (CB1_rvalid0))) ) ) # ( !LB1_b_non_empty & ( U1_fifo_wr ) );


--CB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X7_Y4_N53
--register power-up is low

CB1_jupdate1 = AMPP_FUNCTION(A1L123, CB1_jupdate, !Z1_r_sync_rst, GND);


--CB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X6_Y4_N23
--register power-up is low

CB1_jupdate2 = AMPP_FUNCTION(A1L123, CB1_jupdate1, !Z1_r_sync_rst, GND);


--CB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at MLABCELL_X6_Y4_N21
CB1L3 = AMPP_FUNCTION(!CB1_jupdate2, !CB1_jupdate1);


--CB1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X9_Y2_N48
CB1L62 = AMPP_FUNCTION(!CB1_write_valid, !CB1L3, !CB1_write_stalled, !CB1L2, !CB1_rst2, !U1_t_dav);


--RC1L481 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21 at LABCELL_X24_Y7_N54
RC1L481 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[29])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[31])));


--UC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X19_Y5_N19
--register power-up is low

UC1_writedata[22] = DFFEAS(UB1L26, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at MLABCELL_X6_Y5_N9
KD1L178 = ( UC1_writedata[22] & ( (!KD1_jtag_ram_access) # (KD1_MonDReg[22]) ) ) # ( !UC1_writedata[22] & ( (KD1_jtag_ram_access & KD1_MonDReg[22]) ) );


--UC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X11_Y8_N32
--register power-up is low

UC1_byteenable[2] = DFFEAS(UB1_src_data[34], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at LABCELL_X11_Y8_N3
KD1L153 = ( KD1_jtag_ram_access ) # ( !KD1_jtag_ram_access & ( UC1_byteenable[2] ) );


--ND1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X1_Y6_N39
ND1L73 = ( ND1_sr[22] & ( ((!N1_irf_reg[2][1] & ((KD1_MonDReg[20]))) # (N1_irf_reg[2][1] & (AD1_break_readreg[20]))) # (LD1L3) ) ) # ( !ND1_sr[22] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & ((KD1_MonDReg[20]))) # (N1_irf_reg[2][1] & (AD1_break_readreg[20])))) ) );


--ND1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X1_Y6_N36
ND1L74 = ( ND1_sr[21] & ( ((!N1_irf_reg[2][1] & (KD1_MonDReg[19])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[19])))) # (LD1L3) ) ) # ( !ND1_sr[21] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & (KD1_MonDReg[19])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[19]))))) ) );


--UB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~3 at MLABCELL_X8_Y7_N42
UB1L24 = (UB1_saved_grant[0] & RC1_d_writedata[3]);


--UC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X19_Y5_N44
--register power-up is low

UC1_writedata[23] = DFFEAS(UB1L27, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at MLABCELL_X6_Y5_N6
KD1L179 = ( UC1_writedata[23] & ( (!KD1_jtag_ram_access) # (KD1_MonDReg[23]) ) ) # ( !UC1_writedata[23] & ( (KD1_jtag_ram_access & KD1_MonDReg[23]) ) );


--UC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X13_Y7_N23
--register power-up is low

UC1_writedata[24] = DFFEAS(UB1L28, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at MLABCELL_X6_Y5_N48
KD1L180 = ( KD1_jtag_ram_access & ( KD1_MonDReg[24] ) ) # ( !KD1_jtag_ram_access & ( KD1_MonDReg[24] & ( UC1_writedata[24] ) ) ) # ( !KD1_jtag_ram_access & ( !KD1_MonDReg[24] & ( UC1_writedata[24] ) ) );


--UC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X11_Y8_N38
--register power-up is low

UC1_byteenable[3] = DFFEAS(UB1_src_data[35], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at MLABCELL_X8_Y7_N9
KD1L154 = ( UC1_byteenable[3] & ( KD1_jtag_ram_access ) ) # ( !UC1_byteenable[3] & ( KD1_jtag_ram_access ) ) # ( UC1_byteenable[3] & ( !KD1_jtag_ram_access ) );


--UC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X13_Y7_N4
--register power-up is low

UC1_writedata[25] = DFFEAS(UB1L29, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at MLABCELL_X6_Y5_N21
KD1L181 = ( KD1_MonDReg[25] & ( (UC1_writedata[25]) # (KD1_jtag_ram_access) ) ) # ( !KD1_MonDReg[25] & ( (!KD1_jtag_ram_access & UC1_writedata[25]) ) );


--UC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X13_Y7_N19
--register power-up is low

UC1_writedata[26] = DFFEAS(UB1L30, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at MLABCELL_X6_Y5_N24
KD1L182 = ( UC1_writedata[26] & ( (!KD1_jtag_ram_access) # (KD1_MonDReg[26]) ) ) # ( !UC1_writedata[26] & ( (KD1_jtag_ram_access & KD1_MonDReg[26]) ) );


--YD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X8_Y3_N38
--register power-up is low

YD1_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123), !Z1L13,  ,  , YD1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--CD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X8_Y3_N8
--register power-up is low

CD1_resetrequest = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_take_action_ocimem_a, MD1_jdo[22],  ,  , VCC);


--Z1L13 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 at MLABCELL_X8_Y3_N6
Z1L13 = (!key0_d3[0]) # (CD1_resetrequest);


--UC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X3_Y4_N58
--register power-up is low

UC1_writedata[11] = DFFEAS(UB1L31, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8 at MLABCELL_X6_Y5_N27
KD1L167 = ( KD1_MonDReg[11] & ( (UC1_writedata[11]) # (KD1_jtag_ram_access) ) ) # ( !KD1_MonDReg[11] & ( (!KD1_jtag_ram_access & UC1_writedata[11]) ) );


--UC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X11_Y8_N26
--register power-up is low

UC1_byteenable[1] = DFFEAS(UB1_src_data[33], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X11_Y8_N9
KD1L152 = ( UC1_byteenable[1] ) # ( !UC1_byteenable[1] & ( KD1_jtag_ram_access ) );


--KD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X2_Y5_N25
--register power-up is low

KD1_MonDReg[12] = DFFEAS(KD1L117, GLOBAL(A1L123),  ,  , KD1L50,  ,  ,  ,  );


--UC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X15_Y4_N49
--register power-up is low

UC1_writedata[12] = DFFEAS(UB1L32, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9 at MLABCELL_X6_Y5_N57
KD1L168 = ( KD1_jtag_ram_access & ( UC1_writedata[12] & ( KD1_MonDReg[12] ) ) ) # ( !KD1_jtag_ram_access & ( UC1_writedata[12] ) ) # ( KD1_jtag_ram_access & ( !UC1_writedata[12] & ( KD1_MonDReg[12] ) ) );


--UC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X8_Y7_N50
--register power-up is low

UC1_writedata[13] = DFFEAS(UB1L33, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10 at MLABCELL_X8_Y7_N51
KD1L169 = ( KD1_MonDReg[13] & ( (KD1_jtag_ram_access) # (UC1_writedata[13]) ) ) # ( !KD1_MonDReg[13] & ( (UC1_writedata[13] & !KD1_jtag_ram_access) ) );


--UC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X7_Y3_N35
--register power-up is low

UC1_writedata[14] = DFFEAS(UB1L34, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 at LABCELL_X1_Y3_N9
KD1L170 = ( KD1_MonDReg[14] & ( (UC1_writedata[14]) # (KD1_jtag_ram_access) ) ) # ( !KD1_MonDReg[14] & ( (!KD1_jtag_ram_access & UC1_writedata[14]) ) );


--KD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X7_Y5_N1
--register power-up is low

KD1_MonDReg[15] = DFFEAS(KD1L78, GLOBAL(A1L123),  ,  , KD1L77,  ,  ,  ,  );


--UC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X11_Y8_N55
--register power-up is low

UC1_writedata[15] = DFFEAS(UB1L35, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 at MLABCELL_X3_Y3_N36
KD1L171 = ( KD1_jtag_ram_access & ( KD1_MonDReg[15] ) ) # ( !KD1_jtag_ram_access & ( UC1_writedata[15] ) );


--UC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X8_Y7_N46
--register power-up is low

UC1_writedata[16] = DFFEAS(UB1L36, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13 at MLABCELL_X6_Y5_N42
KD1L172 = ( UC1_writedata[16] & ( (!KD1_jtag_ram_access) # (KD1_MonDReg[16]) ) ) # ( !UC1_writedata[16] & ( (KD1_jtag_ram_access & KD1_MonDReg[16]) ) );


--MD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X2_Y6_N44
--register power-up is low

MD1_jdo[23] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[23],  ,  , VCC);


--CD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at MLABCELL_X6_Y3_N42
CD1L8 = ( Q1_state[1] & ( (MD1_jdo[23] & MD1_take_action_ocimem_a) ) ) # ( !Q1_state[1] & ( ((MD1_jdo[23] & MD1_take_action_ocimem_a)) # (CD1_monitor_go) ) );


--KD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14 at MLABCELL_X3_Y3_N21
KD1L159 = ( KD1_jtag_ram_access & ( KD1_MonDReg[3] ) ) # ( !KD1_jtag_ram_access & ( KD1_MonDReg[3] & ( UC1_writedata[3] ) ) ) # ( !KD1_jtag_ram_access & ( !KD1_MonDReg[3] & ( UC1_writedata[3] ) ) );


--UC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X6_Y5_N20
--register power-up is low

UC1_writedata[4] = DFFEAS(UB1L37, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15 at MLABCELL_X6_Y5_N45
KD1L160 = ( UC1_writedata[4] & ( (!KD1_jtag_ram_access) # (KD1_MonDReg[4]) ) ) # ( !UC1_writedata[4] & ( (KD1_jtag_ram_access & KD1_MonDReg[4]) ) );


--KD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X7_Y5_N8
--register power-up is low

KD1_MonDReg[5] = DFFEAS(KD1L126, GLOBAL(A1L123),  ,  , KD1L50,  ,  ,  ,  );


--UC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X3_Y4_N43
--register power-up is low

UC1_writedata[5] = DFFEAS(UB1L38, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at MLABCELL_X3_Y4_N27
KD1L161 = ( KD1_jtag_ram_access & ( KD1_MonDReg[5] ) ) # ( !KD1_jtag_ram_access & ( UC1_writedata[5] ) );


--UC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X8_Y7_N16
--register power-up is low

UC1_writedata[9] = DFFEAS(UB1L39, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17 at MLABCELL_X6_Y5_N12
KD1L165 = ( KD1_MonDReg[9] & ( (UC1_writedata[9]) # (KD1_jtag_ram_access) ) ) # ( !KD1_MonDReg[9] & ( (!KD1_jtag_ram_access & UC1_writedata[9]) ) );


--RC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at MLABCELL_X8_Y7_N24
RC1L570 = ( RC1L234 & ( (!RC1L236 & (XC2_q_b[27])) # (RC1L236 & ((XC2_q_b[11]))) ) ) # ( !RC1L234 & ( XC2_q_b[3] ) );


--RC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at LABCELL_X19_Y7_N42
RC1L571 = ( XC2_q_b[4] & ( (!RC1L234) # ((!RC1L236 & ((XC2_q_b[28]))) # (RC1L236 & (XC2_q_b[12]))) ) ) # ( !XC2_q_b[4] & ( (RC1L234 & ((!RC1L236 & ((XC2_q_b[28]))) # (RC1L236 & (XC2_q_b[12])))) ) );


--RC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at LABCELL_X19_Y5_N3
RC1L572 = ( XC2_q_b[29] & ( (!RC1L234 & (((XC2_q_b[5])))) # (RC1L234 & (((!RC1L236)) # (XC2_q_b[13]))) ) ) # ( !XC2_q_b[29] & ( (!RC1L234 & (((XC2_q_b[5])))) # (RC1L234 & (XC2_q_b[13] & ((RC1L236)))) ) );


--RC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at LABCELL_X19_Y5_N39
RC1L573 = ( XC2_q_b[30] & ( (!RC1L234 & (XC2_q_b[6])) # (RC1L234 & (((!RC1L236) # (XC2_q_b[14])))) ) ) # ( !XC2_q_b[30] & ( (!RC1L234 & (XC2_q_b[6])) # (RC1L234 & (((RC1L236 & XC2_q_b[14])))) ) );


--RC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X19_Y5_N9
RC1L574 = ( RC1L234 & ( (!RC1L236 & (XC2_q_b[31])) # (RC1L236 & ((XC2_q_b[15]))) ) ) # ( !RC1L234 & ( XC2_q_b[7] ) );


--UC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X10_Y4_N7
--register power-up is low

UC1_writedata[10] = DFFEAS(UB1L40, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 at LABCELL_X1_Y4_N21
KD1L166 = ( KD1_MonDReg[10] & ( (KD1_jtag_ram_access) # (UC1_writedata[10]) ) ) # ( !KD1_MonDReg[10] & ( (UC1_writedata[10] & !KD1_jtag_ram_access) ) );


--KD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X2_Y5_N43
--register power-up is low

KD1_MonDReg[8] = DFFEAS(KD1L64, GLOBAL(A1L123),  ,  , KD1L77,  ,  ,  ,  );


--UC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X3_Y4_N32
--register power-up is low

UC1_writedata[8] = DFFEAS(UB1L41, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 at MLABCELL_X3_Y4_N33
KD1L164 = ( KD1_jtag_ram_access & ( KD1_MonDReg[8] ) ) # ( !KD1_jtag_ram_access & ( UC1_writedata[8] ) );


--KD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X7_Y5_N13
--register power-up is low

KD1_MonDReg[18] = DFFEAS(KD1L122, GLOBAL(A1L123),  ,  , KD1L50,  ,  ,  ,  );


--UC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X13_Y7_N37
--register power-up is low

UC1_writedata[18] = DFFEAS(UB1L42, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~20 at MLABCELL_X6_Y5_N15
KD1L174 = ( UC1_writedata[18] & ( (!KD1_jtag_ram_access) # (KD1_MonDReg[18]) ) ) # ( !UC1_writedata[18] & ( (KD1_jtag_ram_access & KD1_MonDReg[18]) ) );


--UC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X13_Y7_N55
--register power-up is low

UC1_writedata[17] = DFFEAS(UB1L43, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21 at LABCELL_X10_Y6_N9
KD1L173 = ( KD1_MonDReg[17] & ( (KD1_jtag_ram_access) # (UC1_writedata[17]) ) ) # ( !KD1_MonDReg[17] & ( (UC1_writedata[17] & !KD1_jtag_ram_access) ) );


--U1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2 at LABCELL_X9_Y4_N51
U1L71 = ( !U1L72Q & ( (!WB1_mem_used[1] & AC1L5) ) );


--U1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X9_Y2_N42
U1L62 = (!CB1L63Q & !CB1L61Q);


--U1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~1 at LABCELL_X9_Y4_N30
U1L63 = ( U1_ac & ( RC1_d_writedata[10] & ( (!U1L62) # ((!U1L64) # ((!U1L71) # (!RC1_W_alu_result[2]))) ) ) ) # ( !U1_ac & ( RC1_d_writedata[10] & ( !U1L62 ) ) ) # ( U1_ac & ( !RC1_d_writedata[10] ) ) # ( !U1_ac & ( !RC1_d_writedata[10] & ( !U1L62 ) ) );


--CB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X4_Y2_N25
--register power-up is low

CB1_wdata[7] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, GND, CB1L97);


--AB1_read_mux_out[7] is nios_system:u0|nios_system_switches:switches|read_mux_out[7] at LABCELL_X12_Y2_N21
AB1_read_mux_out[7] = ( sw_d2[7] & ( (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]) ) );


--UC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X8_Y7_N58
--register power-up is low

UC1_writedata[19] = DFFEAS(UB1L44, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22 at LABCELL_X4_Y5_N27
KD1L175 = ( KD1_jtag_ram_access & ( KD1_MonDReg[19] ) ) # ( !KD1_jtag_ram_access & ( UC1_writedata[19] ) );


--U1L90 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X7_Y2_N36
U1L90 = ( U1_rvalid & ( U1L75 & ( (!XB1L36) # ((!XB1L35) # (LB2_b_non_empty)) ) ) ) # ( !U1_rvalid & ( U1L75 & ( (XB1L36 & (XB1L35 & LB2_b_non_empty)) ) ) ) # ( U1_rvalid & ( !U1L75 ) );


--UC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X19_Y5_N50
--register power-up is low

UC1_writedata[21] = DFFEAS(UB1L45, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~23 at MLABCELL_X6_Y5_N36
KD1L177 = ( UC1_writedata[21] & ( (!KD1_jtag_ram_access) # (KD1_MonDReg[21]) ) ) # ( !UC1_writedata[21] & ( (KD1_jtag_ram_access & KD1_MonDReg[21]) ) );


--UC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X19_Y7_N13
--register power-up is low

UC1_writedata[20] = DFFEAS(UB1L46, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~24 at MLABCELL_X6_Y5_N30
KD1L176 = ( KD1_jtag_ram_access & ( KD1_MonDReg[20] ) ) # ( !KD1_jtag_ram_access & ( UC1_writedata[20] ) );


--U1L95 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X9_Y4_N24
U1L95 = ( U1_woverflow & ( XB1L36 & ( ((!U1L64) # ((RC1_W_alu_result[2]) # (LB1_b_full))) # (U1L72Q) ) ) ) # ( !U1_woverflow & ( XB1L36 & ( (!U1L72Q & (U1L64 & (LB1_b_full & !RC1_W_alu_result[2]))) ) ) ) # ( U1_woverflow & ( !XB1L36 ) );


--RC1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22 at LABCELL_X24_Y7_N51
RC1L471 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[19])) # (RC1_R_ctrl_shift_rot_right & ((RC1L435Q)));


--UC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X2_Y4_N46
--register power-up is low

UC1_writedata[6] = DFFEAS(UB1L47, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25 at LABCELL_X1_Y3_N6
KD1L162 = (!KD1_jtag_ram_access & (UC1_writedata[6])) # (KD1_jtag_ram_access & ((KD1_MonDReg[6])));


--UC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X3_Y4_N46
--register power-up is low

UC1_writedata[7] = DFFEAS(UB1L48, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26 at LABCELL_X2_Y5_N27
KD1L163 = ( KD1_jtag_ram_access & ( KD1_MonDReg[7] ) ) # ( !KD1_jtag_ram_access & ( UC1_writedata[7] ) );


--ND1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X1_Y6_N42
ND1L75 = ( AD1_break_readreg[17] & ( (!LD1L3 & (((KD1_MonDReg[17])) # (N1_irf_reg[2][1]))) # (LD1L3 & (((ND1_sr[19])))) ) ) # ( !AD1_break_readreg[17] & ( (!LD1L3 & (!N1_irf_reg[2][1] & (KD1_MonDReg[17]))) # (LD1L3 & (((ND1_sr[19])))) ) );


--MD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X1_Y4_N29
--register power-up is low

MD1_jdo[16] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[16],  ,  , VCC);


--key0_d2[1] is key0_d2[1] at FF_X13_Y2_N10
--register power-up is low

key0_d2[1] = DFFEAS(A1L230, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--CB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at LABCELL_X2_Y4_N27
CB1L97 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irf_reg[1][0], !Q1_state[4], !CB1_state, !CB1_count[8], !H1_splitter_nodes_receive_0[3]);


--key0_d2[2] is key0_d2[2] at FF_X12_Y2_N31
--register power-up is low

key0_d2[2] = DFFEAS(A1L232, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--CB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X3_Y4_N5
--register power-up is low

CB1_td_shift[6] = AMPP_FUNCTION(A1L105, CB1L89, !N1_clr_reg, CB1L68);


--key0_d2[3] is key0_d2[3] at FF_X12_Y2_N53
--register power-up is low

key0_d2[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , key0_d1[3],  ,  , VCC);


--CB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X3_Y4_N26
--register power-up is low

CB1_td_shift[7] = AMPP_FUNCTION(A1L105, CB1L90, !N1_clr_reg, CB1L68);


--CB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X4_Y2_N53
--register power-up is low

CB1_write = AMPP_FUNCTION(A1L105, CB1L119, !N1_clr_reg, GND, CB1L97);


--CB1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at MLABCELL_X3_Y4_N0
CB1L88 = AMPP_FUNCTION(!CB1_count[9], !N1_irf_reg[1][0], !Q1_state[4], !CB1L83, !CB1_td_shift[6], !CB1_rdata[3]);


--MD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X2_Y6_N47
--register power-up is low

MD1_jdo[24] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[24],  ,  , VCC);


--ND1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X2_Y3_N44
--register power-up is low

ND1_sr[7] = DFFEAS( , A1L105,  ,  ,  , ND1L87,  ,  , VCC);


--ND1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X1_Y5_N27
ND1L76 = ( KD1_MonDReg[5] & ( (!LD1L3 & ((!N1_irf_reg[2][1]) # ((AD1_break_readreg[5])))) # (LD1L3 & (((ND1_sr[7])))) ) ) # ( !KD1_MonDReg[5] & ( (!LD1L3 & (N1_irf_reg[2][1] & ((AD1_break_readreg[5])))) # (LD1L3 & (((ND1_sr[7])))) ) );


--MD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X1_Y4_N56
--register power-up is low

MD1_jdo[7] = DFFEAS(MD1L19, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X2_Y5_N9
KD1L116 = ( MD1_jdo[7] & ( (((KD1_jtag_ram_rd_d1 & WD1_q_a[4])) # (MD1_take_action_ocimem_b)) # (KD1L114) ) ) # ( !MD1_jdo[7] & ( (!MD1_take_action_ocimem_b & (((KD1_jtag_ram_rd_d1 & WD1_q_a[4])) # (KD1L114))) ) );


--UB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~4 at MLABCELL_X3_Y4_N15
UB1L25 = ( RC1_d_writedata[2] & ( UB1_saved_grant[0] ) );


--LD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X1_Y3_N27
LD1L4 = ( Q1_state[8] & ( (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3]) ) );


--YD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X8_Y3_N19
--register power-up is low

YD2_altera_reset_synchronizer_int_chain[1] = DFFEAS(YD2L5, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at LABCELL_X1_Y6_N9
ND1L77 = ( ND1_sr[30] & ( ((!N1_irf_reg[2][1] & (KD1_MonDReg[28])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[28])))) # (LD1L3) ) ) # ( !ND1_sr[30] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & (KD1_MonDReg[28])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[28]))))) ) );


--KD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X7_Y5_N19
--register power-up is low

KD1_MonDReg[29] = DFFEAS(KD1L118, GLOBAL(A1L123),  ,  , KD1L50,  ,  ,  ,  );


--ND1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X1_Y6_N48
ND1L78 = ( LD1L3 & ( AD1_break_readreg[29] & ( ND1_sr[31] ) ) ) # ( !LD1L3 & ( AD1_break_readreg[29] & ( (KD1_MonDReg[29]) # (N1_irf_reg[2][1]) ) ) ) # ( LD1L3 & ( !AD1_break_readreg[29] & ( ND1_sr[31] ) ) ) # ( !LD1L3 & ( !AD1_break_readreg[29] & ( (!N1_irf_reg[2][1] & KD1_MonDReg[29]) ) ) );


--ND1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~33 at LABCELL_X2_Y3_N24
ND1L33 = ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & (Q1_state[3] & ((!N1_irf_reg[2][1]) # (!N1_irf_reg[2][0])))) ) );


--ND1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at LABCELL_X2_Y3_N9
ND1L79 = ( KD1_MonDReg[30] & ( (!N1_irf_reg[2][1]) # (AD1_break_readreg[30]) ) ) # ( !KD1_MonDReg[30] & ( (N1_irf_reg[2][1] & AD1_break_readreg[30]) ) );


--ND1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X2_Y3_N27
ND1L80 = ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & (!N1_irf_reg[2][0] & Q1_state[3])) ) );


--ND1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at MLABCELL_X3_Y3_N12
ND1L81 = ( ND1L33 & ( LD1L3 & ( ND1_sr[32] ) ) ) # ( !ND1L33 & ( LD1L3 & ( ND1_sr[32] ) ) ) # ( ND1L33 & ( !LD1L3 & ( (ND1L79 & ND1L80) ) ) ) # ( !ND1L33 & ( !LD1L3 & ( ((ND1L79 & ND1L80)) # (ND1_sr[31]) ) ) );


--ND1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X1_Y6_N30
ND1L82 = ( AD1_break_readreg[31] & ( (!LD1L3 & (((KD1_MonDReg[31])) # (N1_irf_reg[2][1]))) # (LD1L3 & (((ND1_sr[33])))) ) ) # ( !AD1_break_readreg[31] & ( (!LD1L3 & (!N1_irf_reg[2][1] & (KD1_MonDReg[31]))) # (LD1L3 & (((ND1_sr[33])))) ) );


--CD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X4_Y5_N43
--register power-up is low

CD1_resetlatch = DFFEAS(CD1L12, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X1_Y4_N9
ND1L83 = ( ND1_sr[34] & ( ((ND1L5 & CD1_resetlatch)) # (LD1L3) ) ) # ( !ND1_sr[34] & ( (!LD1L3 & (ND1L5 & CD1_resetlatch)) ) );


--RC1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~23 at LABCELL_X24_Y7_N21
RC1L475 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[23]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[25]));


--RC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~24 at LABCELL_X24_Y7_N27
RC1L473 = ( RC1_E_shift_rot_result[21] & ( (!RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[23]) ) ) # ( !RC1_E_shift_rot_result[21] & ( (RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[23]) ) );


--RC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~25 at LABCELL_X24_Y7_N48
RC1L472 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[20])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[22])));


--RC1L476 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~26 at LABCELL_X24_Y7_N18
RC1L476 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[24]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[26]));


--RC1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~27 at LABCELL_X24_Y7_N57
RC1L474 = ( RC1_E_shift_rot_result[24] & ( (RC1_E_shift_rot_result[22]) # (RC1_R_ctrl_shift_rot_right) ) ) # ( !RC1_E_shift_rot_result[24] & ( (!RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[22]) ) );


--RC1L478 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28 at LABCELL_X24_Y7_N36
RC1L478 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[26]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[28]));


--RC1L477 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29 at LABCELL_X24_Y7_N33
RC1L477 = ( RC1_E_shift_rot_result[25] & ( (!RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[27]) ) ) # ( !RC1_E_shift_rot_result[25] & ( (RC1_E_shift_rot_result[27] & RC1_R_ctrl_shift_rot_right) ) );


--RC1L480 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30 at LABCELL_X24_Y7_N39
RC1L480 = ( RC1L445Q & ( (!RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[30]) ) ) # ( !RC1L445Q & ( (RC1_R_ctrl_shift_rot_right & RC1_E_shift_rot_result[30]) ) );


--RC1L479 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31 at LABCELL_X24_Y7_N30
RC1L479 = ( RC1_E_shift_rot_result[29] & ( (RC1_R_ctrl_shift_rot_right) # (RC1_E_shift_rot_result[27]) ) ) # ( !RC1_E_shift_rot_result[29] & ( (RC1_E_shift_rot_result[27] & !RC1_R_ctrl_shift_rot_right) ) );


--CB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X6_Y2_N16
--register power-up is low

CB1_jupdate = AMPP_FUNCTION(!A1L105, CB1L25, !N1_clr_reg);


--UB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~5 at LABCELL_X19_Y5_N18
UB1L26 = ( RC1_d_writedata[22] & ( UB1_saved_grant[0] ) );


--UB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[34] at LABCELL_X11_Y8_N30
UB1_src_data[34] = ( UB1_saved_grant[1] ) # ( !UB1_saved_grant[1] & ( (RC1_d_byteenable[2] & UB1_saved_grant[0]) ) );


--ND1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X1_Y6_N24
ND1L84 = ( KD1_MonDReg[21] & ( (!LD1L3 & ((!N1_irf_reg[2][1]) # ((AD1_break_readreg[21])))) # (LD1L3 & (((ND1_sr[23])))) ) ) # ( !KD1_MonDReg[21] & ( (!LD1L3 & (N1_irf_reg[2][1] & ((AD1_break_readreg[21])))) # (LD1L3 & (((ND1_sr[23])))) ) );


--MD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X2_Y6_N2
--register power-up is low

MD1_jdo[22] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[22],  ,  , VCC);


--ND1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X1_Y6_N45
ND1L85 = ( KD1_MonDReg[18] & ( (!LD1L3 & ((!N1_irf_reg[2][1]) # ((AD1_break_readreg[18])))) # (LD1L3 & (((ND1_sr[20])))) ) ) # ( !KD1_MonDReg[18] & ( (!LD1L3 & (N1_irf_reg[2][1] & (AD1_break_readreg[18]))) # (LD1L3 & (((ND1_sr[20])))) ) );


--UB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~6 at LABCELL_X19_Y5_N42
UB1L27 = ( UB1_saved_grant[0] & ( RC1_d_writedata[23] ) );


--UB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~7 at LABCELL_X13_Y7_N21
UB1L28 = (UB1_saved_grant[0] & RC1_d_writedata[24]);


--UB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[35] at LABCELL_X11_Y8_N36
UB1_src_data[35] = ( UB1_saved_grant[1] ) # ( !UB1_saved_grant[1] & ( (RC1_d_byteenable[3] & UB1_saved_grant[0]) ) );


--UB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~8 at LABCELL_X13_Y7_N3
UB1L29 = ( RC1_d_writedata[25] & ( UB1_saved_grant[0] ) );


--UB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~9 at LABCELL_X13_Y7_N18
UB1L30 = ( RC1_d_writedata[26] & ( UB1_saved_grant[0] ) );


--YD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X8_Y3_N56
--register power-up is low

YD1_altera_reset_synchronizer_int_chain[1] = DFFEAS(YD1L4, GLOBAL(A1L123), !Z1L13,  ,  ,  ,  ,  ,  );


--MD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X1_Y5_N44
--register power-up is low

MD1_jdo[14] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[14],  ,  , VCC);


--UB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~10 at MLABCELL_X3_Y4_N57
UB1L31 = (RC1_d_writedata[11] & UB1_saved_grant[0]);


--UB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[33] at LABCELL_X11_Y8_N24
UB1_src_data[33] = ( UB1_saved_grant[1] ) # ( !UB1_saved_grant[1] & ( (RC1_d_byteenable[1] & UB1_saved_grant[0]) ) );


--MD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X1_Y4_N59
--register power-up is low

MD1_jdo[15] = DFFEAS(MD1L30, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X2_Y5_N24
KD1L117 = ( MD1_jdo[15] & ( (((WD1_q_a[12] & KD1_jtag_ram_rd_d1)) # (MD1_take_action_ocimem_b)) # (KD1L114) ) ) # ( !MD1_jdo[15] & ( (!MD1_take_action_ocimem_b & (((WD1_q_a[12] & KD1_jtag_ram_rd_d1)) # (KD1L114))) ) );


--UB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~11 at MLABCELL_X15_Y4_N48
UB1L32 = ( RC1_d_writedata[12] & ( UB1_saved_grant[0] ) );


--UB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~12 at MLABCELL_X8_Y7_N48
UB1L33 = ( RC1_d_writedata[13] & ( UB1_saved_grant[0] ) );


--UB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~13 at LABCELL_X7_Y3_N33
UB1L34 = ( UB1_saved_grant[0] & ( RC1_d_writedata[14] ) );


--KD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6 at LABCELL_X4_Y5_N54
KD1L77 = ( MD1_jdo[35] & ( ((MD1_enable_action_strobe & (!MD1_ir[1] & !MD1_ir[0]))) # (KD1_jtag_rd_d1) ) ) # ( !MD1_jdo[35] & ( (KD1_jtag_rd_d1 & ((!MD1_enable_action_strobe) # ((MD1_ir[0]) # (MD1_ir[1])))) ) );


--UB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~14 at LABCELL_X11_Y8_N54
UB1L35 = ( RC1_d_writedata[15] & ( UB1_saved_grant[0] ) );


--UB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~15 at MLABCELL_X8_Y7_N45
UB1L36 = ( RC1_d_writedata[16] & ( UB1_saved_grant[0] ) );


--UB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~16 at MLABCELL_X6_Y5_N18
UB1L37 = ( UB1_saved_grant[0] & ( RC1_d_writedata[4] ) );


--MD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X6_Y5_N53
--register power-up is low

MD1_jdo[8] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[8],  ,  , VCC);


--UB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~17 at MLABCELL_X3_Y4_N42
UB1L38 = ( RC1_d_writedata[5] & ( UB1_saved_grant[0] ) );


--MD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X1_Y5_N38
--register power-up is low

MD1_jdo[12] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[12],  ,  , VCC);


--UB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~18 at MLABCELL_X8_Y7_N15
UB1L39 = ( RC1_d_writedata[9] & ( UB1_saved_grant[0] ) );


--UC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X4_Y5_N10
--register power-up is low

UC1_writedata[27] = DFFEAS(UB1L49, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at LABCELL_X4_Y5_N6
KD1L183 = ( KD1_jtag_ram_access & ( KD1_MonDReg[27] ) ) # ( !KD1_jtag_ram_access & ( UC1_writedata[27] ) );


--UC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X19_Y7_N19
--register power-up is low

UC1_writedata[28] = DFFEAS(UB1L50, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at MLABCELL_X3_Y5_N21
KD1L184 = (!KD1_jtag_ram_access & ((UC1_writedata[28]))) # (KD1_jtag_ram_access & (KD1_MonDReg[28]));


--UC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X19_Y5_N55
--register power-up is low

UC1_writedata[29] = DFFEAS(UB1L51, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at LABCELL_X10_Y5_N39
KD1L185 = ( UC1_writedata[29] & ( (!KD1_jtag_ram_access) # (KD1_MonDReg[29]) ) ) # ( !UC1_writedata[29] & ( (KD1_MonDReg[29] & KD1_jtag_ram_access) ) );


--UC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X19_Y5_N22
--register power-up is low

UC1_writedata[30] = DFFEAS(UB1L52, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at MLABCELL_X8_Y3_N36
KD1L186 = ( KD1_MonDReg[30] & ( (UC1_writedata[30]) # (KD1_jtag_ram_access) ) ) # ( !KD1_MonDReg[30] & ( (!KD1_jtag_ram_access & UC1_writedata[30]) ) );


--UC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X12_Y6_N26
--register power-up is low

UC1_writedata[31] = DFFEAS(UB1L53, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--KD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X1_Y4_N24
KD1L187 = ( UC1_writedata[31] & ( (!KD1_jtag_ram_access) # (KD1_MonDReg[31]) ) ) # ( !UC1_writedata[31] & ( (KD1_MonDReg[31] & KD1_jtag_ram_access) ) );


--MD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X1_Y5_N46
--register power-up is low

MD1_jdo[13] = DFFEAS(MD1L27, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~19 at LABCELL_X10_Y4_N6
UB1L40 = (RC1_d_writedata[10] & UB1_saved_grant[0]);


--MD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X1_Y5_N43
--register power-up is low

MD1_jdo[11] = DFFEAS(MD1L24, GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7 at LABCELL_X2_Y5_N42
KD1L64 = ( KD1_jtag_ram_rd_d1 & ( WD1_q_a[8] & ( (!MD1_take_action_ocimem_b) # (MD1_jdo[11]) ) ) ) # ( !KD1_jtag_ram_rd_d1 & ( WD1_q_a[8] & ( (!MD1_take_action_ocimem_b & (KD1_MonAReg[2] & (!KD1_MonAReg[4]))) # (MD1_take_action_ocimem_b & (((MD1_jdo[11])))) ) ) ) # ( KD1_jtag_ram_rd_d1 & ( !WD1_q_a[8] & ( (MD1_take_action_ocimem_b & MD1_jdo[11]) ) ) ) # ( !KD1_jtag_ram_rd_d1 & ( !WD1_q_a[8] & ( (!MD1_take_action_ocimem_b & (KD1_MonAReg[2] & (!KD1_MonAReg[4]))) # (MD1_take_action_ocimem_b & (((MD1_jdo[11])))) ) ) );


--UB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~20 at MLABCELL_X3_Y4_N30
UB1L41 = (RC1_d_writedata[8] & UB1_saved_grant[0]);


--UB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~21 at LABCELL_X13_Y7_N36
UB1L42 = ( UB1_saved_grant[0] & ( RC1_d_writedata[18] ) );


--UB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~22 at LABCELL_X13_Y7_N54
UB1L43 = ( UB1_saved_grant[0] & ( RC1_d_writedata[17] ) );


--UB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~23 at MLABCELL_X8_Y7_N57
UB1L44 = ( RC1_d_writedata[19] & ( UB1_saved_grant[0] ) );


--UB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~24 at LABCELL_X19_Y5_N48
UB1L45 = ( UB1_saved_grant[0] & ( RC1_d_writedata[21] ) );


--UB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~25 at LABCELL_X19_Y7_N12
UB1L46 = (RC1_d_writedata[20] & UB1_saved_grant[0]);


--MD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X1_Y5_N59
--register power-up is low

MD1_jdo[9] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[9],  ,  , VCC);


--UB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~26 at LABCELL_X2_Y4_N45
UB1L47 = ( UB1_saved_grant[0] & ( RC1_d_writedata[6] ) );


--MD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X1_Y5_N41
--register power-up is low

MD1_jdo[10] = DFFEAS( , GLOBAL(A1L123),  ,  , MD1_update_jdo_strobe, ND1_sr[10],  ,  , VCC);


--UB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~27 at MLABCELL_X3_Y4_N45
UB1L48 = (UB1_saved_grant[0] & RC1_d_writedata[7]);


--key0_d1[1] is key0_d1[1] at FF_X13_Y2_N8
--register power-up is low

key0_d1[1] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , A1L243,  ,  , VCC);


--key0_d1[2] is key0_d1[2] at FF_X12_Y2_N35
--register power-up is low

key0_d1[2] = DFFEAS(A1L223, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--CB1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at MLABCELL_X3_Y4_N3
CB1L89 = AMPP_FUNCTION(!CB1_count[9], !N1_irf_reg[1][0], !CB1L83, !Q1_state[4], !CB1_td_shift[7], !CB1_rdata[4]);


--key0_d1[3] is key0_d1[3] at FF_X12_Y2_N50
--register power-up is low

key0_d1[3] = DFFEAS(A1L225, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--CB1L90 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at MLABCELL_X3_Y4_N24
CB1L90 = AMPP_FUNCTION(!CB1_count[9], !CB1_td_shift[8], !CB1L83, !Q1_state[4], !CB1_rdata[5]);


--CB1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at MLABCELL_X3_Y4_N21
CB1L91 = AMPP_FUNCTION(!CB1_count[9], !CB1_rdata[6], !CB1_td_shift[9]);


--ND1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X1_Y3_N42
ND1L86 = ( AD1_break_readreg[6] & ( (N1_irf_reg[2][1]) # (KD1_MonDReg[6]) ) ) # ( !AD1_break_readreg[6] & ( (KD1_MonDReg[6] & !N1_irf_reg[2][1]) ) );


--ND1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X1_Y3_N12
ND1L87 = ( N1_irf_reg[2][0] & ( ND1L86 & ( (!LD1L3 & (!LD1_virtual_state_cdr & (ND1_sr[7]))) # (LD1L3 & (((ND1_sr[8])))) ) ) ) # ( !N1_irf_reg[2][0] & ( ND1L86 & ( (!LD1L3 & (((ND1_sr[7])) # (LD1_virtual_state_cdr))) # (LD1L3 & (((ND1_sr[8])))) ) ) ) # ( N1_irf_reg[2][0] & ( !ND1L86 & ( (!LD1L3 & (!LD1_virtual_state_cdr & (ND1_sr[7]))) # (LD1L3 & (((ND1_sr[8])))) ) ) ) # ( !N1_irf_reg[2][0] & ( !ND1L86 & ( (!LD1L3 & (!LD1_virtual_state_cdr & (ND1_sr[7]))) # (LD1L3 & (((ND1_sr[8])))) ) ) );


--CD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X4_Y5_N42
CD1L12 = ( QD1_dreg[0] & ( (!MD1_take_action_ocimem_a) # ((!MD1_jdo[24] & CD1_resetlatch)) ) ) # ( !QD1_dreg[0] & ( (CD1_resetlatch & ((!MD1_jdo[24]) # (!MD1_take_action_ocimem_a))) ) );


--CB1L24 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X4_Y2_N0
CB1L24 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !Q1_state[8], !N1_irf_reg[1][0], !CB1_jupdate, !N1_virtual_ir_scan_reg);


--ND1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X1_Y6_N27
ND1L88 = ( AD1_break_readreg[22] & ( (!LD1L3 & (((KD1_MonDReg[22])) # (N1_irf_reg[2][1]))) # (LD1L3 & (((ND1_sr[24])))) ) ) # ( !AD1_break_readreg[22] & ( (!LD1L3 & (!N1_irf_reg[2][1] & (KD1_MonDReg[22]))) # (LD1L3 & (((ND1_sr[24])))) ) );


--ND1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X2_Y3_N2
--register power-up is low

ND1_sr[15] = DFFEAS(ND1L94, A1L105,  ,  ,  ,  ,  ,  ,  );


--UB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~28 at LABCELL_X4_Y5_N9
UB1L49 = ( UB1_saved_grant[0] & ( RC1_d_writedata[27] ) );


--UB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~29 at LABCELL_X19_Y7_N18
UB1L50 = ( RC1_d_writedata[28] & ( UB1_saved_grant[0] ) );


--UB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~30 at LABCELL_X19_Y5_N54
UB1L51 = ( UB1_saved_grant[0] & ( RC1_d_writedata[29] ) );


--UB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~31 at LABCELL_X19_Y5_N21
UB1L52 = ( RC1_d_writedata[30] & ( UB1_saved_grant[0] ) );


--UB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~32 at LABCELL_X12_Y6_N24
UB1L53 = ( RC1_d_writedata[31] & ( UB1_saved_grant[0] ) );


--ND1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X1_Y6_N33
ND1L89 = ( KD1_MonDReg[15] & ( (!LD1L3 & ((!N1_irf_reg[2][1]) # ((AD1_break_readreg[15])))) # (LD1L3 & (((ND1_sr[17])))) ) ) # ( !KD1_MonDReg[15] & ( (!LD1L3 & (N1_irf_reg[2][1] & ((AD1_break_readreg[15])))) # (LD1L3 & (((ND1_sr[17])))) ) );


--ND1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X1_Y6_N54
ND1L90 = ( KD1_MonDReg[23] & ( (!LD1L3 & ((!N1_irf_reg[2][1]) # ((AD1_break_readreg[23])))) # (LD1L3 & (((ND1_sr[25])))) ) ) # ( !KD1_MonDReg[23] & ( (!LD1L3 & (N1_irf_reg[2][1] & (AD1_break_readreg[23]))) # (LD1L3 & (((ND1_sr[25])))) ) );


--ND1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X1_Y5_N30
ND1L91 = ( ND1_sr[9] & ( ((!N1_irf_reg[2][1] & (KD1_MonDReg[7])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[7])))) # (LD1L3) ) ) # ( !ND1_sr[9] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & (KD1_MonDReg[7])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[7]))))) ) );


--ND1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X1_Y5_N0
ND1L92 = ( AD1_break_readreg[13] & ( (!LD1L3 & (((KD1_MonDReg[13]) # (N1_irf_reg[2][1])))) # (LD1L3 & (ND1_sr[15])) ) ) # ( !AD1_break_readreg[13] & ( (!LD1L3 & (((!N1_irf_reg[2][1] & KD1_MonDReg[13])))) # (LD1L3 & (ND1_sr[15])) ) );


--ND1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X2_Y3_N7
--register power-up is low

ND1_DRsize.010 = DFFEAS(ND1L34, A1L105,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--ND1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X1_Y3_N36
ND1L93 = ( N1_irf_reg[2][1] & ( KD1_MonDReg[14] & ( (!LD1_virtual_state_cdr & (((ND1_sr[15])))) # (LD1_virtual_state_cdr & (!N1_irf_reg[2][0] & (AD1_break_readreg[14]))) ) ) ) # ( !N1_irf_reg[2][1] & ( KD1_MonDReg[14] & ( (!LD1_virtual_state_cdr & ((ND1_sr[15]))) # (LD1_virtual_state_cdr & (!N1_irf_reg[2][0])) ) ) ) # ( N1_irf_reg[2][1] & ( !KD1_MonDReg[14] & ( (!LD1_virtual_state_cdr & (((ND1_sr[15])))) # (LD1_virtual_state_cdr & (!N1_irf_reg[2][0] & (AD1_break_readreg[14]))) ) ) ) # ( !N1_irf_reg[2][1] & ( !KD1_MonDReg[14] & ( (!LD1_virtual_state_cdr & ND1_sr[15]) ) ) );


--ND1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X2_Y3_N0
ND1L94 = ( LD1L3 & ( (!ND1_DRsize.010 & ((ND1_sr[16]))) # (ND1_DRsize.010 & (A1L106)) ) ) # ( !LD1L3 & ( ND1L93 ) );


--ND1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X1_Y5_N18
ND1L95 = ( ND1_sr[13] & ( ((!N1_irf_reg[2][1] & (KD1_MonDReg[11])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[11])))) # (LD1L3) ) ) # ( !ND1_sr[13] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & (KD1_MonDReg[11])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[11]))))) ) );


--ND1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X1_Y5_N21
ND1L96 = ( AD1_break_readreg[12] & ( (!LD1L3 & (((KD1_MonDReg[12])) # (N1_irf_reg[2][1]))) # (LD1L3 & (((ND1_sr[14])))) ) ) # ( !AD1_break_readreg[12] & ( (!LD1L3 & (!N1_irf_reg[2][1] & (KD1_MonDReg[12]))) # (LD1L3 & (((ND1_sr[14])))) ) );


--ND1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X1_Y5_N51
ND1L97 = ( ND1_sr[12] & ( ((!N1_irf_reg[2][1] & (KD1_MonDReg[10])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[10])))) # (LD1L3) ) ) # ( !ND1_sr[12] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & (KD1_MonDReg[10])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[10]))))) ) );


--ND1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X1_Y5_N33
ND1L98 = ( AD1_break_readreg[8] & ( (!LD1L3 & (((KD1_MonDReg[8])) # (N1_irf_reg[2][1]))) # (LD1L3 & (((ND1_sr[10])))) ) ) # ( !AD1_break_readreg[8] & ( (!LD1L3 & (!N1_irf_reg[2][1] & ((KD1_MonDReg[8])))) # (LD1L3 & (((ND1_sr[10])))) ) );


--ND1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X1_Y5_N48
ND1L99 = ( ND1_sr[11] & ( ((!N1_irf_reg[2][1] & (KD1_MonDReg[9])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[9])))) # (LD1L3) ) ) # ( !ND1_sr[11] & ( (!LD1L3 & ((!N1_irf_reg[2][1] & (KD1_MonDReg[9])) # (N1_irf_reg[2][1] & ((AD1_break_readreg[9]))))) ) );


--ND1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~55 at LABCELL_X2_Y3_N6
ND1L34 = (N1_irf_reg[2][1] & N1_irf_reg[2][0]);


--RC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1 at MLABCELL_X15_Y6_N45
RC1L905 = ( XB1_read_latency_shift_reg[0] & ( (((SB2L1 & XB3_av_readdata_pre[8])) # (XB1_av_readdata_pre[8])) # (FC1L23) ) ) # ( !XB1_read_latency_shift_reg[0] & ( ((SB2L1 & XB3_av_readdata_pre[8])) # (FC1L23) ) );


--RC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~2 at LABCELL_X7_Y2_N42
RC1L922 = ( XB1_av_readdata_pre[12] & ( FC1L23 ) ) # ( !XB1_av_readdata_pre[12] & ( FC1L23 ) ) # ( XB1_av_readdata_pre[12] & ( !FC1L23 & ( ((XB3_av_readdata_pre[12] & SB2L1)) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[12] & ( !FC1L23 & ( (XB3_av_readdata_pre[12] & SB2L1) ) ) );


--RC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3 at LABCELL_X17_Y6_N12
RC1L921 = ( XB3_av_readdata_pre[11] & ( SB2L1 & ( (!RC1_av_ld_byte2_data[3] & RC1_av_ld_aligning_data) ) ) ) # ( !XB3_av_readdata_pre[11] & ( SB2L1 & ( (!RC1_av_ld_aligning_data & ((!FC1L23))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte2_data[3])) ) ) ) # ( XB3_av_readdata_pre[11] & ( !SB2L1 & ( (!RC1_av_ld_aligning_data & ((!FC1L23))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte2_data[3])) ) ) ) # ( !XB3_av_readdata_pre[11] & ( !SB2L1 & ( (!RC1_av_ld_aligning_data & ((!FC1L23))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte2_data[3])) ) ) );


--RC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~4 at LABCELL_X9_Y4_N48
RC1L915 = ( FC1L23 ) # ( !FC1L23 & ( (!XB3_av_readdata_pre[10] & (XB1_read_latency_shift_reg[0] & ((XB1_av_readdata_pre[10])))) # (XB3_av_readdata_pre[10] & (((XB1_read_latency_shift_reg[0] & XB1_av_readdata_pre[10])) # (SB2L1))) ) );


--RC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~5 at LABCELL_X13_Y6_N18
RC1L910 = ( XB1_read_latency_shift_reg[0] & ( (((SB2L1 & XB3_av_readdata_pre[9])) # (XB1_av_readdata_pre[9])) # (FC1L23) ) ) # ( !XB1_read_latency_shift_reg[0] & ( ((SB2L1 & XB3_av_readdata_pre[9])) # (FC1L23) ) );


--RC1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~6 at LABCELL_X7_Y2_N33
RC1L937 = ( FC1L23 ) # ( !FC1L23 & ( (!XB1_read_latency_shift_reg[0] & (XB3_av_readdata_pre[15] & (SB2L1))) # (XB1_read_latency_shift_reg[0] & (((XB3_av_readdata_pre[15] & SB2L1)) # (XB1_av_readdata_pre[15]))) ) );


--RC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~7 at MLABCELL_X15_Y6_N42
RC1L927 = ( XB1_av_readdata_pre[13] & ( (((SB2L1 & XB3_av_readdata_pre[13])) # (XB1_read_latency_shift_reg[0])) # (FC1L23) ) ) # ( !XB1_av_readdata_pre[13] & ( ((SB2L1 & XB3_av_readdata_pre[13])) # (FC1L23) ) );


--RC1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~1 at LABCELL_X13_Y6_N21
RC1L953 = ( XB1_av_readdata_pre[16] & ( (((SB2L1 & XB3_av_readdata_pre[16])) # (XB1_read_latency_shift_reg[0])) # (FC1L23) ) ) # ( !XB1_av_readdata_pre[16] & ( ((SB2L1 & XB3_av_readdata_pre[16])) # (FC1L23) ) );


--ND1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X2_Y3_N15
ND1L100 = ( ND1_sr[35] & ( (!LD1_virtual_state_cdr) # ((!N1_irf_reg[2][1] & (!N1_irf_reg[2][0] & QD2_dreg[0])) # (N1_irf_reg[2][1] & (N1_irf_reg[2][0]))) ) ) # ( !ND1_sr[35] & ( (!N1_irf_reg[2][1] & (!N1_irf_reg[2][0] & (LD1_virtual_state_cdr & QD2_dreg[0]))) ) );


--RC1L973 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~2 at LABCELL_X13_Y6_N54
RC1L973 = ( XB1_read_latency_shift_reg[0] & ( (((SB2L1 & XB3_av_readdata_pre[20])) # (XB1_av_readdata_pre[20])) # (FC1L23) ) ) # ( !XB1_read_latency_shift_reg[0] & ( ((SB2L1 & XB3_av_readdata_pre[20])) # (FC1L23) ) );


--RC1L968 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~3 at LABCELL_X13_Y6_N57
RC1L968 = ( XB1_av_readdata_pre[19] & ( (((SB2L1 & XB3_av_readdata_pre[19])) # (XB1_read_latency_shift_reg[0])) # (FC1L23) ) ) # ( !XB1_av_readdata_pre[19] & ( ((SB2L1 & XB3_av_readdata_pre[19])) # (FC1L23) ) );


--RC1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~4 at LABCELL_X13_Y6_N0
RC1L963 = ( FC1L23 ) # ( !FC1L23 & ( (!SB2L1 & (XB1_read_latency_shift_reg[0] & (XB1_av_readdata_pre[18]))) # (SB2L1 & (((XB1_read_latency_shift_reg[0] & XB1_av_readdata_pre[18])) # (XB3_av_readdata_pre[18]))) ) );


--RC1L958 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~5 at LABCELL_X13_Y6_N3
RC1L958 = ( XB1_av_readdata_pre[17] & ( (((SB2L1 & XB3_av_readdata_pre[17])) # (FC1L23)) # (XB1_read_latency_shift_reg[0]) ) ) # ( !XB1_av_readdata_pre[17] & ( ((SB2L1 & XB3_av_readdata_pre[17])) # (FC1L23) ) );


--RC1L989 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~6 at MLABCELL_X15_Y6_N36
RC1L989 = ( FC1L23 & ( (!RC1_av_ld_byte3_data[7] & RC1_av_ld_aligning_data) ) ) # ( !FC1L23 & ( (!RC1_av_ld_aligning_data & (((!SB2L1) # (!XB3_av_readdata_pre[23])))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte3_data[7])) ) );


--RC1L983 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~7 at MLABCELL_X15_Y6_N30
RC1L983 = ( FC1L23 ) # ( !FC1L23 & ( (!XB1_read_latency_shift_reg[0] & (SB2L1 & ((XB3_av_readdata_pre[22])))) # (XB1_read_latency_shift_reg[0] & (((SB2L1 & XB3_av_readdata_pre[22])) # (XB1_av_readdata_pre[22]))) ) );


--RC1L978 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~8 at MLABCELL_X15_Y6_N33
RC1L978 = ( FC1L23 ) # ( !FC1L23 & ( (!XB1_read_latency_shift_reg[0] & (SB2L1 & ((XB3_av_readdata_pre[21])))) # (XB1_read_latency_shift_reg[0] & (((SB2L1 & XB3_av_readdata_pre[21])) # (XB1_av_readdata_pre[21]))) ) );


--FC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~6 at MLABCELL_X15_Y5_N54
FC1L6 = ( XB7_av_readdata_pre[0] & ( XB2_av_readdata_pre[0] & ( (!XB2_read_latency_shift_reg[0] & (!XB7_read_latency_shift_reg[0] & ((!XB3_av_readdata_pre[0]) # (!SB2L1)))) ) ) ) # ( !XB7_av_readdata_pre[0] & ( XB2_av_readdata_pre[0] & ( (!XB2_read_latency_shift_reg[0] & ((!XB3_av_readdata_pre[0]) # (!SB2L1))) ) ) ) # ( XB7_av_readdata_pre[0] & ( !XB2_av_readdata_pre[0] & ( (!XB7_read_latency_shift_reg[0] & ((!XB3_av_readdata_pre[0]) # (!SB2L1))) ) ) ) # ( !XB7_av_readdata_pre[0] & ( !XB2_av_readdata_pre[0] & ( (!XB3_av_readdata_pre[0]) # (!SB2L1) ) ) );


--FC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~7 at LABCELL_X13_Y4_N9
FC1L7 = ( XB6_read_latency_shift_reg[0] & ( XB1_av_readdata_pre[0] & ( (XB6_av_readdata_pre[0]) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB6_read_latency_shift_reg[0] & ( XB1_av_readdata_pre[0] & ( XB1_read_latency_shift_reg[0] ) ) ) # ( XB6_read_latency_shift_reg[0] & ( !XB1_av_readdata_pre[0] & ( XB6_av_readdata_pre[0] ) ) );


--RC1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~8 at LABCELL_X9_Y4_N45
RC1L932 = ( SB2L1 & ( ((XB1_read_latency_shift_reg[0] & XB1_av_readdata_pre[14])) # (XB3_av_readdata_pre[14]) ) ) # ( !SB2L1 & ( (XB1_read_latency_shift_reg[0] & XB1_av_readdata_pre[14]) ) );


--RC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at MLABCELL_X15_Y9_N54
RC1L213 = ( RC1_D_iw[14] & ( RC1_D_iw[15] & ( (RC1_D_iw[16] & (RC1_D_iw[11] & (!RC1_D_iw[12] & RC1L283Q))) ) ) ) # ( RC1_D_iw[14] & ( !RC1_D_iw[15] & ( (RC1_D_iw[16] & (!RC1_D_iw[12] & RC1L283Q)) ) ) ) # ( !RC1_D_iw[14] & ( !RC1_D_iw[15] & ( (RC1_D_iw[16] & (RC1L283Q & ((!RC1_D_iw[12]) # (RC1_D_iw[11])))) ) ) );


--RC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X9_Y7_N33
RC1L203 = ( RC1_D_iw[2] & ( (RC1L268Q & (!RC1_D_iw[0] & (RC1L272Q & !RC1_D_iw[3]))) ) ) # ( !RC1_D_iw[2] & ( (!RC1L268Q & (!RC1_D_iw[0] & (RC1L272Q & !RC1_D_iw[3]))) ) );


--RC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X16_Y9_N6
RC1L204 = ( RC1_D_iw[14] & ( RC1_D_iw[16] & ( (!RC1_D_iw[12] & (!RC1L283Q & (!RC1_D_iw[15] $ (RC1_D_iw[11])))) ) ) ) # ( !RC1_D_iw[14] & ( RC1_D_iw[16] & ( (RC1_D_iw[15] & (!RC1_D_iw[11] & (!RC1_D_iw[12] & !RC1L283Q))) ) ) ) # ( RC1_D_iw[14] & ( !RC1_D_iw[16] & ( (!RC1_D_iw[15] & (!RC1_D_iw[11] & (!RC1_D_iw[12] & !RC1L283Q))) ) ) ) # ( !RC1_D_iw[14] & ( !RC1_D_iw[16] & ( (RC1_D_iw[15] & (!RC1_D_iw[11] & (!RC1_D_iw[12] & !RC1L283Q))) ) ) );


--RC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at MLABCELL_X15_Y7_N6
RC1L240 = ( RC1_D_iw[15] & ( (!RC1_D_iw[16] & (RC1_D_iw[14] & (!RC1_D_iw[12] & RC1_D_iw[13]))) ) ) # ( !RC1_D_iw[15] & ( (RC1_D_iw[16] & (RC1_D_iw[14] & (!RC1_D_iw[12] & RC1_D_iw[13]))) ) );


--RC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at MLABCELL_X15_Y9_N57
RC1L241 = ( RC1_D_iw[15] & ( RC1_D_iw[14] & ( (RC1_D_iw[16] & (RC1_D_iw[11] & (RC1L283Q & !RC1_D_iw[12]))) ) ) ) # ( RC1_D_iw[15] & ( !RC1_D_iw[14] & ( (RC1_D_iw[16] & (RC1L283Q & !RC1_D_iw[12])) ) ) ) # ( !RC1_D_iw[15] & ( !RC1_D_iw[14] & ( (RC1_D_iw[16] & (RC1L283Q & ((!RC1_D_iw[12]) # (RC1_D_iw[11])))) ) ) );


--RC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X9_Y7_N36
RC1L229 = ( RC1_D_iw[2] & ( (RC1L268Q & (RC1_D_iw[0] & ((!RC1_D_iw[3]) # (!RC1L272Q)))) ) ) # ( !RC1_D_iw[2] & ( (RC1L268Q & (!RC1L272Q & RC1_D_iw[0])) ) );


--RC1L784 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5 at MLABCELL_X8_Y6_N42
RC1L784 = ( !RC1L268Q & ( RC1_D_iw[0] & ( (RC1_D_iw[2] & ((!RC1L272Q) # (!RC1_D_iw[3]))) ) ) );


--RC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X16_Y7_N18
RC1L214 = ( RC1_D_iw[3] & ( RC1L272Q & ( (!RC1_D_iw[5] & (RC1_D_iw[2] & RC1_D_iw[0])) ) ) ) # ( RC1_D_iw[3] & ( !RC1L272Q & ( (RC1_D_iw[5] & (!RC1_D_iw[2] & (RC1_D_iw[0] & !RC1L268Q))) ) ) ) # ( !RC1_D_iw[3] & ( !RC1L272Q & ( (RC1_D_iw[5] & (!RC1_D_iw[2] & (!RC1_D_iw[0] $ (!RC1L268Q)))) ) ) );


--RC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X16_Y7_N12
RC1L215 = ( RC1_D_iw[3] & ( RC1L272Q & ( (!RC1_D_iw[5] & (!RC1_D_iw[2] & (!RC1_D_iw[0] $ (!RC1L268Q)))) ) ) ) # ( !RC1_D_iw[3] & ( RC1L272Q & ( (!RC1_D_iw[5] & (!RC1_D_iw[2] & (!RC1_D_iw[0] $ (!RC1L268Q)))) ) ) ) # ( RC1_D_iw[3] & ( !RC1L272Q & ( (!RC1_D_iw[5] & (!RC1_D_iw[2] & (!RC1_D_iw[0] $ (!RC1L268Q)))) ) ) );


--RC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X16_Y7_N6
RC1L216 = ( RC1_D_iw[3] & ( RC1L272Q & ( (RC1_D_iw[5] & ((!RC1L268Q & ((!RC1_D_iw[2]) # (RC1_D_iw[0]))) # (RC1L268Q & ((RC1_D_iw[2]))))) ) ) ) # ( !RC1_D_iw[3] & ( RC1L272Q & ( (RC1_D_iw[0] & (!RC1L268Q & (RC1_D_iw[5] & !RC1_D_iw[2]))) ) ) );


--RC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X18_Y7_N36
RC1L222 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[14] & (RC1_D_iw[16] & (RC1L283Q & !RC1_D_iw[15]))) ) ) ) # ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[14] & (RC1_D_iw[16] & (RC1L283Q & !RC1_D_iw[15]))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (RC1_D_iw[16] & (RC1L283Q & !RC1_D_iw[15])) ) ) );


--RC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X18_Y7_N42
RC1L223 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (((RC1L283Q)))) # (RC1_D_iw[16] & ((!RC1_D_iw[14] & ((!RC1L283Q) # (RC1_D_iw[15]))) # (RC1_D_iw[14] & ((!RC1_D_iw[15]) # (RC1L283Q))))) ) ) ) # ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (RC1_D_iw[15] & ((!RC1_D_iw[14]) # (!RC1L283Q)))) # (RC1_D_iw[16] & (!RC1_D_iw[14] & (!RC1L283Q & !RC1_D_iw[15]))) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[14] & (RC1_D_iw[16] & (!RC1L283Q))) # (RC1_D_iw[14] & ((!RC1L283Q & ((!RC1_D_iw[15]))) # (RC1L283Q & (RC1_D_iw[16] & RC1_D_iw[15])))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[14] & (!RC1_D_iw[16] & (!RC1L283Q $ (RC1_D_iw[15])))) # (RC1_D_iw[14] & (RC1_D_iw[16] & ((RC1_D_iw[15])))) ) ) );


--RC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at MLABCELL_X15_Y9_N24
RC1L224 = ( RC1_D_iw[11] & ( !RC1L283Q & ( (!RC1_D_iw[15] & (RC1_D_iw[16] & ((!RC1_D_iw[14]) # (RC1_D_iw[12])))) # (RC1_D_iw[15] & (RC1_D_iw[14] & (!RC1_D_iw[16] & !RC1_D_iw[12]))) ) ) ) # ( !RC1_D_iw[11] & ( !RC1L283Q & ( (!RC1_D_iw[15] & (RC1_D_iw[16] & RC1_D_iw[12])) ) ) );


--RC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at MLABCELL_X15_Y9_N42
RC1L225 = ( RC1_D_iw[14] & ( RC1L283Q & ( (!RC1_D_iw[15] & (RC1_D_iw[11] & (!RC1_D_iw[16] & RC1_D_iw[12]))) ) ) ) # ( !RC1_D_iw[14] & ( RC1L283Q & ( (RC1_D_iw[15] & (!RC1_D_iw[16] & !RC1_D_iw[12])) ) ) ) # ( RC1_D_iw[14] & ( !RC1L283Q & ( (!RC1_D_iw[15] & (!RC1_D_iw[11] & (!RC1_D_iw[16] & RC1_D_iw[12]))) ) ) ) # ( !RC1_D_iw[14] & ( !RC1L283Q & ( (!RC1_D_iw[16] & (!RC1_D_iw[12] & (!RC1_D_iw[15] $ (RC1_D_iw[11])))) ) ) );


--RC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X16_Y8_N12
RC1L226 = ( RC1_D_iw[11] & ( RC1_D_iw[15] & ( (RC1_D_iw[12] & (!RC1_D_iw[14] & RC1_D_iw[16])) ) ) ) # ( !RC1_D_iw[11] & ( RC1_D_iw[15] & ( (RC1_D_iw[16] & ((!RC1_D_iw[12] & ((RC1_D_iw[14]))) # (RC1_D_iw[12] & (!RC1L283Q & !RC1_D_iw[14])))) ) ) ) # ( RC1_D_iw[11] & ( !RC1_D_iw[15] & ( (RC1_D_iw[12] & (RC1L283Q & (RC1_D_iw[14] & RC1_D_iw[16]))) ) ) );


--RC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1 at LABCELL_X17_Y7_N6
RC1L254 = ( !RC1_D_iw[2] & ( !RC1_D_iw[0] & ( (!RC1L268Q & (RC1_D_iw[5] & (!RC1L272Q $ (!RC1_D_iw[3])))) ) ) );


--RC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at MLABCELL_X8_Y6_N24
RC1L201 = ( RC1_D_iw[2] & ( !RC1_D_iw[0] & ( (RC1L268Q & ((!RC1_D_iw[3] & (!RC1L272Q)) # (RC1_D_iw[3] & (RC1L272Q & !RC1_D_iw[5])))) ) ) ) # ( !RC1_D_iw[2] & ( !RC1_D_iw[0] & ( (!RC1L268Q & ((!RC1_D_iw[3] & (!RC1L272Q & RC1_D_iw[5])) # (RC1_D_iw[3] & (RC1L272Q & !RC1_D_iw[5])))) ) ) );


--RC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X9_Y7_N30
RC1L205 = ( !RC1L272Q & ( (!RC1_D_iw[0] & (RC1_D_iw[3] & (!RC1L268Q $ (RC1_D_iw[2])))) ) );


--RC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X17_Y7_N12
RC1L202 = ( RC1_D_iw[14] & ( RC1_D_iw[15] & ( (!RC1_D_iw[11] & (!RC1L283Q & (!RC1_D_iw[12] & !RC1_D_iw[16]))) ) ) ) # ( RC1_D_iw[14] & ( !RC1_D_iw[15] & ( (!RC1_D_iw[11] & (!RC1L283Q & !RC1_D_iw[12])) ) ) ) # ( !RC1_D_iw[14] & ( !RC1_D_iw[15] & ( (!RC1_D_iw[11] & (!RC1L283Q & (!RC1_D_iw[12] & RC1_D_iw[16]))) ) ) );


--RC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at MLABCELL_X8_Y6_N0
RC1L231 = ( RC1_D_iw[2] & ( RC1_D_iw[0] & ( RC1L230 ) ) ) # ( !RC1_D_iw[2] & ( RC1_D_iw[0] & ( RC1L230 ) ) ) # ( RC1_D_iw[2] & ( !RC1_D_iw[0] & ( ((!RC1L268Q & ((RC1L272Q) # (RC1_D_iw[3])))) # (RC1L230) ) ) ) # ( !RC1_D_iw[2] & ( !RC1_D_iw[0] & ( RC1L230 ) ) );


--RC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X17_Y7_N18
RC1L232 = ( RC1_D_iw[2] & ( !RC1_D_iw[0] & ( (!RC1L268Q & (!RC1_D_iw[5] & ((RC1_D_iw[3]) # (RC1L272Q)))) ) ) );


--RC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X16_Y8_N30
RC1L246 = ( RC1_D_iw[11] & ( RC1_D_iw[15] & ( (RC1_D_iw[12] & (!RC1L283Q & ((!RC1_D_iw[16]) # (RC1_D_iw[14])))) ) ) ) # ( !RC1_D_iw[11] & ( RC1_D_iw[15] & ( (RC1_D_iw[12] & (!RC1L283Q & ((!RC1_D_iw[16]) # (RC1_D_iw[14])))) ) ) ) # ( RC1_D_iw[11] & ( !RC1_D_iw[15] & ( (RC1_D_iw[12] & (!RC1L283Q & !RC1_D_iw[16])) ) ) ) # ( !RC1_D_iw[11] & ( !RC1_D_iw[15] & ( (RC1_D_iw[12] & (!RC1L283Q & (!RC1_D_iw[14] & !RC1_D_iw[16]))) ) ) );


--RC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X16_Y8_N24
RC1L247 = ( RC1L583 & ( RC1L246 ) );


--Z1L11 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at MLABCELL_X8_Y3_N30
Z1L11 = !Z1_altera_reset_synchronizer_int_chain[3];


--CB1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X4_Y2_N36
CB1L65 = AMPP_FUNCTION(!U1_t_dav);


--JC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X10_Y5_N3
JC1L7 = ( !JC1L3 );


--UB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress~0 at LABCELL_X9_Y5_N21
UB1L3 = !UB1L55;


--JC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X11_Y7_N18
JC2L7 = ( !JC2L3 );


--UB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress~0 at LABCELL_X11_Y7_N36
UB2L3 = ( !UB2L58 );


--ZC1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at MLABCELL_X6_Y3_N9
ZC1L5 = ( !UC1_writedata[0] );


--XB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at MLABCELL_X15_Y6_N39
XB1L23 = !LB1_b_full;


--CB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at MLABCELL_X6_Y4_N18
CB1L44 = AMPP_FUNCTION(!CB1_read);


--CB1L119 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X4_Y2_N33
CB1L119 = AMPP_FUNCTION(!CB1_write);


--YD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at MLABCELL_X8_Y3_N15
YD2L4 = GND;


--A1L315 is ~GND at MLABCELL_X8_Y2_N12
A1L315 = GND;


--CB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X2_Y4_N0
CB1L19 = AMPP_FUNCTION(!CB1_count[9]);


--RC1L395 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X23_Y6_N42
RC1L395 = ( !RC1_E_shift_rot_cnt[0] );


--KD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X7_Y5_N24
KD1L3 = !KD1L2;


--A1L107 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L107 = EQUATION NOT SUPPORTED;

--A1L108 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L108 = EQUATION NOT SUPPORTED;

--A1L105 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L105 = EQUATION NOT SUPPORTED;

--A1L106 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L106 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X2_Y2_N2
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L105, Q1L5, A1L108);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X2_Y2_N44
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L105, Q1L24, A1L108, GND);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X2_Y2_N1
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L105, Q1L26, A1L108, GND);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X2_Y2_N29
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L105, Q1L30, A1L108, GND);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X2_Y2_N20
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L105, Q1L32, A1L108, GND);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X3_Y3_N44
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L105, N1L80, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L70);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X3_Y3_N1
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L105, N1L82, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L70);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X3_Y2_N50
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L105, Q1L39, !A1L108, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X3_Y2_N47
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L105, Q1L41, !A1L108, GND);


--P1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X1_Y1_N0
P1L29 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[0], !A1L106, !P1_word_counter[4], !Q1_state[4], !P1_word_counter[1], !P1L6Q);


--N1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at MLABCELL_X3_Y2_N24
N1L76 = AMPP_FUNCTION(!A1L106, !N1_irsr_reg[6], !YD2L4, !N1_virtual_ir_scan_reg, !Q1_state[3], !YD2L4, !Q1_state[4]);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L105, N1L145);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X3_Y2_N8
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L105, N1L116, !N1_clr_reg, GND, N1L117);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X2_Y2_N50
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L105, N1L22, Q1_state[0], N1L147);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X3_Y2_N17
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L105, N1L2, GND);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X2_Y2_N35
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L105, Q1L20, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X2_Y2_N14
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L105, Q1L22);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X2_Y2_N5
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L105, Q1L23, GND);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y2_N23
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L105, Q1L25);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X1_Y2_N59
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L105, Q1L27, GND);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X2_Y2_N11
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L105, Q1L28, GND);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X1_Y2_N14
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L105, N1L114, GND);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X1_Y2_N17
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L105, Q1L29, GND);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X1_Y2_N20
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L105, Q1L31, GND);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X1_Y2_N38
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L105, Q1L33, GND);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X1_Y2_N41
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L105, N1L147, GND);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X3_Y3_N32
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L105, N1L56, !N1_clr_reg, GND);


--H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X3_Y2_N20
--register power-up is low

H1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L105, N1L118, !N1_clr_reg, N1L117);


--N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X1_Y3_N50
--register power-up is low

N1_irf_reg[2][0] = AMPP_FUNCTION(A1L105, N1L62, !N1_clr_reg, N1L60);


--N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X1_Y3_N53
--register power-up is low

N1_irf_reg[2][1] = AMPP_FUNCTION(A1L105, N1L63, !N1_clr_reg, N1L60);


--N1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X4_Y3_N18
N1L26 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4]);


--N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y2_N2
--register power-up is low

N1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L105, N1_irsr_reg[6], !N1_clr_reg, GND, N1L120);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y2_N32
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L105, N1_irsr_reg[5], !N1_clr_reg, GND, N1L120);


--N1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y2_N30
N1L138 = AMPP_FUNCTION(!N1_virtual_ir_tdo_sel_reg[1], !N1_virtual_ir_scan_reg, !N1L66Q, !N1_virtual_ir_tdo_sel_reg[0], !CB1_adapted_tdo);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X3_Y3_N28
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L105, N1L81, !N1_clr_reg, N1L70);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X1_Y2_N29
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L105, N1L76, !N1_clr_reg, GND);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y2_N25
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L105, N1L74, !N1_clr_reg, GND);


--N1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X2_Y2_N33
N1L24 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[5]);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X1_Y1_N19
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L105, P1L23, P1L18);


--N1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X1_Y2_N6
N1L139 = AMPP_FUNCTION(!P1_WORD_SR[0], !N1_virtual_ir_scan_reg, !N1L24, !N1_irsr_reg[1], !N1_irsr_reg[2], !N1L66Q);


--N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y2_N0
N1L140 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_virtual_ir_scan_reg, !N1_virtual_ir_tdo_sel_reg[1], !ND1_sr[0], !N1_irsr_reg[6], !CB1_adapted_tdo);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N55
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L105, N1L137, GND);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X3_Y1_N25
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L105, N1L32, N1L26);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X3_Y1_N58
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L105, N1L13, N1L9);


--N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X4_Y1_N0
N1L141 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[0], !N1_design_hash_reg[0], !N1L66Q);


--N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at MLABCELL_X3_Y1_N39
N1L142 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[1]);


--N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y2_N12
N1L143 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_virtual_ir_scan_reg, !N1_irsr_reg[2], !N1_irsr_reg[1], !N1_irsr_reg[5], !N1L66Q);


--N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N54
N1L144 = AMPP_FUNCTION(!N1L26, !N1L141, !Q1_state[8], !N1L143, !N1_tdo_bypass_reg, !N1L142);


--N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L145 = AMPP_FUNCTION(!N1L26, !N1L138, !N1L144, !N1L140, !N1L139);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X1_Y2_N11
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L105, N1L39, !N1_clr_reg, GND);


--N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at MLABCELL_X3_Y2_N3
N1L115 = AMPP_FUNCTION(!A1L108, !Q1_state[2], !N1_hub_mode_reg[1]);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at MLABCELL_X3_Y1_N6
N1L116 = AMPP_FUNCTION(!A1L108, !N1_irsr_reg[6], !N1L115, !A1L106, !Q1_state[4], !N1_irsr_reg[5]);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X2_Y2_N38
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L105, N1L21, Q1_state[0], N1L147);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X2_Y2_N24
N1L117 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !A1L108, !N1_virtual_dr_scan_reg, !Q1_state[4], !Q1_state[15], !Q1_state[2]);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X2_Y1_N49
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[2], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X2_Y1_N43
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[5], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X2_Y1_N37
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X2_Y1_N52
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L105, N1L90, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X2_Y1_N40
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L105, N1L87, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X2_Y1_N23
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L105, N1L101, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X2_Y1_N20
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[9], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X2_Y1_N5
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L105, N1L97, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X2_Y1_N1
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L105, N1L95, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X2_Y1_N47
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[6], Q1_state[0], GND, Q1_state[11]);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X2_Y1_N45
N1L20 = AMPP_FUNCTION(!N1_jtag_ir_reg[7], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[5], !N1_jtag_ir_reg[9], !N1_jtag_ir_reg[8]);


--N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X2_Y2_N48
N1L22 = AMPP_FUNCTION(!N1_jtag_ir_reg[1], !N1_jtag_ir_reg[2], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[3], !N1L20, !N1_jtag_ir_reg[4]);


--N1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X2_Y2_N15
N1L147 = AMPP_FUNCTION(!Q1_state[12], !A1L108, !Q1_state[14]);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X4_Y3_N26
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L105, N1L43, N1_virtual_ir_scan_reg);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X4_Y3_N33
N1L2 = AMPP_FUNCTION(!Q1_state[1], !N1_hub_mode_reg[2]);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at MLABCELL_X3_Y2_N48
Q1L20 = AMPP_FUNCTION(!Q1_state[9], !A1L108, !Q1_tms_cnt[2], !Q1_state[0]);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X2_Y2_N3
Q1L21 = AMPP_FUNCTION(!Q1_state[0], !Q1_state[8], !Q1_state[15], !Q1_state[1]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X2_Y2_N12
Q1L22 = AMPP_FUNCTION(!A1L108, !Q1_state[15], !Q1_state[8], !Q1_state[1]);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at MLABCELL_X3_Y2_N42
Q1L23 = AMPP_FUNCTION(!Q1_state[2], !A1L108);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X4_Y3_N0
Q1L24 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[3], !Q1_state[4]);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X1_Y2_N21
Q1L25 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !A1L108);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X4_Y3_N57
Q1L26 = AMPP_FUNCTION(!Q1_state[6], !Q1_state[5]);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X2_Y2_N42
Q1L27 = AMPP_FUNCTION(!Q1_state[6], !A1L108);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at MLABCELL_X3_Y2_N33
Q1L28 = AMPP_FUNCTION(!Q1_state[5], !A1L108, !Q1_state[7]);


--N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X2_Y2_N6
N1L114 = AMPP_FUNCTION(!A1L108, !Q1_state[2]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X2_Y2_N57
Q1L29 = AMPP_FUNCTION(!Q1_state[9], !A1L108);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X2_Y2_N54
Q1L30 = AMPP_FUNCTION(!Q1_state[14], !Q1_state[11], !Q1_state[10]);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X1_Y2_N51
Q1L31 = AMPP_FUNCTION(!Q1_state[10], !Q1_state[11], !A1L108);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X2_Y2_N21
Q1L32 = AMPP_FUNCTION(!Q1_state[13], !Q1_state[12]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X2_Y2_N30
Q1L33 = AMPP_FUNCTION(!A1L108, !Q1_state[13]);


--N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X3_Y3_N59
--register power-up is low

N1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L105, N1L126, !N1_clr_reg, GND);


--N1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at MLABCELL_X3_Y3_N33
N1L54 = AMPP_FUNCTION(!N1L66Q, !N1_irsr_reg[5], !N1_shadow_irf_reg[1][0], !N1_irsr_reg[2], !N1_hub_mode_reg[1], !N1_irsr_reg[1]);


--N1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X4_Y3_N48
N1L129 = AMPP_FUNCTION(!Q1_state[7], !A1L108, !N1_virtual_ir_scan_reg, !Q1_state[3], !Q1_state[5]);


--N1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at MLABCELL_X3_Y3_N54
N1L55 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[5], !N1_irsr_reg[2], !N1_irf_reg[1][0], !N1_hub_mode_reg[1], !N1_shadow_irf_reg[1][0]);


--N1L56 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at MLABCELL_X3_Y3_N48
N1L56 = AMPP_FUNCTION(!N1L55, !N1_irf_reg[1][0], !N1_irsr_reg[6], !N1_irsr_reg[0], !N1L129, !N1L54);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at MLABCELL_X3_Y2_N18
N1L118 = AMPP_FUNCTION(!A1L106, !A1L108, !Q1_state[4], !N1L115, !N1_irsr_reg[5], !N1_irsr_reg[6]);


--N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X1_Y3_N34
--register power-up is low

N1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L105, N1L132, !N1_clr_reg, N1L130);


--N1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at LABCELL_X1_Y3_N48
N1L62 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][0], !N1L66Q);


--Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X4_Y3_N9
Q1L34 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5]);


--N1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X1_Y2_N27
N1L59 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[1], !N1L66Q, !N1_irsr_reg[5], !N1_irsr_reg[6], !N1_hub_mode_reg[1]);


--N1L60 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at MLABCELL_X3_Y2_N0
N1L60 = AMPP_FUNCTION(!N1L59, !A1L108, !Q1_state[3], !N1_virtual_ir_scan_reg, !Q1L34);


--N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X1_Y3_N31
--register power-up is low

N1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L105, N1L133, !N1_clr_reg, N1L130);


--N1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at LABCELL_X1_Y3_N51
N1L63 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][1]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X1_Y2_N44
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L105, N1L44, !N1_clr_reg, N1L120);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X3_Y3_N7
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L105, N1L83, !N1_clr_reg, N1L70);


--N1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at MLABCELL_X3_Y3_N42
N1L80 = AMPP_FUNCTION(!N1_irsr_reg[4], !N1_irsr_reg[6], !N1_hub_mode_reg[0], !ND1_ir_out[0], !N1_irf_reg[1][0]);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X3_Y3_N10
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L105, N1L84, !N1_clr_reg, N1L70);


--N1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at MLABCELL_X3_Y3_N3
N1L69 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[4], !N1_hub_mode_reg[0], !N1_irsr_reg[5], !N1_irsr_reg[3]);


--N1L70 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X4_Y3_N15
N1L70 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !Q1_state[3], !N1L69);


--N1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X4_Y3_N30
N1L120 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[7], !A1L108, !Q1_state[5]);


--N1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at MLABCELL_X3_Y3_N27
N1L81 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[3]);


--N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at MLABCELL_X3_Y3_N0
N1L82 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[4], !N1_hub_mode_reg[0], !ND1_ir_out[1]);


--N1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at MLABCELL_X3_Y1_N48
N1L74 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[6], !Q1_state[4], !N1_virtual_ir_scan_reg, !N1_irsr_reg[5]);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X1_Y1_N37
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L105, P1L25, P1L18);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X4_Y1_N33
P1_clear_signal = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X1_Y1_N10
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L105, P1L11, GND, P1L8);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X1_Y1_N28
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L105, P1L12, GND, P1L8);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X1_Y1_N56
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L105, P1L13, GND, P1L8);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X1_Y1_N59
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L105, P1L14, GND, P1L8);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X1_Y1_N17
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L105, P1L15, GND, P1L8);


--P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X1_Y1_N30
P1L22 = AMPP_FUNCTION(!P1L10Q, !P1_word_counter[2], !P1_word_counter[1], !P1_word_counter[0]);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X1_Y1_N18
P1L23 = AMPP_FUNCTION(!Q1_state[4], !P1_clear_signal, !P1L22, !P1_word_counter[3], !P1_WORD_SR[1]);


--P1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at MLABCELL_X3_Y1_N18
P1L18 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg, !Q1_state[4], !Q1_state[8], !Q1_state[3]);


--N1L137 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X4_Y1_N36
N1L137 = AMPP_FUNCTION(!A1L106, !Q1_state[4], !N1_tdo_bypass_reg);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X3_Y1_N53
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L105, N1L33, N1L26);


--N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at MLABCELL_X3_Y1_N24
N1L32 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[1]);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at MLABCELL_X3_Y1_N3
N1L4 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !Q1_state[3]);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X2_Y1_N59
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L105, N1L109, GND, N1L105);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X2_Y1_N14
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L105, N1L110, GND, N1L105);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X2_Y1_N17
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L105, N1L111, GND, N1L105);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X2_Y1_N32
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L105, N1L112, GND, N1L105);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X2_Y1_N35
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L105, N1L113, GND, N1L105);


--N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at LABCELL_X2_Y1_N12
N1L8 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3]);


--N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X2_Y1_N57
N1L12 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4]);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X3_Y1_N35
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L105, N1L15, N1L9);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X4_Y1_N10
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[0], GND, H1L6);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at MLABCELL_X3_Y1_N57
N1L13 = AMPP_FUNCTION(!N1L8, !N1L12, !H1_sldfabric_ident_writedata[0], !N1L4, !N1_design_hash_reg[1]);


--N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X4_Y3_N54
N1L9 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !Q1_state[3], !Q1_state[4]);


--N1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at MLABCELL_X3_Y2_N9
N1L39 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[2], !N1L24, !N1L66Q, !N1L120, !N1_hub_mode_reg[1]);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X2_Y2_N36
N1L21 = AMPP_FUNCTION(!N1_jtag_ir_reg[1], !N1_jtag_ir_reg[2], !N1L20, !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[4]);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X3_Y2_N40
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L105, N1L120, GND);


--N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X2_Y2_N45
N1L41 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[5], !N1_irsr_reg[6], !N1_irsr_reg[2]);


--N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X4_Y3_N42
N1L42 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1L41, !N1L66Q, !N1_reset_ena_reg, !N1_hub_mode_reg[2]);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X2_Y2_N59
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L105, Q1L40, GND);


--Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at MLABCELL_X3_Y2_N45
Q1L39 = AMPP_FUNCTION(!Q1_tms_cnt[0], !Q1_tms_cnt[1], !Q1_tms_cnt[2]);


--N1L123 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at MLABCELL_X3_Y2_N30
N1L123 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[1]);


--N1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X2_Y2_N9
N1L124 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_irsr_reg[6], !Q1_state[3], !N1_irsr_reg[5]);


--N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X4_Y3_N6
N1L125 = AMPP_FUNCTION(!Q1_state[3], !N1L66Q, !N1_irf_reg[1][0]);


--N1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at MLABCELL_X3_Y2_N12
N1L126 = AMPP_FUNCTION(!N1L125, !N1L123, !Q1L28, !N1L124, !N1_virtual_ir_scan_reg, !N1_shadow_irf_reg[1][0]);


--N1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X1_Y3_N33
N1L132 = AMPP_FUNCTION(!Q1_state[3], !N1L66Q, !N1_irf_reg[2][0]);


--N1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at MLABCELL_X3_Y2_N36
N1L130 = AMPP_FUNCTION(!Q1L34, !A1L108, !N1_irsr_reg[6], !N1_virtual_ir_scan_reg, !Q1_state[3], !N1_hub_mode_reg[1]);


--N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X1_Y3_N30
N1L133 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[1], !N1_irf_reg[2][1]);


--N1L44 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X1_Y2_N42
N1L44 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[1], !N1_irsr_reg[5], !N1_irsr_reg[6], !N1L66Q);


--N1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at MLABCELL_X3_Y3_N6
N1L83 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[5]);


--N1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at MLABCELL_X3_Y3_N9
N1L84 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[4]);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X1_Y1_N50
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L105, P1L28, P1L18);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X1_Y1_N57
P1L24 = AMPP_FUNCTION(!P1_word_counter[0], !P1_word_counter[4]);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X1_Y1_N36
P1L25 = AMPP_FUNCTION(!Q1_state[4], !P1_clear_signal, !P1L24, !P1_WORD_SR[2], !P1L6Q, !P1_word_counter[1]);


--P1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X1_Y1_N6
P1L11 = AMPP_FUNCTION(!P1_word_counter[3], !P1_clear_signal, !P1L10Q, !P1_word_counter[2], !P1_word_counter[1], !P1_word_counter[0]);


--P1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at MLABCELL_X3_Y1_N21
P1L8 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg, !Q1_state[8], !Q1_state[4], !Q1_state[3]);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X1_Y1_N24
P1L12 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[2], !P1L10Q, !P1_word_counter[3], !P1_word_counter[0], !P1_clear_signal);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X1_Y1_N42
P1L13 = AMPP_FUNCTION(!P1_word_counter[1], !P1_clear_signal, !P1_word_counter[0]);


--P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X1_Y1_N12
P1L14 = AMPP_FUNCTION(!P1L6Q, !P1_word_counter[0], !P1_word_counter[3], !P1_word_counter[4], !P1_clear_signal, !P1_word_counter[1]);


--P1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X1_Y1_N21
P1L15 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[0], !P1_word_counter[1], !P1_word_counter[2]);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X3_Y1_N13
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L105, N1L34, N1L26);


--N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at MLABCELL_X3_Y1_N51
N1L33 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[2]);


--N1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at MLABCELL_X3_Y1_N54
N1L109 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !P1_clear_signal);


--N1L105 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at MLABCELL_X3_Y1_N42
N1L105 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !N1_virtual_ir_scan_reg, !Q1_state[8], !Q1_state[3]);


--N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal8~0 at LABCELL_X2_Y1_N24
N1L23 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0]);


--N1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X2_Y1_N27
N1L110 = AMPP_FUNCTION(!N1L23, !P1_clear_signal, !N1_mixer_addr_reg_internal[2]);


--N1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X2_Y1_N9
N1L111 = AMPP_FUNCTION(!N1L23, !N1_mixer_addr_reg_internal[2], !P1_clear_signal, !N1_mixer_addr_reg_internal[3]);


--N1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at MLABCELL_X3_Y1_N27
N1L112 = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg, !N1_mixer_addr_reg_internal[0]);


--N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X2_Y1_N6
N1L113 = AMPP_FUNCTION(!N1L23, !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4], !P1_clear_signal, !N1_mixer_addr_reg_internal[3]);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X2_Y1_N15
N1L14 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2]);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X3_Y1_N31
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L105, N1L17, N1L9);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y1_N46
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[1], GND, H1L6);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at MLABCELL_X3_Y1_N33
N1L15 = AMPP_FUNCTION(!N1L8, !N1L4, !N1L14, !H1_sldfabric_ident_writedata[1], !N1_design_hash_reg[2]);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X4_Y1_N49
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L105, N1L48, N1L47);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X4_Y3_N12
H1L6 = AMPP_FUNCTION(!Q1_state[8], !Q1_state[4], !N1L41, !N1_virtual_dr_scan_reg, !N1L66Q);


--Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at MLABCELL_X3_Y2_N57
Q1L40 = AMPP_FUNCTION(!Q1_tms_cnt[0], !A1L108);


--Q1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at MLABCELL_X3_Y2_N54
Q1L41 = AMPP_FUNCTION(!Q1_tms_cnt[0], !Q1_tms_cnt[1]);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X1_Y1_N54
P1L26 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !P1L6Q, !P1_word_counter[1], !Q1_state[8]);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X1_Y1_N1
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L105, P1L29, P1L18);


--P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X1_Y1_N33
P1L27 = AMPP_FUNCTION(!P1L10Q, !P1_word_counter[2], !P1_word_counter[1], !P1_word_counter[3]);


--P1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X1_Y1_N48
P1L28 = AMPP_FUNCTION(!P1L27, !P1L26, !Q1_state[4], !P1_word_counter[0], !P1_clear_signal, !P1_WORD_SR[3]);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X3_Y1_N16
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L105, N1L35, N1L26);


--N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at MLABCELL_X3_Y1_N12
N1L34 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[3]);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X2_Y1_N30
N1L16 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2]);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X3_Y1_N37
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L105, N1L19, GND, N1L9);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y1_N31
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[2], GND, H1L6);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at MLABCELL_X3_Y1_N30
N1L17 = AMPP_FUNCTION(!N1L8, !N1L4, !N1_design_hash_reg[3], !H1_sldfabric_ident_writedata[2], !N1L16);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X3_Y1_N46
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[2], GND, N1L47);


--N1L47 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X1_Y2_N36
N1L47 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[1], !N1L24, !Q1_state[4], !N1_virtual_dr_scan_reg, !N1L66Q);


--N1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at MLABCELL_X3_Y1_N15
N1L35 = AMPP_FUNCTION(!Q1_state[3], !A1L106);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X4_Y1_N47
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[3], GND, H1L6);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X2_Y1_N33
N1L18 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[2]);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X4_Y1_N12
N1L19 = AMPP_FUNCTION(!N1L18, !N1L4, !N1L8, !H1_sldfabric_ident_writedata[3], !A1L106);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X3_Y1_N1
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[3], GND, N1L47);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X4_Y1_N56
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L105, A1L106, GND, N1L47);


--N1L90 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X2_Y1_N51
N1L90 = AMPP_FUNCTION(!N1_jtag_ir_reg[3]);


--N1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X2_Y1_N39
N1L87 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);






--SW[8] is SW[8] at PIN_C4
SW[8] = INPUT();



--SW[9] is SW[9] at PIN_Y24
SW[9] = INPUT();


--A1L250 is LEDR[0]~output at IOOBUF_X10_Y0_N42
A1L250 = OUTPUT_BUFFER.O(.I(cntr[24]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_AG1
LEDR[0] = OUTPUT();


--A1L252 is LEDR[1]~output at IOOBUF_X12_Y81_N36
A1L252 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_D2
LEDR[1] = OUTPUT();


--A1L254 is LEDR[2]~output at IOOBUF_X76_Y0_N53
A1L254 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_AK26
LEDR[2] = OUTPUT();


--A1L256 is LEDR[3]~output at IOOBUF_X62_Y0_N19
A1L256 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_AG20
LEDR[3] = OUTPUT();


--A1L258 is LEDR[4]~output at IOOBUF_X6_Y81_N36
A1L258 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_E1
LEDR[4] = OUTPUT();


--A1L260 is LEDR[5]~output at IOOBUF_X66_Y0_N76
A1L260 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_AG22
LEDR[5] = OUTPUT();


--A1L262 is LEDR[6]~output at IOOBUF_X60_Y0_N19
A1L262 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_W17
LEDR[6] = OUTPUT();


--A1L264 is LEDR[7]~output at IOOBUF_X89_Y23_N39
A1L264 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_AE29
LEDR[7] = OUTPUT();


--A1L266 is LEDR[8]~output at IOOBUF_X34_Y0_N76
A1L266 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_AH10
LEDR[8] = OUTPUT();


--A1L268 is LEDR[9]~output at IOOBUF_X26_Y0_N42
A1L268 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[9] is LEDR[9] at PIN_AG12
LEDR[9] = OUTPUT();


--A1L165 is HEX0[0]~output at IOOBUF_X16_Y0_N2
A1L165 = OUTPUT_BUFFER.O(.I(S1_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[0] is HEX0[0] at PIN_AC12
HEX0[0] = OUTPUT();


--A1L167 is HEX0[1]~output at IOOBUF_X16_Y0_N53
A1L167 = OUTPUT_BUFFER.O(.I(S1_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[1] is HEX0[1] at PIN_AH3
HEX0[1] = OUTPUT();


--A1L169 is HEX0[2]~output at IOOBUF_X14_Y0_N2
A1L169 = OUTPUT_BUFFER.O(.I(S1_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[2] is HEX0[2] at PIN_AJ1
HEX0[2] = OUTPUT();


--A1L171 is HEX0[3]~output at IOOBUF_X14_Y0_N53
A1L171 = OUTPUT_BUFFER.O(.I(S1_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[3] is HEX0[3] at PIN_AH5
HEX0[3] = OUTPUT();


--A1L173 is HEX0[4]~output at IOOBUF_X16_Y0_N19
A1L173 = OUTPUT_BUFFER.O(.I(S1_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[4] is HEX0[4] at PIN_AD12
HEX0[4] = OUTPUT();


--A1L175 is HEX0[5]~output at IOOBUF_X14_Y0_N19
A1L175 = OUTPUT_BUFFER.O(.I(S1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[5] is HEX0[5] at PIN_AJ2
HEX0[5] = OUTPUT();


--A1L177 is HEX0[6]~output at IOOBUF_X12_Y0_N36
A1L177 = OUTPUT_BUFFER.O(.I(S1_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[6] is HEX0[6] at PIN_AF6
HEX0[6] = OUTPUT();


--A1L122 is CLOCK_50~input at IOIBUF_X89_Y25_N21
A1L122 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_Y27
CLOCK_50 = INPUT();


--A1L241 is KEY[0]~input at IOIBUF_X12_Y0_N18
A1L241 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AB12
KEY[0] = INPUT();


--A1L271 is SW[0]~input at IOIBUF_X12_Y0_N52
A1L271 = INPUT_BUFFER(.I(SW[0]), );


--SW[0] is SW[0] at PIN_AG6
SW[0] = INPUT();


--A1L273 is SW[1]~input at IOIBUF_X18_Y0_N58
A1L273 = INPUT_BUFFER(.I(SW[1]), );


--SW[1] is SW[1] at PIN_AG11
SW[1] = INPUT();


--A1L275 is SW[2]~input at IOIBUF_X12_Y0_N1
A1L275 = INPUT_BUFFER(.I(SW[2]), );


--SW[2] is SW[2] at PIN_AA12
SW[2] = INPUT();


--A1L277 is SW[3]~input at IOIBUF_X6_Y0_N1
A1L277 = INPUT_BUFFER(.I(SW[3]), );


--SW[3] is SW[3] at PIN_AD7
SW[3] = INPUT();


--A1L279 is SW[4]~input at IOIBUF_X8_Y0_N35
A1L279 = INPUT_BUFFER(.I(SW[4]), );


--SW[4] is SW[4] at PIN_AF9
SW[4] = INPUT();


--A1L281 is SW[5]~input at IOIBUF_X10_Y0_N75
A1L281 = INPUT_BUFFER(.I(SW[5]), );


--SW[5] is SW[5] at PIN_AF8
SW[5] = INPUT();


--A1L283 is SW[6]~input at IOIBUF_X6_Y0_N35
A1L283 = INPUT_BUFFER(.I(SW[6]), );


--SW[6] is SW[6] at PIN_AG3
SW[6] = INPUT();


--A1L285 is SW[7]~input at IOIBUF_X10_Y0_N58
A1L285 = INPUT_BUFFER(.I(SW[7]), );


--SW[7] is SW[7] at PIN_AH2
SW[7] = INPUT();


--A1L243 is KEY[1]~input at IOIBUF_X16_Y0_N35
A1L243 = INPUT_BUFFER(.I(KEY[1]), );


--KEY[1] is KEY[1] at PIN_AG2
KEY[1] = INPUT();


--A1L245 is KEY[2]~input at IOIBUF_X10_Y0_N92
A1L245 = INPUT_BUFFER(.I(KEY[2]), );


--KEY[2] is KEY[2] at PIN_AG7
KEY[2] = INPUT();


--A1L247 is KEY[3]~input at IOIBUF_X14_Y0_N35
A1L247 = INPUT_BUFFER(.I(KEY[3]), );


--KEY[3] is KEY[3] at PIN_AG5
KEY[3] = INPUT();










--A1L123 is CLOCK_50~inputCLKENA0 at CLKCTRL_G10
A1L123 = cyclonev_clkena(.INCLK = A1L122) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--MD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder at LABCELL_X2_Y6_N27
MD1L9 = ( ND1_sr[1] );


--RC1L1015 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]~feeder at MLABCELL_X15_Y4_N24
RC1L1015 = ( XC2_q_b[0] );


--RC1L1026 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at MLABCELL_X15_Y4_N33
RC1L1026 = ( XC2_q_b[0] );


--RC1L1042 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X19_Y7_N39
RC1L1042 = XC2_q_b[0];


--RC1L1044 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X13_Y7_N6
RC1L1044 = XC2_q_b[1];


--RC1L1028 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at MLABCELL_X8_Y7_N39
RC1L1028 = ( XC2_q_b[1] );


--RC1L1030 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X9_Y4_N57
RC1L1030 = XC2_q_b[2];


--RC1L1046 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X13_Y7_N51
RC1L1046 = ( XC2_q_b[2] );


--RC1L1048 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X19_Y7_N9
RC1L1048 = ( XC2_q_b[3] );


--RC1L1032 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at MLABCELL_X8_Y7_N3
RC1L1032 = ( XC2_q_b[3] );


--RC1L1034 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at MLABCELL_X15_Y4_N15
RC1L1034 = ( XC2_q_b[4] );


--RC1L1050 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X19_Y7_N48
RC1L1050 = ( XC2_q_b[4] );


--RC1L1052 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X19_Y5_N24
RC1L1052 = ( XC2_q_b[5] );


--RC1L1036 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at MLABCELL_X8_Y7_N33
RC1L1036 = ( XC2_q_b[5] );


--RC1L1054 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X19_Y5_N12
RC1L1054 = ( XC2_q_b[6] );


--RC1L1038 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at MLABCELL_X15_Y4_N45
RC1L1038 = ( XC2_q_b[6] );


--CB1L106 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at LABCELL_X4_Y2_N45
CB1L106 = AMPP_FUNCTION(!CB1_td_shift[9]);


--CB1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at LABCELL_X4_Y2_N12
CB1L43 = AMPP_FUNCTION(!CB1_td_shift[9]);


--MD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder at LABCELL_X1_Y5_N36
MD1L11 = ( ND1_sr[2] );


--RC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at MLABCELL_X21_Y8_N57
RC1L530 = RC1_D_iw[12];


--RC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at MLABCELL_X21_Y8_N45
RC1L534 = ( RC1_D_iw[14] );


--RC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at MLABCELL_X21_Y8_N3
RC1L540 = ( RC1_D_iw[17] );


--RC1L1056 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X19_Y5_N6
RC1L1056 = XC2_q_b[7];


--RC1L1040 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at MLABCELL_X15_Y4_N39
RC1L1040 = ( XC2_q_b[7] );


--RC1L1024 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]~feeder at MLABCELL_X15_Y4_N0
RC1L1024 = ( XC2_q_b[7] );


--CB1L108 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at LABCELL_X4_Y2_N42
CB1L108 = AMPP_FUNCTION(!CB1_td_shift[10]);


--CB1L118 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at LABCELL_X4_Y2_N57
CB1L118 = AMPP_FUNCTION(!CB1_td_shift[10]);


--MD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at LABCELL_X1_Y5_N54
MD1L13 = ND1_sr[3];


--MD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder at LABCELL_X1_Y5_N39
MD1L15 = ND1_sr[4];


--XB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X12_Y5_N6
XB3L3 = ( UC1_readdata[0] );


--RC1L486 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~feeder at MLABCELL_X25_Y8_N48
RC1L486 = ( XC1_q_b[1] );


--XB3L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]~feeder at MLABCELL_X15_Y3_N36
XB3L33 = ( UC1_readdata[26] );


--XB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X11_Y3_N12
XB3L8 = ( UC1_readdata[4] );


--CB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder at LABCELL_X2_Y4_N33
CB1L15 = AMPP_FUNCTION(!CB1_count[6]);


--MD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder at LABCELL_X7_Y6_N3
MD1L46 = ( ND1_sr[28] );


--MD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder at LABCELL_X2_Y6_N24
MD1L44 = ( ND1_sr[27] );


--XB3L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder at MLABCELL_X8_Y6_N12
XB3L38 = ( UC1_readdata[30] );


--XB3L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder at LABCELL_X10_Y3_N45
XB3L40 = ( UC1_readdata[31] );


--MD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder at LABCELL_X1_Y4_N51
MD1L34 = ND1_sr[18];


--CB1L13 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at LABCELL_X2_Y4_N54
CB1L13 = AMPP_FUNCTION(!CB1_count[5]);


--CB1L104 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at LABCELL_X4_Y2_N48
CB1L104 = AMPP_FUNCTION(!CB1_td_shift[8]);


--A1L308 is sw_d2[4]~feeder at LABCELL_X11_Y2_N6
A1L308 = ( sw_d1[4] );


--A1L310 is sw_d2[5]~feeder at LABCELL_X11_Y2_N24
A1L310 = ( sw_d1[5] );


--A1L312 is sw_d2[6]~feeder at LABCELL_X12_Y2_N45
A1L312 = ( sw_d1[6] );


--CB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder at LABCELL_X2_Y4_N57
CB1L11 = AMPP_FUNCTION(!CB1_count[4]);


--MD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at LABCELL_X1_Y5_N45
MD1L27 = ND1_sr[13];


--MD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at LABCELL_X1_Y5_N42
MD1L24 = ND1_sr[11];


--QD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder at MLABCELL_X15_Y5_N18
QD1L2 = ( Z1_r_sync_rst );


--CB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder at LABCELL_X9_Y2_N3
CB1L49 = AMPP_FUNCTION(!CB1_rst1);


--S1L10 is nios_system:u0|nios_system_hex0:hex0|data_out[1]~feeder at LABCELL_X13_Y4_N57
S1L10 = ( RC1_d_writedata[1] );


--S1L16 is nios_system:u0|nios_system_hex0:hex0|data_out[6]~feeder at LABCELL_X13_Y4_N0
S1L16 = ( RC1_d_writedata[6] );


--A1L236 is key0_d3[0]~feeder at LABCELL_X12_Y1_N9
A1L236 = ( key0_d2[0] );


--A1L228 is key0_d2[0]~feeder at LABCELL_X12_Y1_N48
A1L228 = ( key0_d1[0] );


--Z1L20 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]~feeder at MLABCELL_X8_Y3_N21
Z1L20 = ( Z1_altera_reset_synchronizer_int_chain[2] );


--RC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at MLABCELL_X21_Y8_N48
RC1L528 = ( RC1_D_iw[11] );


--RC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at MLABCELL_X21_Y8_N12
RC1L532 = ( RC1L283Q );


--RC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at MLABCELL_X21_Y8_N36
RC1L536 = ( RC1_D_iw[15] );


--RC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at MLABCELL_X21_Y8_N18
RC1L538 = RC1_D_iw[16];


--RC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at MLABCELL_X21_Y8_N9
RC1L542 = RC1_D_iw[18];


--RC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at MLABCELL_X21_Y8_N30
RC1L544 = RC1_D_iw[19];


--RC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at MLABCELL_X21_Y8_N24
RC1L549 = ( RC1_D_iw[21] );


--RC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at MLABCELL_X21_Y8_N27
RC1L546 = RC1_D_iw[20];


--AD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder at LABCELL_X2_Y5_N30
AD1L8 = ( MD1_jdo[3] );


--RC1L396 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X23_Y6_N48
RC1L396 = ( RC1_E_src2[0] );


--KD1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at LABCELL_X4_Y5_N51
KD1L113 = MD1_jdo[34];


--AD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder at LABCELL_X2_Y5_N15
AD1L30 = MD1_jdo[17];


--KD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at MLABCELL_X3_Y5_N42
KD1L75 = MD1_jdo[17];


--CB1L116 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at LABCELL_X4_Y2_N54
CB1L116 = AMPP_FUNCTION(!CB1L114);


--CB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2~feeder at MLABCELL_X6_Y4_N48
CB1L41 = AMPP_FUNCTION(!CB1_read1);


--AD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder at LABCELL_X2_Y5_N12
AD1L43 = ( MD1_jdo[25] );


--KD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at MLABCELL_X3_Y5_N48
KD1L95 = MD1_jdo[25];


--KD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at LABCELL_X4_Y5_N36
KD1L52 = MD1_jdo[4];


--MD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder at LABCELL_X1_Y4_N15
MD1L56 = ( ND1_sr[35] );


--AD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder at LABCELL_X2_Y5_N54
AD1L45 = MD1_jdo[26];


--KD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at LABCELL_X4_Y5_N33
KD1L97 = ( MD1_jdo[26] );


--KD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X3_Y5_N51
KD1L101 = MD1_jdo[28];


--KD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X3_Y5_N45
KD1L99 = MD1_jdo[27];


--XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X9_Y2_N36
XB1L3 = U1_ien_AF;


--XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X9_Y2_N57
XB1L5 = ( U1_ien_AE );


--AD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder at LABCELL_X2_Y6_N39
AD1L36 = MD1_jdo[21];


--KD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at LABCELL_X4_Y5_N18
KD1L85 = ( MD1_jdo[20] );


--Z1L7 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X8_Y3_N27
Z1L7 = ( Z1_altera_reset_synchronizer_int_chain[0] );


--MD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder at LABCELL_X1_Y4_N12
MD1L54 = ( ND1_sr[34] );


--CB1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1~feeder at MLABCELL_X6_Y4_N51
CB1L39 = AMPP_FUNCTION(!CB1_read);


--KD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at MLABCELL_X3_Y5_N12
KD1L54 = MD1_jdo[5];


--AD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder at LABCELL_X2_Y6_N6
AD1L49 = MD1_jdo[29];


--KD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at MLABCELL_X3_Y5_N30
KD1L103 = MD1_jdo[29];


--KD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at LABCELL_X4_Y5_N39
KD1L106 = MD1_jdo[30];


--AD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder at LABCELL_X2_Y5_N51
AD1L51 = MD1_jdo[30];


--KD1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X3_Y5_N33
KD1L108 = MD1_jdo[31];


--KD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at MLABCELL_X3_Y5_N24
KD1L111 = MD1_jdo[33];


--UC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at MLABCELL_X6_Y3_N30
UC1L42 = ( ZC1L10 );


--UC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at MLABCELL_X6_Y3_N48
UC1L78 = ( ZC1L10 );


--UC1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at MLABCELL_X8_Y5_N42
UC1L24 = ZC1L10;


--UC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at MLABCELL_X8_Y5_N45
UC1L74 = ZC1L10;


--UC1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X8_Y5_N9
UC1L76 = ZC1L10;


--UC1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at MLABCELL_X8_Y5_N6
UC1L36 = ZC1L10;


--UC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at MLABCELL_X8_Y5_N12
UC1L34 = ZC1L10;


--UC1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at MLABCELL_X8_Y5_N15
UC1L28 = ZC1L10;


--UC1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at MLABCELL_X8_Y5_N30
UC1L68 = ZC1L10;


--UC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at MLABCELL_X8_Y5_N33
UC1L30 = ZC1L10;


--UC1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at MLABCELL_X8_Y5_N39
UC1L48 = ZC1L10;


--UC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at MLABCELL_X8_Y5_N36
UC1L52 = ZC1L10;


--UC1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at MLABCELL_X8_Y5_N21
UC1L40 = ZC1L10;


--UC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at MLABCELL_X8_Y5_N18
UC1L50 = ZC1L10;


--UC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at MLABCELL_X8_Y5_N0
UC1L54 = ZC1L10;


--UC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at MLABCELL_X8_Y5_N3
UC1L38 = ZC1L10;


--UC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at MLABCELL_X8_Y5_N51
UC1L62 = ZC1L10;


--UC1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X8_Y5_N48
UC1L60 = ZC1L10;


--UC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at MLABCELL_X8_Y5_N54
UC1L46 = ZC1L10;


--UC1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X8_Y5_N57
UC1L64 = ZC1L10;


--UC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at MLABCELL_X8_Y5_N27
UC1L26 = ZC1L10;


--UC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at MLABCELL_X8_Y5_N24
UC1L66 = ZC1L10;


--UC1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X9_Y5_N51
UC1L56 = ZC1L10;


--UC1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X9_Y5_N48
UC1L72 = ZC1L10;


--UC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at LABCELL_X9_Y5_N27
UC1L70 = ZC1L10;


--UC1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at LABCELL_X9_Y5_N24
UC1L44 = ZC1L10;


--UC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at LABCELL_X9_Y5_N9
UC1L58 = ( ZC1L10 );


--UC1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at LABCELL_X12_Y6_N27
UC1L32 = ( ZC1L10 );


--KD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X4_Y5_N30
KD1L83 = MD1_jdo[19];


--AD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder at LABCELL_X2_Y5_N21
AD1L32 = MD1_jdo[18];


--CB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at LABCELL_X4_Y2_N27
CB1L98 = AMPP_FUNCTION(!CB1_td_shift[5]);


--AD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X2_Y6_N9
AD1L12 = MD1_jdo[6];


--KD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at MLABCELL_X3_Y5_N15
KD1L56 = MD1_jdo[6];


--MD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder at LABCELL_X1_Y4_N0
MD1L52 = ( ND1_sr[33] );


--AD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder at LABCELL_X2_Y6_N15
AD1L39 = ( MD1_jdo[23] );


--KD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at MLABCELL_X3_Y5_N39
KD1L90 = MD1_jdo[23];


--KD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X3_Y5_N9
KD1L73 = MD1_jdo[16];


--AD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder at LABCELL_X2_Y5_N36
AD1L28 = ( MD1_jdo[16] );


--CB1L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at LABCELL_X4_Y2_N6
CB1L100 = AMPP_FUNCTION(!CB1_td_shift[6]);


--CB1L102 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at LABCELL_X4_Y2_N9
CB1L102 = AMPP_FUNCTION(!CB1_td_shift[7]);


--AD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder at LABCELL_X2_Y5_N39
AD1L41 = ( MD1_jdo[24] );


--KD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X4_Y5_N21
KD1L93 = ( MD1_jdo[24] );


--MD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder at LABCELL_X1_Y4_N54
MD1L19 = ( ND1_sr[7] );


--AD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X2_Y5_N48
AD1L14 = ( MD1_jdo[7] );


--ND1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder at LABCELL_X1_Y6_N18
ND1L48 = ( ND1L81 );


--KD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X4_Y5_N48
KD1L88 = ( MD1_jdo[22] );


--AD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder at LABCELL_X2_Y5_N3
AD1L24 = ( MD1_jdo[14] );


--KD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at MLABCELL_X3_Y5_N6
KD1L70 = MD1_jdo[14];


--AD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at LABCELL_X2_Y5_N33
AD1L26 = MD1_jdo[15];


--AD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X2_Y5_N57
AD1L16 = MD1_jdo[8];


--KD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at MLABCELL_X3_Y5_N36
KD1L66 = MD1_jdo[12];


--KD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at MLABCELL_X3_Y5_N0
KD1L68 = MD1_jdo[13];


--KD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at MLABCELL_X3_Y5_N54
KD1L60 = MD1_jdo[9];


--KD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at MLABCELL_X3_Y5_N57
KD1L62 = ( MD1_jdo[10] );


--AD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder at LABCELL_X2_Y6_N36
AD1L19 = ( MD1_jdo[10] );


--A1L230 is key0_d2[1]~feeder at LABCELL_X13_Y2_N9
A1L230 = ( key0_d1[1] );


--A1L232 is key0_d2[2]~feeder at LABCELL_X12_Y2_N30
A1L232 = ( key0_d1[2] );


--CB1L25 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at MLABCELL_X6_Y2_N15
CB1L25 = AMPP_FUNCTION(!CB1L24);


--MD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder at LABCELL_X1_Y4_N57
MD1L30 = ( ND1_sr[15] );


--CB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder at LABCELL_X4_Y2_N15
CB1L45 = AMPP_FUNCTION(!CB1L44);


--YD2L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X8_Y3_N18
YD2L5 = ( YD2L4 );


--XB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X7_Y2_N27
XB1L7 = ( A1L315 );


--XB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X7_Y2_N6
XB1L15 = ( A1L315 );


--XB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X7_Y2_N12
XB1L11 = A1L315;


--XB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X7_Y2_N15
XB1L17 = A1L315;


--XB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X7_Y2_N18
XB1L9 = A1L315;


--XB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X7_Y2_N21
XB1L13 = A1L315;


--CB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]~feeder at LABCELL_X2_Y4_N30
CB1L79 = AMPP_FUNCTION(!A1L106);


--N1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder at LABCELL_X2_Y1_N21
N1L101 = AMPP_FUNCTION(!A1L106);


--N1L97 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at LABCELL_X2_Y1_N3
N1L97 = AMPP_FUNCTION(!N1L99Q);


--N1L95 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at LABCELL_X2_Y1_N0
N1L95 = AMPP_FUNCTION(!N1_jtag_ir_reg[7]);


--Q1L5 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]~feeder at LABCELL_X2_Y2_N0
Q1L5 = AMPP_FUNCTION(!Q1L21);


--N1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder at LABCELL_X4_Y3_N24
N1L43 = AMPP_FUNCTION(!N1L42);


--N1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder at LABCELL_X4_Y1_N48
N1L48 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[1]);


--A1L220 is key0_d1[0]~feeder at LABCELL_X12_Y1_N51
A1L220 = ( A1L241 );


--A1L293 is sw_d1[1]~feeder at LABCELL_X12_Y1_N36
A1L293 = ( A1L273 );


--A1L297 is sw_d1[4]~feeder at LABCELL_X11_Y2_N9
A1L297 = ( A1L279 );


--A1L299 is sw_d1[5]~feeder at LABCELL_X11_Y2_N27
A1L299 = ( A1L281 );


--A1L223 is key0_d1[2]~feeder at LABCELL_X12_Y2_N33
A1L223 = ( A1L245 );


--A1L225 is key0_d1[3]~feeder at LABCELL_X12_Y2_N48
A1L225 = A1L247;


--CB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X12_Y5_N48
CB1L47 = AMPP_FUNCTION();


--ND1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X2_Y3_N18
ND1L2 = VCC;


--XB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0]~feeder at MLABCELL_X15_Y5_N24
XB2L3 = VCC;


--ZC1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at MLABCELL_X6_Y3_N6
ZC1L8 = VCC;


--YD1L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X8_Y3_N54
YD1L4 = VCC;


--RC1L411Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE at FF_X18_Y8_N40
--register power-up is low

RC1L411Q = DFFEAS(RC1L456, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[5],  ,  , RC1_E_new_inst);


--RC1L419Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X18_Y8_N20
--register power-up is low

RC1L419Q = DFFEAS(RC1L461, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[10],  ,  , RC1_E_new_inst);


--RC1L416Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]~DUPLICATE at FF_X18_Y8_N49
--register power-up is low

RC1L416Q = DFFEAS(RC1L459, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[8],  ,  , RC1_E_new_inst);


--RC1L413Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]~DUPLICATE at FF_X18_Y8_N43
--register power-up is low

RC1L413Q = DFFEAS(RC1L457, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[6],  ,  , RC1_E_new_inst);


--RC1L424Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE at FF_X18_Y8_N1
--register power-up is low

RC1L424Q = DFFEAS(RC1L465, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[14],  ,  , RC1_E_new_inst);


--RC1L427Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]~DUPLICATE at FF_X24_Y7_N46
--register power-up is low

RC1L427Q = DFFEAS(RC1L467, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[16],  ,  , RC1_E_new_inst);


--RC1L408Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE at FF_X18_Y8_N37
--register power-up is low

RC1L408Q = DFFEAS(RC1L454, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[3],  ,  , RC1_E_new_inst);


--RC1L429Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]~DUPLICATE at FF_X24_Y7_N43
--register power-up is low

RC1L429Q = DFFEAS(RC1L468, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[17],  ,  , RC1_E_new_inst);


--RC1L399Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]~DUPLICATE at FF_X18_Y8_N56
--register power-up is low

RC1L399Q = DFFEAS(RC1L199, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src2[2],  ,  , RC1_E_new_inst);


--RC1L505Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]~DUPLICATE at FF_X25_Y7_N10
--register power-up is low

RC1L505Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[18],  , RC1L517, VCC);


--RC1L513Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]~DUPLICATE at FF_X25_Y7_N34
--register power-up is low

RC1L513Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC1_q_b[25],  , RC1L517, VCC);


--RC1L450Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X24_Y7_N25
--register power-up is low

RC1L450Q = DFFEAS(RC1L482, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[31],  ,  , RC1_E_new_inst);


--RC1L997Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]~DUPLICATE at FF_X15_Y6_N19
--register power-up is low

RC1L997Q = DFFEAS(FC1L30, GLOBAL(A1L123), !Z1_r_sync_rst,  , !RC1L1001, RC1L874,  ,  , RC1_av_ld_aligning_data);


--RC1L999Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]~DUPLICATE at FF_X15_Y6_N55
--register power-up is low

RC1L999Q = DFFEAS(FC1L33, GLOBAL(A1L123), !Z1_r_sync_rst,  , !RC1L1001, RC1L874,  ,  , RC1_av_ld_aligning_data);


--RC1L448Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]~DUPLICATE at FF_X24_Y7_N55
--register power-up is low

RC1L448Q = DFFEAS(RC1L481, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[30],  ,  , RC1_E_new_inst);


--RC1L433Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE at FF_X24_Y7_N52
--register power-up is low

RC1L433Q = DFFEAS(RC1L471, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[20],  ,  , RC1_E_new_inst);


--KD1L105Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~DUPLICATE at FF_X4_Y5_N40
--register power-up is low

KD1L105Q = DFFEAS(KD1L106, GLOBAL(A1L123),  ,  , KD1L50, WD1_q_a[27],  , KD1L92, !MD1_take_action_ocimem_b);


--RC1L435Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]~DUPLICATE at FF_X24_Y7_N49
--register power-up is low

RC1L435Q = DFFEAS(RC1L472, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[21],  ,  , RC1_E_new_inst);


--RC1L438Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE at FF_X24_Y7_N58
--register power-up is low

RC1L438Q = DFFEAS(RC1L474, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[23],  ,  , RC1_E_new_inst);


--RC1L442Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE at FF_X24_Y7_N34
--register power-up is low

RC1L442Q = DFFEAS(RC1L477, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[26],  ,  , RC1_E_new_inst);


--RC1L445Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X24_Y7_N32
--register power-up is low

RC1L445Q = DFFEAS(RC1L479, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , RC1_E_src1[28],  ,  , RC1_E_new_inst);


--S1L8Q is nios_system:u0|nios_system_hex0:hex0|data_out[0]~DUPLICATE at FF_X13_Y4_N5
--register power-up is low

S1L8Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3, RC1_d_writedata[0],  ,  , VCC);


--XB6L15Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[0]~DUPLICATE at FF_X10_Y7_N31
--register power-up is low

XB6L15Q = DFFEAS(XB6L18, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L14Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE at FF_X10_Y5_N37
--register power-up is low

ZB1L14Q = DFFEAS(ZB1L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L1019Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]~DUPLICATE at FF_X8_Y7_N22
--register power-up is low

RC1L1019Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XC2_q_b[3],  ,  , VCC);


--RC1L493Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]~DUPLICATE at FF_X18_Y8_N16
--register power-up is low

RC1L493Q = DFFEAS(RC1L743, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L10Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE at FF_X11_Y6_N37
--register power-up is low

ZB1L10Q = DFFEAS(ZB1L9, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L10Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE at FF_X13_Y5_N7
--register power-up is low

XB2L10Q = DFFEAS(XB2L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X10_Y4_N44
--register power-up is low

WB1L6Q = DFFEAS(WB1L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L72Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~DUPLICATE at FF_X10_Y4_N40
--register power-up is low

U1L72Q = DFFEAS(U1L70, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L17Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X10_Y7_N13
--register power-up is low

WB4L17Q = DFFEAS(WB4L16, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L7Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~DUPLICATE at FF_X11_Y4_N1
--register power-up is low

ZB1L7Q = DFFEAS(ZB1L6, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L3Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X10_Y7_N20
--register power-up is low

XB4L3Q = DFFEAS(XB4L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L3Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]~DUPLICATE at FF_X10_Y7_N47
--register power-up is low

WB4L3Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , WB4L14, WB4L20,  ,  , VCC);


--RC1L283Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]~DUPLICATE at FF_X15_Y7_N37
--register power-up is low

RC1L283Q = DFFEAS(RC1L644, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1L268Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]~DUPLICATE at FF_X16_Y6_N10
--register power-up is low

RC1L268Q = DFFEAS(RC1L632, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--RC1L272Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]~DUPLICATE at FF_X16_Y6_N7
--register power-up is low

RC1L272Q = DFFEAS(RC1L635, GLOBAL(A1L123), !Z1_r_sync_rst,  , RC1L698,  ,  ,  ,  );


--UC1L136Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE at FF_X10_Y6_N1
--register power-up is low

UC1L136Q = DFFEAS(UC1L132, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--MD1L2Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE at FF_X4_Y5_N4
--register power-up is low

MD1L2Q = DFFEAS( , GLOBAL(A1L123),  ,  ,  , MD1_update_jdo_strobe,  ,  , VCC);


--KD1L136Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE at FF_X3_Y5_N19
--register power-up is low

KD1L136Q = DFFEAS( , GLOBAL(A1L123),  ,  ,  , KD1_jtag_ram_rd,  ,  , VCC);


--RC1L879Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]~DUPLICATE at FF_X11_Y6_N28
--register power-up is low

RC1L879Q = DFFEAS(RC1L881, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L877Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]~DUPLICATE at FF_X11_Y6_N11
--register power-up is low

RC1L877Q = DFFEAS(RC1L880, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L20Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]~DUPLICATE at FF_X9_Y4_N28
--register power-up is low

XB3L20Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[14],  ,  , VCC);


--XB3L15Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~DUPLICATE at FF_X9_Y4_N34
--register power-up is low

XB3L15Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , UC1_readdata[10],  ,  , VCC);


--LB2L8Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE at FF_X7_Y4_N58
--register power-up is low

LB2L8Q = DFFEAS(LB2L7, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L6Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE at FF_X6_Y3_N10
--register power-up is low

ZC1L6Q = DFFEAS(ZC1L5, GLOBAL(A1L123), !Z1_r_sync_rst,  , ZC1L13,  ,  ,  ,  );


--RC1L952Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]~DUPLICATE at FF_X19_Y6_N55
--register power-up is low

RC1L952Q = DFFEAS(RC1L988, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L949Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]~DUPLICATE at FF_X15_Y6_N25
--register power-up is low

RC1L949Q = DFFEAS(RC1L979, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LB2L14Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE at FF_X7_Y2_N1
--register power-up is low

LB2L14Q = DFFEAS(LB2L10, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PB2L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X7_Y4_N5
--register power-up is low

PB2L28Q = DFFEAS(PB2_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2L35Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE at FF_X7_Y4_N16
--register power-up is low

PB2L35Q = DFFEAS(PB2_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2L33Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE at FF_X7_Y4_N13
--register power-up is low

PB2L33Q = DFFEAS(PB2_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2L30Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE at FF_X7_Y4_N7
--register power-up is low

PB2L30Q = DFFEAS(PB2_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB1L31Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE at FF_X9_Y4_N13
--register power-up is low

PB1L31Q = DFFEAS(PB1_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--CB1L120Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE at FF_X4_Y2_N52
--register power-up is low

CB1L120Q = AMPP_FUNCTION(A1L105, CB1L119, !N1_clr_reg, GND, CB1L97);


--N1L66Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE at FF_X3_Y3_N43
--register power-up is low

N1L66Q = AMPP_FUNCTION(A1L105, N1L80, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L70);


--N1L99Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE at FF_X2_Y1_N19
--register power-up is low

N1L99Q = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[9], Q1_state[0], GND, Q1_state[11]);


--P1L10Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE at FF_X1_Y1_N29
--register power-up is low

P1L10Q = AMPP_FUNCTION(A1L105, P1L12, GND, P1L8);


--P1L6Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X1_Y1_N16
--register power-up is low

P1L6Q = AMPP_FUNCTION(A1L105, P1L15, GND, P1L8);


