
IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_1 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (5 8)  (197 536)  (197 536)  routing T_4_33.span4_horz_r_1 <X> T_4_33.lc_trk_g1_1
 (7 8)  (199 536)  (199 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_1 lc_trk_g1_1
 (8 9)  (200 537)  (200 537)  routing T_4_33.span4_horz_r_1 <X> T_4_33.lc_trk_g1_1


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 14)  (252 543)  (252 543)  routing T_5_33.span4_vert_15 <X> T_5_33.lc_trk_g1_7
 (7 14)  (253 543)  (253 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (254 543)  (254 543)  routing T_5_33.span4_vert_15 <X> T_5_33.lc_trk_g1_7
 (8 15)  (254 542)  (254 542)  routing T_5_33.span4_vert_15 <X> T_5_33.lc_trk_g1_7


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (11 2)  (429 531)  (429 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (12 2)  (430 531)  (430 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (4 9)  (412 537)  (412 537)  routing T_8_33.span4_horz_r_0 <X> T_8_33.lc_trk_g1_0
 (5 9)  (413 537)  (413 537)  routing T_8_33.span4_horz_r_0 <X> T_8_33.lc_trk_g1_0
 (7 9)  (415 537)  (415 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_0 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (3 6)  (519 535)  (519 535)  IO control bit: BIOUP_IE_1

 (17 9)  (497 537)  (497 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (12 4)  (580 532)  (580 532)  routing T_11_33.lc_trk_g1_5 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (581 532)  (581 532)  routing T_11_33.lc_trk_g1_5 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (5 12)  (563 540)  (563 540)  routing T_11_33.span4_horz_r_5 <X> T_11_33.lc_trk_g1_5
 (7 12)  (565 540)  (565 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (566 541)  (566 541)  routing T_11_33.span4_horz_r_5 <X> T_11_33.lc_trk_g1_5
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (11 0)  (633 528)  (633 528)  routing T_12_33.span4_horz_r_0 <X> T_12_33.span4_horz_l_12


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (12 10)  (688 539)  (688 539)  routing T_13_33.lc_trk_g1_4 <X> T_13_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (689 539)  (689 539)  routing T_13_33.lc_trk_g1_4 <X> T_13_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (658 539)  (658 539)  IOB_1 IO Functioning bit
 (13 11)  (689 538)  (689 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (670 540)  (670 540)  routing T_13_33.span4_horz_r_12 <X> T_13_33.lc_trk_g1_4
 (5 13)  (671 541)  (671 541)  routing T_13_33.span4_horz_r_12 <X> T_13_33.lc_trk_g1_4
 (7 13)  (673 541)  (673 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit
 (16 14)  (658 543)  (658 543)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (5 0)  (725 528)  (725 528)  routing T_14_33.span4_horz_r_9 <X> T_14_33.lc_trk_g0_1
 (7 0)  (727 528)  (727 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (728 528)  (728 528)  routing T_14_33.span4_horz_r_9 <X> T_14_33.lc_trk_g0_1
 (11 0)  (741 528)  (741 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (12 0)  (742 528)  (742 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (11 2)  (741 531)  (741 531)  routing T_14_33.span4_horz_r_1 <X> T_14_33.span4_horz_l_13
 (16 10)  (712 539)  (712 539)  IOB_1 IO Functioning bit
 (13 11)  (743 538)  (743 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit
 (16 14)  (712 543)  (712 543)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (11 0)  (849 528)  (849 528)  routing T_16_33.span4_vert_1 <X> T_16_33.span4_horz_l_12
 (12 0)  (850 528)  (850 528)  routing T_16_33.span4_vert_1 <X> T_16_33.span4_horz_l_12
 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (11 2)  (849 531)  (849 531)  routing T_16_33.span4_horz_r_1 <X> T_16_33.span4_horz_l_13
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (6 6)  (834 535)  (834 535)  routing T_16_33.span4_vert_7 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (836 535)  (836 535)  routing T_16_33.span4_vert_7 <X> T_16_33.lc_trk_g0_7
 (4 10)  (832 539)  (832 539)  routing T_16_33.span4_horz_r_10 <X> T_16_33.lc_trk_g1_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (5 11)  (833 538)  (833 538)  routing T_16_33.span4_horz_r_10 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (5 2)  (891 531)  (891 531)  routing T_17_33.span4_vert_27 <X> T_17_33.lc_trk_g0_3
 (6 2)  (892 531)  (892 531)  routing T_17_33.span4_vert_27 <X> T_17_33.lc_trk_g0_3
 (7 2)  (893 531)  (893 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (894 530)  (894 530)  routing T_17_33.span4_vert_27 <X> T_17_33.lc_trk_g0_3
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (4 4)  (890 532)  (890 532)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g0_4
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g0_4 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g0_3 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (5 5)  (891 533)  (891 533)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g0_4
 (7 5)  (893 533)  (893 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (11 0)  (961 528)  (961 528)  routing T_18_33.span4_horz_r_0 <X> T_18_33.span4_horz_l_12
 (11 2)  (961 531)  (961 531)  routing T_18_33.span4_vert_7 <X> T_18_33.span4_horz_l_13
 (12 2)  (962 531)  (962 531)  routing T_18_33.span4_vert_7 <X> T_18_33.span4_horz_l_13
 (11 6)  (961 535)  (961 535)  routing T_18_33.span4_vert_13 <X> T_18_33.span4_horz_l_14
 (12 6)  (962 535)  (962 535)  routing T_18_33.span4_vert_13 <X> T_18_33.span4_horz_l_14


IO_Tile_20_33

 (11 2)  (1069 531)  (1069 531)  routing T_20_33.span4_vert_7 <X> T_20_33.span4_horz_l_13
 (12 2)  (1070 531)  (1070 531)  routing T_20_33.span4_vert_7 <X> T_20_33.span4_horz_l_13


IO_Tile_22_33

 (12 0)  (1178 528)  (1178 528)  routing T_22_33.span4_vert_25 <X> T_22_33.span4_horz_l_12
 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (13 3)  (1179 530)  (1179 530)  routing T_22_33.span4_vert_7 <X> T_22_33.span4_horz_r_1
 (14 3)  (1180 530)  (1180 530)  routing T_22_33.span4_vert_7 <X> T_22_33.span4_horz_r_1
 (4 8)  (1160 536)  (1160 536)  routing T_22_33.span4_vert_32 <X> T_22_33.lc_trk_g1_0
 (5 9)  (1161 537)  (1161 537)  routing T_22_33.span4_vert_32 <X> T_22_33.lc_trk_g1_0
 (6 9)  (1162 537)  (1162 537)  routing T_22_33.span4_vert_32 <X> T_22_33.lc_trk_g1_0
 (7 9)  (1163 537)  (1163 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (1178 539)  (1178 539)  routing T_22_33.lc_trk_g1_0 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (16 14)  (1148 543)  (1148 543)  IOB_1 IO Functioning bit


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_5 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g1_5 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 12)  (1323 540)  (1323 540)  routing T_25_33.span4_horz_r_13 <X> T_25_33.lc_trk_g1_5
 (7 12)  (1325 540)  (1325 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1326 540)  (1326 540)  routing T_25_33.span4_horz_r_13 <X> T_25_33.lc_trk_g1_5


IO_Tile_26_33

 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (13 3)  (1383 530)  (1383 530)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_r_1
 (14 3)  (1384 530)  (1384 530)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_r_1
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 12)  (1419 540)  (1419 540)  routing T_27_33.span4_horz_r_5 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1422 541)  (1422 541)  routing T_27_33.span4_horz_r_5 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (1582 541)  (1582 541)  routing T_30_33.span12_vert_12 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


LogicTile_16_32

 (19 7)  (835 519)  (835 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_20_32

 (19 7)  (1055 519)  (1055 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_16_31

 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0


LogicTile_17_31

 (4 6)  (878 502)  (878 502)  routing T_17_31.sp4_h_r_3 <X> T_17_31.sp4_v_t_38
 (5 7)  (879 503)  (879 503)  routing T_17_31.sp4_h_r_3 <X> T_17_31.sp4_v_t_38


LogicTile_18_31

 (19 15)  (947 511)  (947 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_31

 (9 3)  (1153 499)  (1153 499)  routing T_22_31.sp4_v_b_5 <X> T_22_31.sp4_v_t_36
 (10 3)  (1154 499)  (1154 499)  routing T_22_31.sp4_v_b_5 <X> T_22_31.sp4_v_t_36
 (11 10)  (1155 506)  (1155 506)  routing T_22_31.sp4_v_b_5 <X> T_22_31.sp4_v_t_45
 (12 11)  (1156 507)  (1156 507)  routing T_22_31.sp4_v_b_5 <X> T_22_31.sp4_v_t_45


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


LogicTile_5_30

 (13 2)  (247 482)  (247 482)  routing T_5_30.sp4_h_r_2 <X> T_5_30.sp4_v_t_39
 (12 3)  (246 483)  (246 483)  routing T_5_30.sp4_h_r_2 <X> T_5_30.sp4_v_t_39


LogicTile_6_30

 (19 14)  (307 494)  (307 494)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_15_30

 (3 11)  (765 491)  (765 491)  routing T_15_30.sp12_v_b_1 <X> T_15_30.sp12_h_l_22


LogicTile_18_30

 (4 2)  (932 482)  (932 482)  routing T_18_30.sp4_v_b_4 <X> T_18_30.sp4_v_t_37
 (6 2)  (934 482)  (934 482)  routing T_18_30.sp4_v_b_4 <X> T_18_30.sp4_v_t_37


RAM_Tile_8_29

 (9 11)  (405 475)  (405 475)  routing T_8_29.sp4_v_b_7 <X> T_8_29.sp4_v_t_42


LogicTile_14_29

 (8 3)  (716 467)  (716 467)  routing T_14_29.sp4_v_b_10 <X> T_14_29.sp4_v_t_36
 (10 3)  (718 467)  (718 467)  routing T_14_29.sp4_v_b_10 <X> T_14_29.sp4_v_t_36


LogicTile_16_29

 (9 3)  (825 467)  (825 467)  routing T_16_29.sp4_v_b_1 <X> T_16_29.sp4_v_t_36


LogicTile_17_29

 (3 4)  (877 468)  (877 468)  routing T_17_29.sp12_v_b_0 <X> T_17_29.sp12_h_r_0
 (3 5)  (877 469)  (877 469)  routing T_17_29.sp12_v_b_0 <X> T_17_29.sp12_h_r_0


LogicTile_18_29

 (19 4)  (947 468)  (947 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 11)  (936 475)  (936 475)  routing T_18_29.sp4_v_b_4 <X> T_18_29.sp4_v_t_42
 (10 11)  (938 475)  (938 475)  routing T_18_29.sp4_v_b_4 <X> T_18_29.sp4_v_t_42


LogicTile_22_29

 (8 11)  (1152 475)  (1152 475)  routing T_22_29.sp4_v_b_4 <X> T_22_29.sp4_v_t_42
 (10 11)  (1154 475)  (1154 475)  routing T_22_29.sp4_v_b_4 <X> T_22_29.sp4_v_t_42


LogicTile_23_29

 (2 4)  (1200 468)  (1200 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_26_29

 (8 11)  (1356 475)  (1356 475)  routing T_26_29.sp4_h_l_42 <X> T_26_29.sp4_v_t_42


RAM_Tile_8_28

 (19 7)  (415 455)  (415 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_t_7


LogicTile_16_28

 (19 1)  (835 449)  (835 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_18_28

 (19 4)  (947 452)  (947 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_22_28

 (19 4)  (1163 452)  (1163 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_10_27

 (3 0)  (495 432)  (495 432)  routing T_10_27.sp12_v_t_23 <X> T_10_27.sp12_v_b_0


LogicTile_22_27

 (11 6)  (1155 438)  (1155 438)  routing T_22_27.sp4_h_r_11 <X> T_22_27.sp4_v_t_40
 (13 6)  (1157 438)  (1157 438)  routing T_22_27.sp4_h_r_11 <X> T_22_27.sp4_v_t_40
 (12 7)  (1156 439)  (1156 439)  routing T_22_27.sp4_h_r_11 <X> T_22_27.sp4_v_t_40


LogicTile_23_27

 (36 6)  (1234 438)  (1234 438)  LC_3 Logic Functioning bit
 (37 6)  (1235 438)  (1235 438)  LC_3 Logic Functioning bit
 (38 6)  (1236 438)  (1236 438)  LC_3 Logic Functioning bit
 (39 6)  (1237 438)  (1237 438)  LC_3 Logic Functioning bit
 (40 6)  (1238 438)  (1238 438)  LC_3 Logic Functioning bit
 (41 6)  (1239 438)  (1239 438)  LC_3 Logic Functioning bit
 (42 6)  (1240 438)  (1240 438)  LC_3 Logic Functioning bit
 (43 6)  (1241 438)  (1241 438)  LC_3 Logic Functioning bit
 (46 6)  (1244 438)  (1244 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (1249 438)  (1249 438)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (1250 438)  (1250 438)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (1234 439)  (1234 439)  LC_3 Logic Functioning bit
 (37 7)  (1235 439)  (1235 439)  LC_3 Logic Functioning bit
 (38 7)  (1236 439)  (1236 439)  LC_3 Logic Functioning bit
 (39 7)  (1237 439)  (1237 439)  LC_3 Logic Functioning bit
 (40 7)  (1238 439)  (1238 439)  LC_3 Logic Functioning bit
 (41 7)  (1239 439)  (1239 439)  LC_3 Logic Functioning bit
 (42 7)  (1240 439)  (1240 439)  LC_3 Logic Functioning bit
 (43 7)  (1241 439)  (1241 439)  LC_3 Logic Functioning bit


LogicTile_28_27

 (3 0)  (1459 432)  (1459 432)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_v_b_0


LogicTile_30_27

 (3 6)  (1567 438)  (1567 438)  routing T_30_27.sp12_v_b_0 <X> T_30_27.sp12_v_t_23


LogicTile_16_26

 (3 14)  (819 430)  (819 430)  routing T_16_26.sp12_v_b_1 <X> T_16_26.sp12_v_t_22


LogicTile_20_26

 (3 14)  (1039 430)  (1039 430)  routing T_20_26.sp12_v_b_1 <X> T_20_26.sp12_v_t_22


LogicTile_23_26

 (3 8)  (1201 424)  (1201 424)  routing T_23_26.sp12_v_t_22 <X> T_23_26.sp12_v_b_1


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25

 (9 15)  (717 415)  (717 415)  routing T_14_25.sp4_v_b_2 <X> T_14_25.sp4_v_t_47
 (10 15)  (718 415)  (718 415)  routing T_14_25.sp4_v_b_2 <X> T_14_25.sp4_v_t_47


LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (3 0)  (1351 400)  (1351 400)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_v_b_0


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24

 (19 2)  (727 386)  (727 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_15_24



LogicTile_16_24

 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_24

 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_20_24

 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



RAM_Tile_8_22

 (3 14)  (399 366)  (399 366)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_v_t_22
 (3 15)  (399 367)  (399 367)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_v_t_22


LogicTile_18_22

 (3 6)  (931 358)  (931 358)  routing T_18_22.sp12_v_b_0 <X> T_18_22.sp12_v_t_23


LogicTile_20_22

 (3 11)  (1039 363)  (1039 363)  routing T_20_22.sp12_v_b_1 <X> T_20_22.sp12_h_l_22


LogicTile_18_21

 (3 6)  (931 342)  (931 342)  routing T_18_21.sp12_v_b_0 <X> T_18_21.sp12_v_t_23


LogicTile_22_21

 (3 6)  (1147 342)  (1147 342)  routing T_22_21.sp12_v_b_0 <X> T_22_21.sp12_v_t_23


LogicTile_11_19

 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_h_r_0


LogicTile_13_19

 (19 15)  (673 319)  (673 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_19

 (3 6)  (819 310)  (819 310)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_v_t_23
 (4 12)  (820 316)  (820 316)  routing T_16_19.sp4_h_l_38 <X> T_16_19.sp4_v_b_9
 (6 12)  (822 316)  (822 316)  routing T_16_19.sp4_h_l_38 <X> T_16_19.sp4_v_b_9
 (5 13)  (821 317)  (821 317)  routing T_16_19.sp4_h_l_38 <X> T_16_19.sp4_v_b_9


LogicTile_19_19

 (10 13)  (992 317)  (992 317)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_b_10


LogicTile_20_19

 (2 0)  (1038 304)  (1038 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


LogicTile_15_18

 (3 14)  (765 302)  (765 302)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_t_22
 (3 15)  (765 303)  (765 303)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_t_22


LogicTile_17_18

 (14 0)  (888 288)  (888 288)  routing T_17_18.wire_logic_cluster/lc_0/out <X> T_17_18.lc_trk_g0_0
 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 288)  (908 288)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (53 0)  (927 288)  (927 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 289)  (904 289)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (41 1)  (915 289)  (915 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (43 1)  (917 289)  (917 289)  LC_0 Logic Functioning bit
 (44 1)  (918 289)  (918 289)  LC_0 Logic Functioning bit
 (48 1)  (922 289)  (922 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_3 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_3 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (874 302)  (874 302)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 302)  (899 302)  routing T_17_18.rgt_op_6 <X> T_17_18.lc_trk_g3_6
 (0 15)  (874 303)  (874 303)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 303)  (898 303)  routing T_17_18.rgt_op_6 <X> T_17_18.lc_trk_g3_6


LogicTile_18_18

 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 291)  (928 291)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 293)  (951 293)  routing T_18_18.sp4_v_b_18 <X> T_18_18.lc_trk_g1_2
 (24 5)  (952 293)  (952 293)  routing T_18_18.sp4_v_b_18 <X> T_18_18.lc_trk_g1_2
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 300)  (956 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 300)  (958 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 300)  (962 300)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (968 300)  (968 300)  LC_6 Logic Functioning bit
 (42 12)  (970 300)  (970 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (968 301)  (968 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (44 13)  (972 301)  (972 301)  LC_6 Logic Functioning bit
 (48 13)  (976 301)  (976 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 302)  (928 302)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (953 302)  (953 302)  routing T_18_18.wire_logic_cluster/lc_6/out <X> T_18_18.lc_trk_g3_6
 (0 15)  (928 303)  (928 303)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_20_18

 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_3 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 290)  (1062 290)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 290)  (1066 290)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 290)  (1067 290)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 290)  (1069 290)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (40 2)  (1076 290)  (1076 290)  LC_1 Logic Functioning bit
 (42 2)  (1078 290)  (1078 290)  LC_1 Logic Functioning bit
 (45 2)  (1081 290)  (1081 290)  LC_1 Logic Functioning bit
 (47 2)  (1083 290)  (1083 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1036 291)  (1036 291)  routing T_20_18.glb_netwk_3 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (26 3)  (1062 291)  (1062 291)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 291)  (1063 291)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 291)  (1066 291)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 291)  (1068 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1070 291)  (1070 291)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.input_2_1
 (35 3)  (1071 291)  (1071 291)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.input_2_1
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (37 3)  (1073 291)  (1073 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (41 3)  (1077 291)  (1077 291)  LC_1 Logic Functioning bit
 (43 3)  (1079 291)  (1079 291)  LC_1 Logic Functioning bit
 (0 4)  (1036 292)  (1036 292)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 292)  (1037 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 293)  (1036 293)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 293)  (1037 293)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 293)  (1060 293)  routing T_20_18.bot_op_2 <X> T_20_18.lc_trk_g1_2
 (22 6)  (1058 294)  (1058 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 294)  (1060 294)  routing T_20_18.bot_op_7 <X> T_20_18.lc_trk_g1_7
 (25 6)  (1061 294)  (1061 294)  routing T_20_18.bnr_op_6 <X> T_20_18.lc_trk_g1_6
 (22 7)  (1058 295)  (1058 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1061 295)  (1061 295)  routing T_20_18.bnr_op_6 <X> T_20_18.lc_trk_g1_6
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1057 301)  (1057 301)  routing T_20_18.sp4_r_v_b_43 <X> T_20_18.lc_trk_g3_3


LogicTile_21_18

 (19 0)  (1109 288)  (1109 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_23_18

 (3 8)  (1201 296)  (1201 296)  routing T_23_18.sp12_v_t_22 <X> T_23_18.sp12_v_b_1


LogicTile_16_17

 (25 0)  (841 272)  (841 272)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g0_2
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 273)  (839 273)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g0_2
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_3 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 274)  (850 274)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (37 2)  (853 274)  (853 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (39 2)  (855 274)  (855 274)  LC_1 Logic Functioning bit
 (40 2)  (856 274)  (856 274)  LC_1 Logic Functioning bit
 (42 2)  (858 274)  (858 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (52 2)  (868 274)  (868 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (816 275)  (816 275)  routing T_16_17.glb_netwk_3 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (30 3)  (846 275)  (846 275)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (40 3)  (856 275)  (856 275)  LC_1 Logic Functioning bit
 (42 3)  (858 275)  (858 275)  LC_1 Logic Functioning bit
 (0 4)  (816 276)  (816 276)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 276)  (831 276)  routing T_16_17.sp4_h_r_1 <X> T_16_17.lc_trk_g1_1
 (16 4)  (832 276)  (832 276)  routing T_16_17.sp4_h_r_1 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (0 5)  (816 277)  (816 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (18 5)  (834 277)  (834 277)  routing T_16_17.sp4_h_r_1 <X> T_16_17.lc_trk_g1_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (40 6)  (856 278)  (856 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (42 6)  (858 278)  (858 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (52 6)  (868 278)  (868 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (40 7)  (856 279)  (856 279)  LC_3 Logic Functioning bit
 (41 7)  (857 279)  (857 279)  LC_3 Logic Functioning bit
 (42 7)  (858 279)  (858 279)  LC_3 Logic Functioning bit
 (43 7)  (859 279)  (859 279)  LC_3 Logic Functioning bit
 (21 12)  (837 284)  (837 284)  routing T_16_17.sp4_h_r_43 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 284)  (839 284)  routing T_16_17.sp4_h_r_43 <X> T_16_17.lc_trk_g3_3
 (24 12)  (840 284)  (840 284)  routing T_16_17.sp4_h_r_43 <X> T_16_17.lc_trk_g3_3
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp4_h_r_43 <X> T_16_17.lc_trk_g3_3


LogicTile_17_17

 (26 0)  (900 272)  (900 272)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 272)  (901 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (44 0)  (918 272)  (918 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (11 1)  (885 273)  (885 273)  routing T_17_17.sp4_h_l_43 <X> T_17_17.sp4_h_r_2
 (13 1)  (887 273)  (887 273)  routing T_17_17.sp4_h_l_43 <X> T_17_17.sp4_h_r_2
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (41 1)  (915 273)  (915 273)  LC_0 Logic Functioning bit
 (43 1)  (917 273)  (917 273)  LC_0 Logic Functioning bit
 (49 1)  (923 273)  (923 273)  Carry_In_Mux bit 

 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 274)  (892 274)  routing T_17_17.bnr_op_5 <X> T_17_17.lc_trk_g0_5
 (26 2)  (900 274)  (900 274)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 274)  (901 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (911 274)  (911 274)  LC_1 Logic Functioning bit
 (39 2)  (913 274)  (913 274)  LC_1 Logic Functioning bit
 (44 2)  (918 274)  (918 274)  LC_1 Logic Functioning bit
 (45 2)  (919 274)  (919 274)  LC_1 Logic Functioning bit
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (18 3)  (892 275)  (892 275)  routing T_17_17.bnr_op_5 <X> T_17_17.lc_trk_g0_5
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (43 3)  (917 275)  (917 275)  LC_1 Logic Functioning bit
 (21 4)  (895 276)  (895 276)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 276)  (899 276)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g1_2
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (44 4)  (918 276)  (918 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (43 5)  (917 277)  (917 277)  LC_2 Logic Functioning bit
 (3 6)  (877 278)  (877 278)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_t_23
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.bnr_op_5 <X> T_17_17.lc_trk_g1_5
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (44 6)  (918 278)  (918 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (3 7)  (877 279)  (877 279)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_t_23
 (18 7)  (892 279)  (892 279)  routing T_17_17.bnr_op_5 <X> T_17_17.lc_trk_g1_5
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (5 8)  (879 280)  (879 280)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_r_6
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 280)  (901 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 280)  (904 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (44 8)  (918 280)  (918 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (4 9)  (878 281)  (878 281)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_r_6
 (6 9)  (880 281)  (880 281)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_r_6
 (27 9)  (901 281)  (901 281)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (26 10)  (900 282)  (900 282)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 282)  (901 282)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (911 282)  (911 282)  LC_5 Logic Functioning bit
 (39 10)  (913 282)  (913 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (6 11)  (880 283)  (880 283)  routing T_17_17.sp4_h_r_6 <X> T_17_17.sp4_h_l_43
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (14 12)  (888 284)  (888 284)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g3_0
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g3_1
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 286)  (888 286)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g3_4
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 286)  (892 286)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g3_5
 (0 15)  (874 287)  (874 287)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_18_17

 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 275)  (952 275)  routing T_18_17.top_op_6 <X> T_18_17.lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.top_op_6 <X> T_18_17.lc_trk_g0_6
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (38 10)  (966 282)  (966 282)  LC_5 Logic Functioning bit
 (26 11)  (954 283)  (954 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 283)  (955 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 283)  (959 283)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (946 284)  (946 284)  routing T_18_17.bnl_op_1 <X> T_18_17.lc_trk_g3_1
 (25 12)  (953 284)  (953 284)  routing T_18_17.bnl_op_2 <X> T_18_17.lc_trk_g3_2
 (18 13)  (946 285)  (946 285)  routing T_18_17.bnl_op_1 <X> T_18_17.lc_trk_g3_1
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (953 285)  (953 285)  routing T_18_17.bnl_op_2 <X> T_18_17.lc_trk_g3_2


LogicTile_19_17

 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (0 4)  (982 276)  (982 276)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (996 276)  (996 276)  routing T_19_17.bnr_op_0 <X> T_19_17.lc_trk_g1_0
 (1 5)  (983 277)  (983 277)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (14 5)  (996 277)  (996 277)  routing T_19_17.bnr_op_0 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (25 6)  (1007 278)  (1007 278)  routing T_19_17.bnr_op_6 <X> T_19_17.lc_trk_g1_6
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1007 279)  (1007 279)  routing T_19_17.bnr_op_6 <X> T_19_17.lc_trk_g1_6
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g2_2
 (24 9)  (1006 281)  (1006 281)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g2_2
 (25 9)  (1007 281)  (1007 281)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g2_2
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 284)  (1013 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 284)  (1016 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (38 12)  (1020 284)  (1020 284)  LC_6 Logic Functioning bit
 (40 12)  (1022 284)  (1022 284)  LC_6 Logic Functioning bit
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (47 12)  (1029 284)  (1029 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (40 13)  (1022 285)  (1022 285)  LC_6 Logic Functioning bit
 (41 13)  (1023 285)  (1023 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit


LogicTile_20_17

 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (9 2)  (1045 274)  (1045 274)  routing T_20_17.sp4_v_b_1 <X> T_20_17.sp4_h_l_36
 (22 2)  (1058 274)  (1058 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (1057 275)  (1057 275)  routing T_20_17.sp4_r_v_b_31 <X> T_20_17.lc_trk_g0_7
 (21 4)  (1057 276)  (1057 276)  routing T_20_17.bnr_op_3 <X> T_20_17.lc_trk_g1_3
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (1063 276)  (1063 276)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 276)  (1066 276)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 276)  (1067 276)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 276)  (1071 276)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.input_2_2
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (41 4)  (1077 276)  (1077 276)  LC_2 Logic Functioning bit
 (21 5)  (1057 277)  (1057 277)  routing T_20_17.bnr_op_3 <X> T_20_17.lc_trk_g1_3
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 277)  (1066 277)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 277)  (1067 277)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 277)  (1068 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1070 277)  (1070 277)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.input_2_2
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (15 6)  (1051 278)  (1051 278)  routing T_20_17.sp4_v_b_21 <X> T_20_17.lc_trk_g1_5
 (16 6)  (1052 278)  (1052 278)  routing T_20_17.sp4_v_b_21 <X> T_20_17.lc_trk_g1_5
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 7)  (1058 279)  (1058 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 279)  (1060 279)  routing T_20_17.bot_op_6 <X> T_20_17.lc_trk_g1_6
 (10 14)  (1046 286)  (1046 286)  routing T_20_17.sp4_v_b_5 <X> T_20_17.sp4_h_l_47
 (26 14)  (1062 286)  (1062 286)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 286)  (1070 286)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 286)  (1071 286)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.input_2_7
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (42 14)  (1078 286)  (1078 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (26 15)  (1062 287)  (1062 287)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 287)  (1063 287)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 287)  (1067 287)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 287)  (1068 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1071 287)  (1071 287)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.input_2_7
 (38 15)  (1074 287)  (1074 287)  LC_7 Logic Functioning bit
 (39 15)  (1075 287)  (1075 287)  LC_7 Logic Functioning bit
 (40 15)  (1076 287)  (1076 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (13 0)  (1103 272)  (1103 272)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_b_2
 (12 1)  (1102 273)  (1102 273)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_b_2
 (26 2)  (1116 274)  (1116 274)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (1118 274)  (1118 274)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 274)  (1121 274)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 274)  (1123 274)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 274)  (1125 274)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.input_2_1
 (37 2)  (1127 274)  (1127 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (27 3)  (1117 275)  (1117 275)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 275)  (1118 275)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 275)  (1119 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 275)  (1121 275)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 275)  (1122 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1123 275)  (1123 275)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.input_2_1
 (35 3)  (1125 275)  (1125 275)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.input_2_1
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (39 3)  (1129 275)  (1129 275)  LC_1 Logic Functioning bit
 (14 8)  (1104 280)  (1104 280)  routing T_21_17.bnl_op_0 <X> T_21_17.lc_trk_g2_0
 (16 8)  (1106 280)  (1106 280)  routing T_21_17.sp4_v_t_12 <X> T_21_17.lc_trk_g2_1
 (17 8)  (1107 280)  (1107 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1108 280)  (1108 280)  routing T_21_17.sp4_v_t_12 <X> T_21_17.lc_trk_g2_1
 (14 9)  (1104 281)  (1104 281)  routing T_21_17.bnl_op_0 <X> T_21_17.lc_trk_g2_0
 (17 9)  (1107 281)  (1107 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (15 10)  (1105 282)  (1105 282)  routing T_21_17.sp12_v_t_2 <X> T_21_17.lc_trk_g2_5
 (17 10)  (1107 282)  (1107 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (1108 282)  (1108 282)  routing T_21_17.sp12_v_t_2 <X> T_21_17.lc_trk_g2_5
 (21 10)  (1111 282)  (1111 282)  routing T_21_17.sp4_v_t_18 <X> T_21_17.lc_trk_g2_7
 (22 10)  (1112 282)  (1112 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1113 282)  (1113 282)  routing T_21_17.sp4_v_t_18 <X> T_21_17.lc_trk_g2_7
 (25 10)  (1115 282)  (1115 282)  routing T_21_17.bnl_op_6 <X> T_21_17.lc_trk_g2_6
 (26 10)  (1116 282)  (1116 282)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 282)  (1118 282)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 282)  (1121 282)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 282)  (1123 282)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 282)  (1125 282)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.input_2_5
 (37 10)  (1127 282)  (1127 282)  LC_5 Logic Functioning bit
 (38 10)  (1128 282)  (1128 282)  LC_5 Logic Functioning bit
 (39 10)  (1129 282)  (1129 282)  LC_5 Logic Functioning bit
 (43 10)  (1133 282)  (1133 282)  LC_5 Logic Functioning bit
 (5 11)  (1095 283)  (1095 283)  routing T_21_17.sp4_h_l_43 <X> T_21_17.sp4_v_t_43
 (18 11)  (1108 283)  (1108 283)  routing T_21_17.sp12_v_t_2 <X> T_21_17.lc_trk_g2_5
 (22 11)  (1112 283)  (1112 283)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1115 283)  (1115 283)  routing T_21_17.bnl_op_6 <X> T_21_17.lc_trk_g2_6
 (27 11)  (1117 283)  (1117 283)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 283)  (1118 283)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 283)  (1119 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 283)  (1121 283)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 283)  (1122 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1123 283)  (1123 283)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.input_2_5
 (35 11)  (1125 283)  (1125 283)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.input_2_5
 (39 11)  (1129 283)  (1129 283)  LC_5 Logic Functioning bit
 (40 11)  (1130 283)  (1130 283)  LC_5 Logic Functioning bit
 (41 11)  (1131 283)  (1131 283)  LC_5 Logic Functioning bit
 (42 11)  (1132 283)  (1132 283)  LC_5 Logic Functioning bit
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 284)  (1108 284)  routing T_21_17.wire_logic_cluster/lc_1/out <X> T_21_17.lc_trk_g3_1
 (28 12)  (1118 284)  (1118 284)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 284)  (1119 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 284)  (1121 284)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 284)  (1123 284)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 284)  (1127 284)  LC_6 Logic Functioning bit
 (39 12)  (1129 284)  (1129 284)  LC_6 Logic Functioning bit
 (40 12)  (1130 284)  (1130 284)  LC_6 Logic Functioning bit
 (41 12)  (1131 284)  (1131 284)  LC_6 Logic Functioning bit
 (43 12)  (1133 284)  (1133 284)  LC_6 Logic Functioning bit
 (50 12)  (1140 284)  (1140 284)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (1117 285)  (1117 285)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 285)  (1118 285)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 285)  (1119 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (1130 285)  (1130 285)  LC_6 Logic Functioning bit
 (41 13)  (1131 285)  (1131 285)  LC_6 Logic Functioning bit
 (43 13)  (1133 285)  (1133 285)  LC_6 Logic Functioning bit
 (14 14)  (1104 286)  (1104 286)  routing T_21_17.sp12_v_t_3 <X> T_21_17.lc_trk_g3_4
 (14 15)  (1104 287)  (1104 287)  routing T_21_17.sp12_v_t_3 <X> T_21_17.lc_trk_g3_4
 (15 15)  (1105 287)  (1105 287)  routing T_21_17.sp12_v_t_3 <X> T_21_17.lc_trk_g3_4
 (17 15)  (1107 287)  (1107 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


IO_Tile_0_16

 (14 4)  (3 260)  (3 260)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_gbuf/in
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 261)  (3 261)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_gbuf/in
 (15 5)  (2 261)  (2 261)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_gbuf/in
 (6 15)  (11 271)  (11 271)  routing T_0_16.span12_horz_14 <X> T_0_16.lc_trk_g1_6
 (7 15)  (10 271)  (10 271)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_5_16

 (3 10)  (237 266)  (237 266)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_h_l_22
 (3 11)  (237 267)  (237 267)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_h_l_22


LogicTile_12_16

 (26 6)  (626 262)  (626 262)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (40 6)  (640 262)  (640 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (47 6)  (647 262)  (647 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (626 263)  (626 263)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 271)  (625 271)  routing T_12_16.sp4_r_v_b_46 <X> T_12_16.lc_trk_g3_6


LogicTile_16_16

 (25 0)  (841 256)  (841 256)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g0_2
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_3 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (831 258)  (831 258)  routing T_16_16.bot_op_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_3 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (47 4)  (863 260)  (863 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (867 260)  (867 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 261)  (851 261)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.input_2_2
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (14 6)  (830 262)  (830 262)  routing T_16_16.bnr_op_4 <X> T_16_16.lc_trk_g1_4
 (14 7)  (830 263)  (830 263)  routing T_16_16.bnr_op_4 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp4_v_t_33 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_v_t_33 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4


LogicTile_17_16

 (27 0)  (901 256)  (901 256)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 256)  (902 256)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (909 256)  (909 256)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.input_2_0
 (44 0)  (918 256)  (918 256)  LC_0 Logic Functioning bit
 (32 1)  (906 257)  (906 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 257)  (907 257)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.input_2_0
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (900 258)  (900 258)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 258)  (901 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 258)  (902 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (911 258)  (911 258)  LC_1 Logic Functioning bit
 (39 2)  (913 258)  (913 258)  LC_1 Logic Functioning bit
 (44 2)  (918 258)  (918 258)  LC_1 Logic Functioning bit
 (45 2)  (919 258)  (919 258)  LC_1 Logic Functioning bit
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (915 259)  (915 259)  LC_1 Logic Functioning bit
 (43 3)  (917 259)  (917 259)  LC_1 Logic Functioning bit
 (21 4)  (895 260)  (895 260)  routing T_17_16.wire_logic_cluster/lc_3/out <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 260)  (899 260)  routing T_17_16.wire_logic_cluster/lc_2/out <X> T_17_16.lc_trk_g1_2
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 260)  (901 260)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (39 4)  (913 260)  (913 260)  LC_2 Logic Functioning bit
 (44 4)  (918 260)  (918 260)  LC_2 Logic Functioning bit
 (45 4)  (919 260)  (919 260)  LC_2 Logic Functioning bit
 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 261)  (904 261)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (41 5)  (915 261)  (915 261)  LC_2 Logic Functioning bit
 (43 5)  (917 261)  (917 261)  LC_2 Logic Functioning bit
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.wire_logic_cluster/lc_5/out <X> T_17_16.lc_trk_g1_5
 (25 6)  (899 262)  (899 262)  routing T_17_16.wire_logic_cluster/lc_6/out <X> T_17_16.lc_trk_g1_6
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (44 6)  (918 262)  (918 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (44 7)  (918 263)  (918 263)  LC_3 Logic Functioning bit
 (26 8)  (900 264)  (900 264)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 264)  (901 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (44 8)  (918 264)  (918 264)  LC_4 Logic Functioning bit
 (45 8)  (919 264)  (919 264)  LC_4 Logic Functioning bit
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (915 265)  (915 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (15 10)  (889 266)  (889 266)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 266)  (892 266)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g2_5
 (26 10)  (900 266)  (900 266)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 266)  (901 266)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (911 266)  (911 266)  LC_5 Logic Functioning bit
 (39 10)  (913 266)  (913 266)  LC_5 Logic Functioning bit
 (44 10)  (918 266)  (918 266)  LC_5 Logic Functioning bit
 (45 10)  (919 266)  (919 266)  LC_5 Logic Functioning bit
 (14 11)  (888 267)  (888 267)  routing T_17_16.sp4_r_v_b_36 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (915 267)  (915 267)  LC_5 Logic Functioning bit
 (43 11)  (917 267)  (917 267)  LC_5 Logic Functioning bit
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 268)  (892 268)  routing T_17_16.wire_logic_cluster/lc_1/out <X> T_17_16.lc_trk_g3_1
 (26 12)  (900 268)  (900 268)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (44 12)  (918 268)  (918 268)  LC_6 Logic Functioning bit
 (45 12)  (919 268)  (919 268)  LC_6 Logic Functioning bit
 (15 13)  (889 269)  (889 269)  routing T_17_16.sp4_v_t_29 <X> T_17_16.lc_trk_g3_0
 (16 13)  (890 269)  (890 269)  routing T_17_16.sp4_v_t_29 <X> T_17_16.lc_trk_g3_0
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 269)  (902 269)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (41 13)  (915 269)  (915 269)  LC_6 Logic Functioning bit
 (43 13)  (917 269)  (917 269)  LC_6 Logic Functioning bit
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 270)  (888 270)  routing T_17_16.wire_logic_cluster/lc_4/out <X> T_17_16.lc_trk_g3_4
 (15 14)  (889 270)  (889 270)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 270)  (892 270)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g3_5
 (21 14)  (895 270)  (895 270)  routing T_17_16.wire_logic_cluster/lc_7/out <X> T_17_16.lc_trk_g3_7
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (900 270)  (900 270)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 270)  (902 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 270)  (904 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (911 270)  (911 270)  LC_7 Logic Functioning bit
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (44 14)  (918 270)  (918 270)  LC_7 Logic Functioning bit
 (45 14)  (919 270)  (919 270)  LC_7 Logic Functioning bit
 (0 15)  (874 271)  (874 271)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (902 271)  (902 271)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (41 15)  (915 271)  (915 271)  LC_7 Logic Functioning bit
 (43 15)  (917 271)  (917 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (21 0)  (949 256)  (949 256)  routing T_18_16.lft_op_3 <X> T_18_16.lc_trk_g0_3
 (22 0)  (950 256)  (950 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 256)  (952 256)  routing T_18_16.lft_op_3 <X> T_18_16.lc_trk_g0_3
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (943 258)  (943 258)  routing T_18_16.lft_op_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 258)  (946 258)  routing T_18_16.lft_op_5 <X> T_18_16.lc_trk_g0_5
 (25 2)  (953 258)  (953 258)  routing T_18_16.lft_op_6 <X> T_18_16.lc_trk_g0_6
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 259)  (952 259)  routing T_18_16.lft_op_6 <X> T_18_16.lc_trk_g0_6
 (26 4)  (954 260)  (954 260)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 260)  (958 260)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 260)  (959 260)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 260)  (962 260)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 260)  (963 260)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_2
 (40 4)  (968 260)  (968 260)  LC_2 Logic Functioning bit
 (26 5)  (954 261)  (954 261)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 261)  (960 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (962 261)  (962 261)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_2
 (35 5)  (963 261)  (963 261)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_2
 (14 6)  (942 262)  (942 262)  routing T_18_16.lft_op_4 <X> T_18_16.lc_trk_g1_4
 (15 6)  (943 262)  (943 262)  routing T_18_16.top_op_5 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (949 262)  (949 262)  routing T_18_16.lft_op_7 <X> T_18_16.lc_trk_g1_7
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (952 262)  (952 262)  routing T_18_16.lft_op_7 <X> T_18_16.lc_trk_g1_7
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 262)  (956 262)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 262)  (959 262)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (42 6)  (970 262)  (970 262)  LC_3 Logic Functioning bit
 (43 6)  (971 262)  (971 262)  LC_3 Logic Functioning bit
 (50 6)  (978 262)  (978 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (943 263)  (943 263)  routing T_18_16.lft_op_4 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (946 263)  (946 263)  routing T_18_16.top_op_5 <X> T_18_16.lc_trk_g1_5
 (26 7)  (954 263)  (954 263)  routing T_18_16.lc_trk_g0_3 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (43 7)  (971 263)  (971 263)  LC_3 Logic Functioning bit
 (15 8)  (943 264)  (943 264)  routing T_18_16.tnl_op_1 <X> T_18_16.lc_trk_g2_1
 (17 8)  (945 264)  (945 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (956 264)  (956 264)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 264)  (961 264)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (50 8)  (978 264)  (978 264)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (946 265)  (946 265)  routing T_18_16.tnl_op_1 <X> T_18_16.lc_trk_g2_1
 (22 9)  (950 265)  (950 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 265)  (952 265)  routing T_18_16.tnl_op_2 <X> T_18_16.lc_trk_g2_2
 (25 9)  (953 265)  (953 265)  routing T_18_16.tnl_op_2 <X> T_18_16.lc_trk_g2_2
 (26 9)  (954 265)  (954 265)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 265)  (956 265)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (15 10)  (943 266)  (943 266)  routing T_18_16.tnl_op_5 <X> T_18_16.lc_trk_g2_5
 (17 10)  (945 266)  (945 266)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 266)  (956 266)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 266)  (958 266)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (38 10)  (966 266)  (966 266)  LC_5 Logic Functioning bit
 (41 10)  (969 266)  (969 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (50 10)  (978 266)  (978 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (979 266)  (979 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (942 267)  (942 267)  routing T_18_16.tnl_op_4 <X> T_18_16.lc_trk_g2_4
 (15 11)  (943 267)  (943 267)  routing T_18_16.tnl_op_4 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (946 267)  (946 267)  routing T_18_16.tnl_op_5 <X> T_18_16.lc_trk_g2_5
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 267)  (959 267)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (39 11)  (967 267)  (967 267)  LC_5 Logic Functioning bit
 (42 11)  (970 267)  (970 267)  LC_5 Logic Functioning bit
 (15 12)  (943 268)  (943 268)  routing T_18_16.sp4_v_t_28 <X> T_18_16.lc_trk_g3_1
 (16 12)  (944 268)  (944 268)  routing T_18_16.sp4_v_t_28 <X> T_18_16.lc_trk_g3_1
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 268)  (952 268)  routing T_18_16.tnl_op_3 <X> T_18_16.lc_trk_g3_3
 (26 12)  (954 268)  (954 268)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (45 12)  (973 268)  (973 268)  LC_6 Logic Functioning bit
 (50 12)  (978 268)  (978 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (942 269)  (942 269)  routing T_18_16.tnl_op_0 <X> T_18_16.lc_trk_g3_0
 (15 13)  (943 269)  (943 269)  routing T_18_16.tnl_op_0 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (949 269)  (949 269)  routing T_18_16.tnl_op_3 <X> T_18_16.lc_trk_g3_3
 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 269)  (955 269)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 269)  (956 269)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (39 13)  (967 269)  (967 269)  LC_6 Logic Functioning bit
 (42 13)  (970 269)  (970 269)  LC_6 Logic Functioning bit
 (46 13)  (974 269)  (974 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (953 270)  (953 270)  routing T_18_16.wire_logic_cluster/lc_6/out <X> T_18_16.lc_trk_g3_6
 (21 15)  (949 271)  (949 271)  routing T_18_16.sp4_r_v_b_47 <X> T_18_16.lc_trk_g3_7
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_19_16

 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 256)  (1012 256)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (42 0)  (1024 256)  (1024 256)  LC_0 Logic Functioning bit
 (43 0)  (1025 256)  (1025 256)  LC_0 Logic Functioning bit
 (26 1)  (1008 257)  (1008 257)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 257)  (1010 257)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 257)  (1012 257)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 257)  (1013 257)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 257)  (1016 257)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.input_2_0
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (15 2)  (997 258)  (997 258)  routing T_19_16.lft_op_5 <X> T_19_16.lc_trk_g0_5
 (17 2)  (999 258)  (999 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 258)  (1000 258)  routing T_19_16.lft_op_5 <X> T_19_16.lc_trk_g0_5
 (21 2)  (1003 258)  (1003 258)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1005 258)  (1005 258)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (24 2)  (1006 258)  (1006 258)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (25 2)  (1007 258)  (1007 258)  routing T_19_16.lft_op_6 <X> T_19_16.lc_trk_g0_6
 (27 2)  (1009 258)  (1009 258)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 258)  (1017 258)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.input_2_1
 (36 2)  (1018 258)  (1018 258)  LC_1 Logic Functioning bit
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (41 2)  (1023 258)  (1023 258)  LC_1 Logic Functioning bit
 (43 2)  (1025 258)  (1025 258)  LC_1 Logic Functioning bit
 (21 3)  (1003 259)  (1003 259)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 259)  (1006 259)  routing T_19_16.lft_op_6 <X> T_19_16.lc_trk_g0_6
 (27 3)  (1009 259)  (1009 259)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 259)  (1010 259)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 259)  (1013 259)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 259)  (1014 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1017 259)  (1017 259)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.input_2_1
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (17 4)  (999 260)  (999 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (1008 260)  (1008 260)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 260)  (1010 260)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 260)  (1012 260)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 260)  (1013 260)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (1023 260)  (1023 260)  LC_2 Logic Functioning bit
 (43 4)  (1025 260)  (1025 260)  LC_2 Logic Functioning bit
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 261)  (1012 261)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (38 5)  (1020 261)  (1020 261)  LC_2 Logic Functioning bit
 (25 6)  (1007 262)  (1007 262)  routing T_19_16.sp4_h_r_14 <X> T_19_16.lc_trk_g1_6
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 263)  (1005 263)  routing T_19_16.sp4_h_r_14 <X> T_19_16.lc_trk_g1_6
 (24 7)  (1006 263)  (1006 263)  routing T_19_16.sp4_h_r_14 <X> T_19_16.lc_trk_g1_6
 (6 8)  (988 264)  (988 264)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_6
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1005 266)  (1005 266)  routing T_19_16.sp4_v_b_47 <X> T_19_16.lc_trk_g2_7
 (24 10)  (1006 266)  (1006 266)  routing T_19_16.sp4_v_b_47 <X> T_19_16.lc_trk_g2_7
 (25 10)  (1007 266)  (1007 266)  routing T_19_16.rgt_op_6 <X> T_19_16.lc_trk_g2_6
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 267)  (1006 267)  routing T_19_16.rgt_op_6 <X> T_19_16.lc_trk_g2_6
 (14 12)  (996 268)  (996 268)  routing T_19_16.rgt_op_0 <X> T_19_16.lc_trk_g3_0
 (10 13)  (992 269)  (992 269)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_b_10
 (15 13)  (997 269)  (997 269)  routing T_19_16.rgt_op_0 <X> T_19_16.lc_trk_g3_0
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_20_16

 (8 0)  (1044 256)  (1044 256)  routing T_20_16.sp4_v_b_1 <X> T_20_16.sp4_h_r_1
 (9 0)  (1045 256)  (1045 256)  routing T_20_16.sp4_v_b_1 <X> T_20_16.sp4_h_r_1
 (14 0)  (1050 256)  (1050 256)  routing T_20_16.wire_logic_cluster/lc_0/out <X> T_20_16.lc_trk_g0_0
 (21 0)  (1057 256)  (1057 256)  routing T_20_16.sp4_v_b_3 <X> T_20_16.lc_trk_g0_3
 (22 0)  (1058 256)  (1058 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1059 256)  (1059 256)  routing T_20_16.sp4_v_b_3 <X> T_20_16.lc_trk_g0_3
 (28 0)  (1064 256)  (1064 256)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 256)  (1070 256)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 256)  (1071 256)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.input_2_0
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (41 0)  (1077 256)  (1077 256)  LC_0 Logic Functioning bit
 (43 0)  (1079 256)  (1079 256)  LC_0 Logic Functioning bit
 (45 0)  (1081 256)  (1081 256)  LC_0 Logic Functioning bit
 (46 0)  (1082 256)  (1082 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (1084 256)  (1084 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (1053 257)  (1053 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 257)  (1066 257)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 257)  (1067 257)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 257)  (1068 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1069 257)  (1069 257)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.input_2_0
 (37 1)  (1073 257)  (1073 257)  LC_0 Logic Functioning bit
 (39 1)  (1075 257)  (1075 257)  LC_0 Logic Functioning bit
 (40 1)  (1076 257)  (1076 257)  LC_0 Logic Functioning bit
 (43 1)  (1079 257)  (1079 257)  LC_0 Logic Functioning bit
 (48 1)  (1084 257)  (1084 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1087 257)  (1087 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_3 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 259)  (1036 259)  routing T_20_16.glb_netwk_3 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (25 4)  (1061 260)  (1061 260)  routing T_20_16.lft_op_2 <X> T_20_16.lc_trk_g1_2
 (22 5)  (1058 261)  (1058 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1060 261)  (1060 261)  routing T_20_16.lft_op_2 <X> T_20_16.lc_trk_g1_2
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 262)  (1069 262)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (39 6)  (1075 262)  (1075 262)  LC_3 Logic Functioning bit
 (40 6)  (1076 262)  (1076 262)  LC_3 Logic Functioning bit
 (42 6)  (1078 262)  (1078 262)  LC_3 Logic Functioning bit
 (28 7)  (1064 263)  (1064 263)  routing T_20_16.lc_trk_g2_1 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 263)  (1067 263)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 263)  (1068 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1069 263)  (1069 263)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.input_2_3
 (34 7)  (1070 263)  (1070 263)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.input_2_3
 (35 7)  (1071 263)  (1071 263)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.input_2_3
 (36 7)  (1072 263)  (1072 263)  LC_3 Logic Functioning bit
 (38 7)  (1074 263)  (1074 263)  LC_3 Logic Functioning bit
 (39 7)  (1075 263)  (1075 263)  LC_3 Logic Functioning bit
 (41 7)  (1077 263)  (1077 263)  LC_3 Logic Functioning bit
 (17 8)  (1053 264)  (1053 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (1057 264)  (1057 264)  routing T_20_16.rgt_op_3 <X> T_20_16.lc_trk_g2_3
 (22 8)  (1058 264)  (1058 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1060 264)  (1060 264)  routing T_20_16.rgt_op_3 <X> T_20_16.lc_trk_g2_3
 (28 8)  (1064 264)  (1064 264)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 264)  (1065 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 264)  (1066 264)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 264)  (1072 264)  LC_4 Logic Functioning bit
 (38 8)  (1074 264)  (1074 264)  LC_4 Logic Functioning bit
 (42 8)  (1078 264)  (1078 264)  LC_4 Logic Functioning bit
 (43 8)  (1079 264)  (1079 264)  LC_4 Logic Functioning bit
 (50 8)  (1086 264)  (1086 264)  Cascade bit: LH_LC04_inmux02_5

 (30 9)  (1066 265)  (1066 265)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 265)  (1067 265)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 265)  (1072 265)  LC_4 Logic Functioning bit
 (38 9)  (1074 265)  (1074 265)  LC_4 Logic Functioning bit
 (42 9)  (1078 265)  (1078 265)  LC_4 Logic Functioning bit
 (43 9)  (1079 265)  (1079 265)  LC_4 Logic Functioning bit
 (14 10)  (1050 266)  (1050 266)  routing T_20_16.sp4_h_r_36 <X> T_20_16.lc_trk_g2_4
 (21 10)  (1057 266)  (1057 266)  routing T_20_16.wire_logic_cluster/lc_7/out <X> T_20_16.lc_trk_g2_7
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1061 266)  (1061 266)  routing T_20_16.wire_logic_cluster/lc_6/out <X> T_20_16.lc_trk_g2_6
 (15 11)  (1051 267)  (1051 267)  routing T_20_16.sp4_h_r_36 <X> T_20_16.lc_trk_g2_4
 (16 11)  (1052 267)  (1052 267)  routing T_20_16.sp4_h_r_36 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1058 267)  (1058 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 268)  (1063 268)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 268)  (1064 268)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 268)  (1066 268)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 268)  (1070 268)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 268)  (1072 268)  LC_6 Logic Functioning bit
 (38 12)  (1074 268)  (1074 268)  LC_6 Logic Functioning bit
 (45 12)  (1081 268)  (1081 268)  LC_6 Logic Functioning bit
 (52 12)  (1088 268)  (1088 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 269)  (1061 269)  routing T_20_16.sp4_r_v_b_42 <X> T_20_16.lc_trk_g3_2
 (26 13)  (1062 269)  (1062 269)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 269)  (1064 269)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 269)  (1067 269)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 269)  (1073 269)  LC_6 Logic Functioning bit
 (39 13)  (1075 269)  (1075 269)  LC_6 Logic Functioning bit
 (40 13)  (1076 269)  (1076 269)  LC_6 Logic Functioning bit
 (41 13)  (1077 269)  (1077 269)  LC_6 Logic Functioning bit
 (42 13)  (1078 269)  (1078 269)  LC_6 Logic Functioning bit
 (43 13)  (1079 269)  (1079 269)  LC_6 Logic Functioning bit
 (46 13)  (1082 269)  (1082 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1084 269)  (1084 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (1050 270)  (1050 270)  routing T_20_16.sp4_h_r_36 <X> T_20_16.lc_trk_g3_4
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 270)  (1067 270)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 270)  (1069 270)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 270)  (1072 270)  LC_7 Logic Functioning bit
 (38 14)  (1074 270)  (1074 270)  LC_7 Logic Functioning bit
 (42 14)  (1078 270)  (1078 270)  LC_7 Logic Functioning bit
 (15 15)  (1051 271)  (1051 271)  routing T_20_16.sp4_h_r_36 <X> T_20_16.lc_trk_g3_4
 (16 15)  (1052 271)  (1052 271)  routing T_20_16.sp4_h_r_36 <X> T_20_16.lc_trk_g3_4
 (17 15)  (1053 271)  (1053 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (28 15)  (1064 271)  (1064 271)  routing T_20_16.lc_trk_g2_1 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 271)  (1068 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1069 271)  (1069 271)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.input_2_7
 (34 15)  (1070 271)  (1070 271)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.input_2_7
 (35 15)  (1071 271)  (1071 271)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.input_2_7
 (37 15)  (1073 271)  (1073 271)  LC_7 Logic Functioning bit
 (40 15)  (1076 271)  (1076 271)  LC_7 Logic Functioning bit


LogicTile_21_16

 (16 0)  (1106 256)  (1106 256)  routing T_21_16.sp4_v_b_9 <X> T_21_16.lc_trk_g0_1
 (17 0)  (1107 256)  (1107 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1108 256)  (1108 256)  routing T_21_16.sp4_v_b_9 <X> T_21_16.lc_trk_g0_1
 (18 1)  (1108 257)  (1108 257)  routing T_21_16.sp4_v_b_9 <X> T_21_16.lc_trk_g0_1
 (25 2)  (1115 258)  (1115 258)  routing T_21_16.lft_op_6 <X> T_21_16.lc_trk_g0_6
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1114 259)  (1114 259)  routing T_21_16.lft_op_6 <X> T_21_16.lc_trk_g0_6
 (14 4)  (1104 260)  (1104 260)  routing T_21_16.lft_op_0 <X> T_21_16.lc_trk_g1_0
 (21 4)  (1111 260)  (1111 260)  routing T_21_16.wire_logic_cluster/lc_3/out <X> T_21_16.lc_trk_g1_3
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (1105 261)  (1105 261)  routing T_21_16.lft_op_0 <X> T_21_16.lc_trk_g1_0
 (17 5)  (1107 261)  (1107 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (31 6)  (1121 262)  (1121 262)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 262)  (1127 262)  LC_3 Logic Functioning bit
 (39 6)  (1129 262)  (1129 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (43 6)  (1133 262)  (1133 262)  LC_3 Logic Functioning bit
 (27 7)  (1117 263)  (1117 263)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 263)  (1121 263)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 263)  (1126 263)  LC_3 Logic Functioning bit
 (38 7)  (1128 263)  (1128 263)  LC_3 Logic Functioning bit
 (40 7)  (1130 263)  (1130 263)  LC_3 Logic Functioning bit
 (42 7)  (1132 263)  (1132 263)  LC_3 Logic Functioning bit
 (47 7)  (1137 263)  (1137 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (26 8)  (1116 264)  (1116 264)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 264)  (1124 264)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 264)  (1125 264)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.input_2_4
 (37 8)  (1127 264)  (1127 264)  LC_4 Logic Functioning bit
 (42 8)  (1132 264)  (1132 264)  LC_4 Logic Functioning bit
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1116 265)  (1116 265)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (1122 265)  (1122 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1123 265)  (1123 265)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.input_2_4
 (34 9)  (1124 265)  (1124 265)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.input_2_4
 (35 9)  (1125 265)  (1125 265)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.input_2_4
 (43 9)  (1133 265)  (1133 265)  LC_4 Logic Functioning bit
 (25 10)  (1115 266)  (1115 266)  routing T_21_16.sp12_v_b_6 <X> T_21_16.lc_trk_g2_6
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 266)  (1121 266)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 266)  (1123 266)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 266)  (1126 266)  LC_5 Logic Functioning bit
 (38 10)  (1128 266)  (1128 266)  LC_5 Logic Functioning bit
 (42 10)  (1132 266)  (1132 266)  LC_5 Logic Functioning bit
 (43 10)  (1133 266)  (1133 266)  LC_5 Logic Functioning bit
 (50 10)  (1140 266)  (1140 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1112 267)  (1112 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1114 267)  (1114 267)  routing T_21_16.sp12_v_b_6 <X> T_21_16.lc_trk_g2_6
 (25 11)  (1115 267)  (1115 267)  routing T_21_16.sp12_v_b_6 <X> T_21_16.lc_trk_g2_6
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 267)  (1120 267)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 267)  (1121 267)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (42 11)  (1132 267)  (1132 267)  LC_5 Logic Functioning bit
 (43 11)  (1133 267)  (1133 267)  LC_5 Logic Functioning bit
 (26 12)  (1116 268)  (1116 268)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 268)  (1117 268)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 268)  (1123 268)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 268)  (1124 268)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (39 12)  (1129 268)  (1129 268)  LC_6 Logic Functioning bit
 (42 12)  (1132 268)  (1132 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1113 269)  (1113 269)  routing T_21_16.sp12_v_t_9 <X> T_21_16.lc_trk_g3_2
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 269)  (1121 269)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 269)  (1122 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1123 269)  (1123 269)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.input_2_6
 (35 13)  (1125 269)  (1125 269)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.input_2_6
 (37 13)  (1127 269)  (1127 269)  LC_6 Logic Functioning bit
 (22 14)  (1112 270)  (1112 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1113 270)  (1113 270)  routing T_21_16.sp4_v_b_47 <X> T_21_16.lc_trk_g3_7
 (24 14)  (1114 270)  (1114 270)  routing T_21_16.sp4_v_b_47 <X> T_21_16.lc_trk_g3_7


LogicTile_22_16

 (25 0)  (1169 256)  (1169 256)  routing T_22_16.sp4_v_b_10 <X> T_22_16.lc_trk_g0_2
 (3 1)  (1147 257)  (1147 257)  routing T_22_16.sp12_h_l_23 <X> T_22_16.sp12_v_b_0
 (22 1)  (1166 257)  (1166 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1167 257)  (1167 257)  routing T_22_16.sp4_v_b_10 <X> T_22_16.lc_trk_g0_2
 (25 1)  (1169 257)  (1169 257)  routing T_22_16.sp4_v_b_10 <X> T_22_16.lc_trk_g0_2
 (27 2)  (1171 258)  (1171 258)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 258)  (1172 258)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 258)  (1175 258)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 258)  (1177 258)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 258)  (1181 258)  LC_1 Logic Functioning bit
 (38 2)  (1182 258)  (1182 258)  LC_1 Logic Functioning bit
 (39 2)  (1183 258)  (1183 258)  LC_1 Logic Functioning bit
 (40 2)  (1184 258)  (1184 258)  LC_1 Logic Functioning bit
 (27 3)  (1171 259)  (1171 259)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 259)  (1172 259)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 259)  (1173 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1176 259)  (1176 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1178 259)  (1178 259)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.input_2_1
 (35 3)  (1179 259)  (1179 259)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.input_2_1
 (39 3)  (1183 259)  (1183 259)  LC_1 Logic Functioning bit
 (40 3)  (1184 259)  (1184 259)  LC_1 Logic Functioning bit
 (41 3)  (1185 259)  (1185 259)  LC_1 Logic Functioning bit
 (14 4)  (1158 260)  (1158 260)  routing T_22_16.sp4_v_b_8 <X> T_22_16.lc_trk_g1_0
 (21 4)  (1165 260)  (1165 260)  routing T_22_16.lft_op_3 <X> T_22_16.lc_trk_g1_3
 (22 4)  (1166 260)  (1166 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1168 260)  (1168 260)  routing T_22_16.lft_op_3 <X> T_22_16.lc_trk_g1_3
 (25 4)  (1169 260)  (1169 260)  routing T_22_16.sp4_v_b_10 <X> T_22_16.lc_trk_g1_2
 (27 4)  (1171 260)  (1171 260)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 260)  (1175 260)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 260)  (1178 260)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 260)  (1180 260)  LC_2 Logic Functioning bit
 (37 4)  (1181 260)  (1181 260)  LC_2 Logic Functioning bit
 (38 4)  (1182 260)  (1182 260)  LC_2 Logic Functioning bit
 (42 4)  (1186 260)  (1186 260)  LC_2 Logic Functioning bit
 (50 4)  (1194 260)  (1194 260)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1158 261)  (1158 261)  routing T_22_16.sp4_v_b_8 <X> T_22_16.lc_trk_g1_0
 (16 5)  (1160 261)  (1160 261)  routing T_22_16.sp4_v_b_8 <X> T_22_16.lc_trk_g1_0
 (17 5)  (1161 261)  (1161 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1166 261)  (1166 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1167 261)  (1167 261)  routing T_22_16.sp4_v_b_10 <X> T_22_16.lc_trk_g1_2
 (25 5)  (1169 261)  (1169 261)  routing T_22_16.sp4_v_b_10 <X> T_22_16.lc_trk_g1_2
 (31 5)  (1175 261)  (1175 261)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 261)  (1180 261)  LC_2 Logic Functioning bit
 (37 5)  (1181 261)  (1181 261)  LC_2 Logic Functioning bit
 (38 5)  (1182 261)  (1182 261)  LC_2 Logic Functioning bit
 (42 5)  (1186 261)  (1186 261)  LC_2 Logic Functioning bit
 (25 6)  (1169 262)  (1169 262)  routing T_22_16.lft_op_6 <X> T_22_16.lc_trk_g1_6
 (22 7)  (1166 263)  (1166 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1168 263)  (1168 263)  routing T_22_16.lft_op_6 <X> T_22_16.lc_trk_g1_6
 (14 10)  (1158 266)  (1158 266)  routing T_22_16.sp4_h_r_36 <X> T_22_16.lc_trk_g2_4
 (15 11)  (1159 267)  (1159 267)  routing T_22_16.sp4_h_r_36 <X> T_22_16.lc_trk_g2_4
 (16 11)  (1160 267)  (1160 267)  routing T_22_16.sp4_h_r_36 <X> T_22_16.lc_trk_g2_4
 (17 11)  (1161 267)  (1161 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 12)  (1158 268)  (1158 268)  routing T_22_16.sp4_h_r_40 <X> T_22_16.lc_trk_g3_0
 (15 12)  (1159 268)  (1159 268)  routing T_22_16.sp4_h_r_25 <X> T_22_16.lc_trk_g3_1
 (16 12)  (1160 268)  (1160 268)  routing T_22_16.sp4_h_r_25 <X> T_22_16.lc_trk_g3_1
 (17 12)  (1161 268)  (1161 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (1170 268)  (1170 268)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 268)  (1171 268)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 268)  (1177 268)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 268)  (1178 268)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 268)  (1181 268)  LC_6 Logic Functioning bit
 (42 12)  (1186 268)  (1186 268)  LC_6 Logic Functioning bit
 (14 13)  (1158 269)  (1158 269)  routing T_22_16.sp4_h_r_40 <X> T_22_16.lc_trk_g3_0
 (15 13)  (1159 269)  (1159 269)  routing T_22_16.sp4_h_r_40 <X> T_22_16.lc_trk_g3_0
 (16 13)  (1160 269)  (1160 269)  routing T_22_16.sp4_h_r_40 <X> T_22_16.lc_trk_g3_0
 (17 13)  (1161 269)  (1161 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (1162 269)  (1162 269)  routing T_22_16.sp4_h_r_25 <X> T_22_16.lc_trk_g3_1
 (28 13)  (1172 269)  (1172 269)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 269)  (1174 269)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 269)  (1176 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1177 269)  (1177 269)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.input_2_6
 (34 13)  (1178 269)  (1178 269)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.input_2_6
 (43 13)  (1187 269)  (1187 269)  LC_6 Logic Functioning bit
 (9 14)  (1153 270)  (1153 270)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_h_l_47
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 270)  (1178 270)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (37 14)  (1181 270)  (1181 270)  LC_7 Logic Functioning bit
 (38 14)  (1182 270)  (1182 270)  LC_7 Logic Functioning bit
 (42 14)  (1186 270)  (1186 270)  LC_7 Logic Functioning bit
 (50 14)  (1194 270)  (1194 270)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (1171 271)  (1171 271)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 271)  (1174 271)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 271)  (1175 271)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 271)  (1180 271)  LC_7 Logic Functioning bit
 (43 15)  (1187 271)  (1187 271)  LC_7 Logic Functioning bit


LogicTile_10_15

 (3 4)  (495 244)  (495 244)  routing T_10_15.sp12_v_t_23 <X> T_10_15.sp12_h_r_0


LogicTile_13_15

 (13 14)  (667 254)  (667 254)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_t_46
 (12 15)  (666 255)  (666 255)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_t_46


LogicTile_14_15

 (3 6)  (711 246)  (711 246)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23
 (3 7)  (711 247)  (711 247)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23


LogicTile_15_15

 (14 0)  (776 240)  (776 240)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g0_0
 (21 0)  (783 240)  (783 240)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g0_3
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (44 0)  (806 240)  (806 240)  LC_0 Logic Functioning bit
 (14 1)  (776 241)  (776 241)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g0_0
 (15 1)  (777 241)  (777 241)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g0_0
 (16 1)  (778 241)  (778 241)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g0_0
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (795 241)  (795 241)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.input_2_0
 (35 1)  (797 241)  (797 241)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.input_2_0
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.bnr_op_5 <X> T_15_15.lc_trk_g0_5
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (44 2)  (806 242)  (806 242)  LC_1 Logic Functioning bit
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (18 3)  (780 243)  (780 243)  routing T_15_15.bnr_op_5 <X> T_15_15.lc_trk_g0_5
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 244)  (790 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (44 4)  (806 244)  (806 244)  LC_2 Logic Functioning bit
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 247)  (795 247)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.input_2_3
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (40 7)  (802 247)  (802 247)  LC_3 Logic Functioning bit
 (15 8)  (777 248)  (777 248)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g2_1
 (25 8)  (787 248)  (787 248)  routing T_15_15.rgt_op_2 <X> T_15_15.lc_trk_g2_2
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 249)  (786 249)  routing T_15_15.rgt_op_2 <X> T_15_15.lc_trk_g2_2
 (21 14)  (783 254)  (783 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (25 14)  (787 254)  (787 254)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g3_6
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 255)  (786 255)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g3_6


LogicTile_16_15

 (14 0)  (830 240)  (830 240)  routing T_16_15.wire_logic_cluster/lc_0/out <X> T_16_15.lc_trk_g0_0
 (15 0)  (831 240)  (831 240)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 240)  (834 240)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g0_1
 (21 0)  (837 240)  (837 240)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g0_3
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g0_3
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (842 242)  (842 242)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 242)  (846 242)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 243)  (843 243)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 243)  (846 243)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 243)  (848 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (851 243)  (851 243)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.input_2_1
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (2 4)  (818 244)  (818 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 244)  (841 244)  routing T_16_15.lft_op_2 <X> T_16_15.lc_trk_g1_2
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 244)  (849 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (50 4)  (866 244)  (866 244)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.lft_op_2 <X> T_16_15.lc_trk_g1_2
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (21 6)  (837 246)  (837 246)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 246)  (841 246)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g1_6
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 246)  (851 246)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_3
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 247)  (849 247)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_3
 (34 7)  (850 247)  (850 247)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_3
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (21 8)  (837 248)  (837 248)  routing T_16_15.rgt_op_3 <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 248)  (840 248)  routing T_16_15.rgt_op_3 <X> T_16_15.lc_trk_g2_3
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (35 8)  (851 248)  (851 248)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_4
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (40 8)  (856 248)  (856 248)  LC_4 Logic Functioning bit
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 249)  (849 249)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_4
 (35 9)  (851 249)  (851 249)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_4
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (14 10)  (830 250)  (830 250)  routing T_16_15.rgt_op_4 <X> T_16_15.lc_trk_g2_4
 (15 10)  (831 250)  (831 250)  routing T_16_15.rgt_op_5 <X> T_16_15.lc_trk_g2_5
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 250)  (834 250)  routing T_16_15.rgt_op_5 <X> T_16_15.lc_trk_g2_5
 (25 10)  (841 250)  (841 250)  routing T_16_15.rgt_op_6 <X> T_16_15.lc_trk_g2_6
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (831 251)  (831 251)  routing T_16_15.rgt_op_4 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 251)  (840 251)  routing T_16_15.rgt_op_6 <X> T_16_15.lc_trk_g2_6
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (25 12)  (841 252)  (841 252)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g3_2
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 252)  (851 252)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.input_2_6
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 253)  (849 253)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.input_2_6
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (14 14)  (830 254)  (830 254)  routing T_16_15.rgt_op_4 <X> T_16_15.lc_trk_g3_4
 (21 14)  (837 254)  (837 254)  routing T_16_15.rgt_op_7 <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 254)  (840 254)  routing T_16_15.rgt_op_7 <X> T_16_15.lc_trk_g3_7
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 254)  (851 254)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_7
 (41 14)  (857 254)  (857 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (15 15)  (831 255)  (831 255)  routing T_16_15.rgt_op_4 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (849 255)  (849 255)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_7
 (34 15)  (850 255)  (850 255)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_7
 (41 15)  (857 255)  (857 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit
 (43 15)  (859 255)  (859 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (14 0)  (888 240)  (888 240)  routing T_17_15.lft_op_0 <X> T_17_15.lc_trk_g0_0
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 240)  (892 240)  routing T_17_15.wire_logic_cluster/lc_1/out <X> T_17_15.lc_trk_g0_1
 (21 0)  (895 240)  (895 240)  routing T_17_15.lft_op_3 <X> T_17_15.lc_trk_g0_3
 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 240)  (898 240)  routing T_17_15.lft_op_3 <X> T_17_15.lc_trk_g0_3
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (918 240)  (918 240)  LC_0 Logic Functioning bit
 (15 1)  (889 241)  (889 241)  routing T_17_15.lft_op_0 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (904 241)  (904 241)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 241)  (906 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 242)  (888 242)  routing T_17_15.wire_logic_cluster/lc_4/out <X> T_17_15.lc_trk_g0_4
 (17 2)  (891 242)  (891 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (892 242)  (892 242)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g0_5
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 242)  (902 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 242)  (904 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 242)  (910 242)  LC_1 Logic Functioning bit
 (37 2)  (911 242)  (911 242)  LC_1 Logic Functioning bit
 (38 2)  (912 242)  (912 242)  LC_1 Logic Functioning bit
 (39 2)  (913 242)  (913 242)  LC_1 Logic Functioning bit
 (44 2)  (918 242)  (918 242)  LC_1 Logic Functioning bit
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (904 243)  (904 243)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 243)  (910 243)  LC_1 Logic Functioning bit
 (37 3)  (911 243)  (911 243)  LC_1 Logic Functioning bit
 (38 3)  (912 243)  (912 243)  LC_1 Logic Functioning bit
 (39 3)  (913 243)  (913 243)  LC_1 Logic Functioning bit
 (21 4)  (895 244)  (895 244)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (909 244)  (909 244)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_2
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (44 4)  (918 244)  (918 244)  LC_2 Logic Functioning bit
 (21 5)  (895 245)  (895 245)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (907 245)  (907 245)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_2
 (35 5)  (909 245)  (909 245)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.input_2_2
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 246)  (892 246)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g1_5
 (25 6)  (899 246)  (899 246)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g1_6
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 246)  (904 246)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (909 246)  (909 246)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.input_2_3
 (41 6)  (915 246)  (915 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (22 7)  (896 247)  (896 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (900 247)  (900 247)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 247)  (902 247)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 247)  (906 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (40 7)  (914 247)  (914 247)  LC_3 Logic Functioning bit
 (21 8)  (895 248)  (895 248)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g2_3
 (22 8)  (896 248)  (896 248)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (901 248)  (901 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (47 8)  (921 248)  (921 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (47 9)  (921 249)  (921 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (925 249)  (925 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (889 250)  (889 250)  routing T_17_15.tnr_op_5 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (895 250)  (895 250)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g2_7
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 250)  (899 250)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g2_6
 (28 10)  (902 250)  (902 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (50 10)  (924 250)  (924 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (900 251)  (900 251)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 251)  (902 251)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (25 12)  (899 252)  (899 252)  routing T_17_15.wire_logic_cluster/lc_2/out <X> T_17_15.lc_trk_g3_2
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 252)  (902 252)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 252)  (905 252)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (50 12)  (924 252)  (924 252)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 253)  (905 253)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (21 14)  (895 254)  (895 254)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (900 254)  (900 254)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 254)  (904 254)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (911 254)  (911 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (11 15)  (885 255)  (885 255)  routing T_17_15.sp4_h_r_3 <X> T_17_15.sp4_h_l_46
 (13 15)  (887 255)  (887 255)  routing T_17_15.sp4_h_r_3 <X> T_17_15.sp4_h_l_46
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (898 255)  (898 255)  routing T_17_15.tnr_op_6 <X> T_17_15.lc_trk_g3_6
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 255)  (906 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit
 (40 15)  (914 255)  (914 255)  LC_7 Logic Functioning bit
 (42 15)  (916 255)  (916 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 240)  (956 240)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 240)  (958 240)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 240)  (961 240)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 240)  (962 240)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (37 0)  (965 240)  (965 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (40 0)  (968 240)  (968 240)  LC_0 Logic Functioning bit
 (43 0)  (971 240)  (971 240)  LC_0 Logic Functioning bit
 (45 0)  (973 240)  (973 240)  LC_0 Logic Functioning bit
 (47 0)  (975 240)  (975 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (955 241)  (955 241)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 241)  (956 241)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 241)  (957 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (962 241)  (962 241)  routing T_18_15.lc_trk_g1_1 <X> T_18_15.input_2_0
 (37 1)  (965 241)  (965 241)  LC_0 Logic Functioning bit
 (39 1)  (967 241)  (967 241)  LC_0 Logic Functioning bit
 (40 1)  (968 241)  (968 241)  LC_0 Logic Functioning bit
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (17 4)  (945 244)  (945 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (949 244)  (949 244)  routing T_18_15.sp4_v_b_11 <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (951 244)  (951 244)  routing T_18_15.sp4_v_b_11 <X> T_18_15.lc_trk_g1_3
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (21 5)  (949 245)  (949 245)  routing T_18_15.sp4_v_b_11 <X> T_18_15.lc_trk_g1_3
 (11 12)  (939 252)  (939 252)  routing T_18_15.sp4_h_l_40 <X> T_18_15.sp4_v_b_11
 (13 12)  (941 252)  (941 252)  routing T_18_15.sp4_h_l_40 <X> T_18_15.sp4_v_b_11
 (15 12)  (943 252)  (943 252)  routing T_18_15.tnr_op_1 <X> T_18_15.lc_trk_g3_1
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (12 13)  (940 253)  (940 253)  routing T_18_15.sp4_h_l_40 <X> T_18_15.sp4_v_b_11
 (15 13)  (943 253)  (943 253)  routing T_18_15.tnr_op_0 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (14 14)  (942 254)  (942 254)  routing T_18_15.rgt_op_4 <X> T_18_15.lc_trk_g3_4
 (15 15)  (943 255)  (943 255)  routing T_18_15.rgt_op_4 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (19 15)  (947 255)  (947 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_15

 (16 0)  (998 240)  (998 240)  routing T_19_15.sp4_v_b_1 <X> T_19_15.lc_trk_g0_1
 (17 0)  (999 240)  (999 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1000 240)  (1000 240)  routing T_19_15.sp4_v_b_1 <X> T_19_15.lc_trk_g0_1
 (26 6)  (1008 246)  (1008 246)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 246)  (1010 246)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 246)  (1012 246)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 246)  (1013 246)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 246)  (1015 246)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 246)  (1017 246)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_3
 (37 6)  (1019 246)  (1019 246)  LC_3 Logic Functioning bit
 (39 6)  (1021 246)  (1021 246)  LC_3 Logic Functioning bit
 (42 6)  (1024 246)  (1024 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (28 7)  (1010 247)  (1010 247)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 247)  (1013 247)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 247)  (1014 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1015 247)  (1015 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_3
 (34 7)  (1016 247)  (1016 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_3
 (35 7)  (1017 247)  (1017 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_3
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (38 7)  (1020 247)  (1020 247)  LC_3 Logic Functioning bit
 (40 7)  (1022 247)  (1022 247)  LC_3 Logic Functioning bit
 (43 7)  (1025 247)  (1025 247)  LC_3 Logic Functioning bit
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 248)  (1015 248)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 248)  (1016 248)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 248)  (1019 248)  LC_4 Logic Functioning bit
 (39 8)  (1021 248)  (1021 248)  LC_4 Logic Functioning bit
 (40 8)  (1022 248)  (1022 248)  LC_4 Logic Functioning bit
 (41 8)  (1023 248)  (1023 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (50 8)  (1032 248)  (1032 248)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (990 249)  (990 249)  routing T_19_15.sp4_h_l_42 <X> T_19_15.sp4_v_b_7
 (9 9)  (991 249)  (991 249)  routing T_19_15.sp4_h_l_42 <X> T_19_15.sp4_v_b_7
 (27 9)  (1009 249)  (1009 249)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 249)  (1010 249)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (40 9)  (1022 249)  (1022 249)  LC_4 Logic Functioning bit
 (41 9)  (1023 249)  (1023 249)  LC_4 Logic Functioning bit
 (43 9)  (1025 249)  (1025 249)  LC_4 Logic Functioning bit
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (1008 250)  (1008 250)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 250)  (1012 250)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 250)  (1015 250)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 250)  (1017 250)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_5
 (37 10)  (1019 250)  (1019 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (39 10)  (1021 250)  (1021 250)  LC_5 Logic Functioning bit
 (43 10)  (1025 250)  (1025 250)  LC_5 Logic Functioning bit
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1006 251)  (1006 251)  routing T_19_15.tnr_op_6 <X> T_19_15.lc_trk_g2_6
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 251)  (1014 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1015 251)  (1015 251)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_5
 (34 11)  (1016 251)  (1016 251)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_5
 (35 11)  (1017 251)  (1017 251)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_5
 (38 11)  (1020 251)  (1020 251)  LC_5 Logic Functioning bit
 (42 11)  (1024 251)  (1024 251)  LC_5 Logic Functioning bit
 (14 12)  (996 252)  (996 252)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g3_0
 (15 13)  (997 253)  (997 253)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g3_0
 (16 13)  (998 253)  (998 253)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 254)  (1000 254)  routing T_19_15.wire_logic_cluster/lc_5/out <X> T_19_15.lc_trk_g3_5
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 255)  (1005 255)  routing T_19_15.sp4_h_r_30 <X> T_19_15.lc_trk_g3_6
 (24 15)  (1006 255)  (1006 255)  routing T_19_15.sp4_h_r_30 <X> T_19_15.lc_trk_g3_6
 (25 15)  (1007 255)  (1007 255)  routing T_19_15.sp4_h_r_30 <X> T_19_15.lc_trk_g3_6


LogicTile_20_15

 (22 1)  (1058 241)  (1058 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (15 3)  (1051 243)  (1051 243)  routing T_20_15.bot_op_4 <X> T_20_15.lc_trk_g0_4
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1037 245)  (1037 245)  routing T_20_15.lc_trk_g0_2 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (14 5)  (1050 245)  (1050 245)  routing T_20_15.top_op_0 <X> T_20_15.lc_trk_g1_0
 (15 5)  (1051 245)  (1051 245)  routing T_20_15.top_op_0 <X> T_20_15.lc_trk_g1_0
 (17 5)  (1053 245)  (1053 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (17 6)  (1053 246)  (1053 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1062 246)  (1062 246)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 246)  (1063 246)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 246)  (1064 246)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 246)  (1066 246)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 246)  (1067 246)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 246)  (1070 246)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 246)  (1072 246)  LC_3 Logic Functioning bit
 (38 6)  (1074 246)  (1074 246)  LC_3 Logic Functioning bit
 (41 6)  (1077 246)  (1077 246)  LC_3 Logic Functioning bit
 (43 6)  (1079 246)  (1079 246)  LC_3 Logic Functioning bit
 (45 6)  (1081 246)  (1081 246)  LC_3 Logic Functioning bit
 (52 6)  (1088 246)  (1088 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (1050 247)  (1050 247)  routing T_20_15.top_op_4 <X> T_20_15.lc_trk_g1_4
 (15 7)  (1051 247)  (1051 247)  routing T_20_15.top_op_4 <X> T_20_15.lc_trk_g1_4
 (17 7)  (1053 247)  (1053 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (1058 247)  (1058 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1060 247)  (1060 247)  routing T_20_15.top_op_6 <X> T_20_15.lc_trk_g1_6
 (25 7)  (1061 247)  (1061 247)  routing T_20_15.top_op_6 <X> T_20_15.lc_trk_g1_6
 (27 7)  (1063 247)  (1063 247)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (1073 247)  (1073 247)  LC_3 Logic Functioning bit
 (39 7)  (1075 247)  (1075 247)  LC_3 Logic Functioning bit
 (41 7)  (1077 247)  (1077 247)  LC_3 Logic Functioning bit
 (43 7)  (1079 247)  (1079 247)  LC_3 Logic Functioning bit
 (22 8)  (1058 248)  (1058 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (15 10)  (1051 250)  (1051 250)  routing T_20_15.rgt_op_5 <X> T_20_15.lc_trk_g2_5
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 250)  (1054 250)  routing T_20_15.rgt_op_5 <X> T_20_15.lc_trk_g2_5
 (27 12)  (1063 252)  (1063 252)  routing T_20_15.lc_trk_g1_0 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 252)  (1067 252)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 252)  (1070 252)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 252)  (1072 252)  LC_6 Logic Functioning bit
 (37 12)  (1073 252)  (1073 252)  LC_6 Logic Functioning bit
 (38 12)  (1074 252)  (1074 252)  LC_6 Logic Functioning bit
 (39 12)  (1075 252)  (1075 252)  LC_6 Logic Functioning bit
 (41 12)  (1077 252)  (1077 252)  LC_6 Logic Functioning bit
 (43 12)  (1079 252)  (1079 252)  LC_6 Logic Functioning bit
 (45 12)  (1081 252)  (1081 252)  LC_6 Logic Functioning bit
 (47 12)  (1083 252)  (1083 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (31 13)  (1067 253)  (1067 253)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 253)  (1072 253)  LC_6 Logic Functioning bit
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (38 13)  (1074 253)  (1074 253)  LC_6 Logic Functioning bit
 (39 13)  (1075 253)  (1075 253)  LC_6 Logic Functioning bit
 (41 13)  (1077 253)  (1077 253)  LC_6 Logic Functioning bit
 (43 13)  (1079 253)  (1079 253)  LC_6 Logic Functioning bit
 (15 14)  (1051 254)  (1051 254)  routing T_20_15.tnr_op_5 <X> T_20_15.lc_trk_g3_5
 (17 14)  (1053 254)  (1053 254)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (1062 254)  (1062 254)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 254)  (1063 254)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 254)  (1066 254)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 254)  (1067 254)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 254)  (1072 254)  LC_7 Logic Functioning bit
 (38 14)  (1074 254)  (1074 254)  LC_7 Logic Functioning bit
 (39 14)  (1075 254)  (1075 254)  LC_7 Logic Functioning bit
 (41 14)  (1077 254)  (1077 254)  LC_7 Logic Functioning bit
 (43 14)  (1079 254)  (1079 254)  LC_7 Logic Functioning bit
 (45 14)  (1081 254)  (1081 254)  LC_7 Logic Functioning bit
 (52 14)  (1088 254)  (1088 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (28 15)  (1064 255)  (1064 255)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 255)  (1065 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 255)  (1068 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1069 255)  (1069 255)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.input_2_7
 (35 15)  (1071 255)  (1071 255)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.input_2_7
 (39 15)  (1075 255)  (1075 255)  LC_7 Logic Functioning bit


LogicTile_21_15

 (9 3)  (1099 243)  (1099 243)  routing T_21_15.sp4_v_b_5 <X> T_21_15.sp4_v_t_36
 (10 3)  (1100 243)  (1100 243)  routing T_21_15.sp4_v_b_5 <X> T_21_15.sp4_v_t_36
 (21 4)  (1111 244)  (1111 244)  routing T_21_15.sp4_v_b_11 <X> T_21_15.lc_trk_g1_3
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1113 244)  (1113 244)  routing T_21_15.sp4_v_b_11 <X> T_21_15.lc_trk_g1_3
 (27 4)  (1117 244)  (1117 244)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 244)  (1118 244)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 244)  (1121 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 244)  (1122 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 244)  (1123 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 244)  (1124 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 244)  (1125 244)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.input_2_2
 (21 5)  (1111 245)  (1111 245)  routing T_21_15.sp4_v_b_11 <X> T_21_15.lc_trk_g1_3
 (28 5)  (1118 245)  (1118 245)  routing T_21_15.lc_trk_g2_0 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 245)  (1119 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 245)  (1121 245)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 245)  (1122 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1124 245)  (1124 245)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.input_2_2
 (35 5)  (1125 245)  (1125 245)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.input_2_2
 (38 5)  (1128 245)  (1128 245)  LC_2 Logic Functioning bit
 (21 6)  (1111 246)  (1111 246)  routing T_21_15.sp4_v_b_7 <X> T_21_15.lc_trk_g1_7
 (22 6)  (1112 246)  (1112 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1113 246)  (1113 246)  routing T_21_15.sp4_v_b_7 <X> T_21_15.lc_trk_g1_7
 (25 8)  (1115 248)  (1115 248)  routing T_21_15.wire_logic_cluster/lc_2/out <X> T_21_15.lc_trk_g2_2
 (27 8)  (1117 248)  (1117 248)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 248)  (1118 248)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 248)  (1121 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 248)  (1123 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 248)  (1124 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 248)  (1125 248)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.input_2_4
 (36 8)  (1126 248)  (1126 248)  LC_4 Logic Functioning bit
 (37 8)  (1127 248)  (1127 248)  LC_4 Logic Functioning bit
 (39 8)  (1129 248)  (1129 248)  LC_4 Logic Functioning bit
 (40 8)  (1130 248)  (1130 248)  LC_4 Logic Functioning bit
 (41 8)  (1131 248)  (1131 248)  LC_4 Logic Functioning bit
 (43 8)  (1133 248)  (1133 248)  LC_4 Logic Functioning bit
 (16 9)  (1106 249)  (1106 249)  routing T_21_15.sp12_v_b_8 <X> T_21_15.lc_trk_g2_0
 (17 9)  (1107 249)  (1107 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (1112 249)  (1112 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (1118 249)  (1118 249)  routing T_21_15.lc_trk_g2_0 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 249)  (1121 249)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 249)  (1122 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1124 249)  (1124 249)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.input_2_4
 (35 9)  (1125 249)  (1125 249)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.input_2_4
 (37 9)  (1127 249)  (1127 249)  LC_4 Logic Functioning bit
 (38 9)  (1128 249)  (1128 249)  LC_4 Logic Functioning bit
 (41 9)  (1131 249)  (1131 249)  LC_4 Logic Functioning bit
 (43 9)  (1133 249)  (1133 249)  LC_4 Logic Functioning bit
 (5 10)  (1095 250)  (1095 250)  routing T_21_15.sp4_v_b_6 <X> T_21_15.sp4_h_l_43
 (28 10)  (1118 250)  (1118 250)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 250)  (1124 250)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 250)  (1126 250)  LC_5 Logic Functioning bit
 (38 10)  (1128 250)  (1128 250)  LC_5 Logic Functioning bit
 (42 10)  (1132 250)  (1132 250)  LC_5 Logic Functioning bit
 (43 10)  (1133 250)  (1133 250)  LC_5 Logic Functioning bit
 (50 10)  (1140 250)  (1140 250)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (1099 251)  (1099 251)  routing T_21_15.sp4_v_b_7 <X> T_21_15.sp4_v_t_42
 (13 11)  (1103 251)  (1103 251)  routing T_21_15.sp4_v_b_3 <X> T_21_15.sp4_h_l_45
 (30 11)  (1120 251)  (1120 251)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 251)  (1121 251)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 251)  (1126 251)  LC_5 Logic Functioning bit
 (38 11)  (1128 251)  (1128 251)  LC_5 Logic Functioning bit
 (42 11)  (1132 251)  (1132 251)  LC_5 Logic Functioning bit
 (43 11)  (1133 251)  (1133 251)  LC_5 Logic Functioning bit
 (4 12)  (1094 252)  (1094 252)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_v_b_9
 (6 12)  (1096 252)  (1096 252)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_v_b_9
 (5 13)  (1095 253)  (1095 253)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_v_b_9
 (14 13)  (1104 253)  (1104 253)  routing T_21_15.tnl_op_0 <X> T_21_15.lc_trk_g3_0
 (15 13)  (1105 253)  (1105 253)  routing T_21_15.tnl_op_0 <X> T_21_15.lc_trk_g3_0
 (17 13)  (1107 253)  (1107 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (8 15)  (1098 255)  (1098 255)  routing T_21_15.sp4_v_b_7 <X> T_21_15.sp4_v_t_47
 (10 15)  (1100 255)  (1100 255)  routing T_21_15.sp4_v_b_7 <X> T_21_15.sp4_v_t_47
 (22 15)  (1112 255)  (1112 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1114 255)  (1114 255)  routing T_21_15.tnl_op_6 <X> T_21_15.lc_trk_g3_6
 (25 15)  (1115 255)  (1115 255)  routing T_21_15.tnl_op_6 <X> T_21_15.lc_trk_g3_6


LogicTile_22_15

 (22 1)  (1166 241)  (1166 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1168 241)  (1168 241)  routing T_22_15.top_op_2 <X> T_22_15.lc_trk_g0_2
 (25 1)  (1169 241)  (1169 241)  routing T_22_15.top_op_2 <X> T_22_15.lc_trk_g0_2
 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_3 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (1166 242)  (1166 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1168 242)  (1168 242)  routing T_22_15.top_op_7 <X> T_22_15.lc_trk_g0_7
 (0 3)  (1144 243)  (1144 243)  routing T_22_15.glb_netwk_3 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (21 3)  (1165 243)  (1165 243)  routing T_22_15.top_op_7 <X> T_22_15.lc_trk_g0_7
 (1 4)  (1145 244)  (1145 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1167 244)  (1167 244)  routing T_22_15.sp12_h_r_11 <X> T_22_15.lc_trk_g1_3
 (0 5)  (1144 245)  (1144 245)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 245)  (1145 245)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (22 7)  (1166 247)  (1166 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (38 12)  (1182 252)  (1182 252)  LC_6 Logic Functioning bit
 (41 12)  (1185 252)  (1185 252)  LC_6 Logic Functioning bit
 (43 12)  (1187 252)  (1187 252)  LC_6 Logic Functioning bit
 (45 12)  (1189 252)  (1189 252)  LC_6 Logic Functioning bit
 (52 12)  (1196 252)  (1196 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1170 253)  (1170 253)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 253)  (1174 253)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 253)  (1175 253)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (1181 253)  (1181 253)  LC_6 Logic Functioning bit
 (39 13)  (1183 253)  (1183 253)  LC_6 Logic Functioning bit
 (41 13)  (1185 253)  (1185 253)  LC_6 Logic Functioning bit
 (43 13)  (1187 253)  (1187 253)  LC_6 Logic Functioning bit


LogicTile_28_15

 (3 2)  (1459 242)  (1459 242)  routing T_28_15.sp12_v_t_23 <X> T_28_15.sp12_h_l_23


LogicTile_30_15

 (3 7)  (1567 247)  (1567 247)  routing T_30_15.sp12_h_l_23 <X> T_30_15.sp12_v_t_23


LogicTile_16_14

 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 225)  (840 225)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g0_2
 (25 1)  (841 225)  (841 225)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g0_2
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 226)  (840 226)  routing T_16_14.top_op_7 <X> T_16_14.lc_trk_g0_7
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (21 3)  (837 227)  (837 227)  routing T_16_14.top_op_7 <X> T_16_14.lc_trk_g0_7
 (15 4)  (831 228)  (831 228)  routing T_16_14.top_op_1 <X> T_16_14.lc_trk_g1_1
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (856 228)  (856 228)  LC_2 Logic Functioning bit
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (18 5)  (834 229)  (834 229)  routing T_16_14.top_op_1 <X> T_16_14.lc_trk_g1_1
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (40 5)  (856 229)  (856 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g1_5
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (50 6)  (866 230)  (866 230)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (838 231)  (838 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 231)  (840 231)  routing T_16_14.top_op_6 <X> T_16_14.lc_trk_g1_6
 (25 7)  (841 231)  (841 231)  routing T_16_14.top_op_6 <X> T_16_14.lc_trk_g1_6
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (51 7)  (867 231)  (867 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 232)  (840 232)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g2_3
 (21 9)  (837 233)  (837 233)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g2_3
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g2_5
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 234)  (851 234)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_5
 (41 10)  (857 234)  (857 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 235)  (846 235)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 235)  (848 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (849 235)  (849 235)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_5
 (34 11)  (850 235)  (850 235)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_5
 (40 11)  (856 235)  (856 235)  LC_5 Logic Functioning bit
 (42 11)  (858 235)  (858 235)  LC_5 Logic Functioning bit
 (43 11)  (859 235)  (859 235)  LC_5 Logic Functioning bit
 (15 15)  (831 239)  (831 239)  routing T_16_14.tnr_op_4 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_17_14

 (15 0)  (889 224)  (889 224)  routing T_17_14.sp4_h_r_9 <X> T_17_14.lc_trk_g0_1
 (16 0)  (890 224)  (890 224)  routing T_17_14.sp4_h_r_9 <X> T_17_14.lc_trk_g0_1
 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 224)  (892 224)  routing T_17_14.sp4_h_r_9 <X> T_17_14.lc_trk_g0_1
 (21 0)  (895 224)  (895 224)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g0_3
 (22 0)  (896 224)  (896 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (44 0)  (918 224)  (918 224)  LC_0 Logic Functioning bit
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 225)  (907 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_0
 (34 1)  (908 225)  (908 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_0
 (35 1)  (909 225)  (909 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_0
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 226)  (901 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 226)  (904 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (39 2)  (913 226)  (913 226)  LC_1 Logic Functioning bit
 (44 2)  (918 226)  (918 226)  LC_1 Logic Functioning bit
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (14 3)  (888 227)  (888 227)  routing T_17_14.top_op_4 <X> T_17_14.lc_trk_g0_4
 (15 3)  (889 227)  (889 227)  routing T_17_14.top_op_4 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (30 3)  (904 227)  (904 227)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (44 4)  (918 228)  (918 228)  LC_2 Logic Functioning bit
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (915 230)  (915 230)  LC_3 Logic Functioning bit
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (14 7)  (888 231)  (888 231)  routing T_17_14.top_op_4 <X> T_17_14.lc_trk_g1_4
 (15 7)  (889 231)  (889 231)  routing T_17_14.top_op_4 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (900 231)  (900 231)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (912 231)  (912 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (40 7)  (914 231)  (914 231)  LC_3 Logic Functioning bit
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g2_1
 (25 8)  (899 232)  (899 232)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g2_2
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 232)  (909 232)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.input_2_4
 (37 8)  (911 232)  (911 232)  LC_4 Logic Functioning bit
 (39 8)  (913 232)  (913 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 233)  (898 233)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g2_2
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 233)  (904 233)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 233)  (906 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (43 9)  (917 233)  (917 233)  LC_4 Logic Functioning bit
 (21 12)  (895 236)  (895 236)  routing T_17_14.rgt_op_3 <X> T_17_14.lc_trk_g3_3
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 236)  (898 236)  routing T_17_14.rgt_op_3 <X> T_17_14.lc_trk_g3_3
 (25 12)  (899 236)  (899 236)  routing T_17_14.wire_logic_cluster/lc_2/out <X> T_17_14.lc_trk_g3_2
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (888 238)  (888 238)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g3_4
 (21 14)  (895 238)  (895 238)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (899 238)  (899 238)  routing T_17_14.rgt_op_6 <X> T_17_14.lc_trk_g3_6
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 238)  (904 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 238)  (909 238)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.input_2_7
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 239)  (898 239)  routing T_17_14.rgt_op_6 <X> T_17_14.lc_trk_g3_6
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 239)  (906 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (908 239)  (908 239)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.input_2_7
 (41 15)  (915 239)  (915 239)  LC_7 Logic Functioning bit
 (42 15)  (916 239)  (916 239)  LC_7 Logic Functioning bit
 (43 15)  (917 239)  (917 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (21 0)  (949 224)  (949 224)  routing T_18_14.lft_op_3 <X> T_18_14.lc_trk_g0_3
 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 224)  (952 224)  routing T_18_14.lft_op_3 <X> T_18_14.lc_trk_g0_3
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 226)  (942 226)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g0_4
 (21 2)  (949 226)  (949 226)  routing T_18_14.lft_op_7 <X> T_18_14.lc_trk_g0_7
 (22 2)  (950 226)  (950 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (952 226)  (952 226)  routing T_18_14.lft_op_7 <X> T_18_14.lc_trk_g0_7
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (15 3)  (943 227)  (943 227)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 4)  (949 228)  (949 228)  routing T_18_14.wire_logic_cluster/lc_3/out <X> T_18_14.lc_trk_g1_3
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (963 228)  (963 228)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.input_2_2
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (43 4)  (971 228)  (971 228)  LC_2 Logic Functioning bit
 (46 4)  (974 228)  (974 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 229)  (960 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 229)  (961 229)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.input_2_2
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (14 6)  (942 230)  (942 230)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g1_4
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 230)  (958 230)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (39 6)  (967 230)  (967 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (50 6)  (978 230)  (978 230)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (943 231)  (943 231)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g1_4
 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (39 7)  (967 231)  (967 231)  LC_3 Logic Functioning bit
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 232)  (958 232)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (968 232)  (968 232)  LC_4 Logic Functioning bit
 (42 8)  (970 232)  (970 232)  LC_4 Logic Functioning bit
 (31 9)  (959 233)  (959 233)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (40 9)  (968 233)  (968 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (25 10)  (953 234)  (953 234)  routing T_18_14.wire_logic_cluster/lc_6/out <X> T_18_14.lc_trk_g2_6
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (42 10)  (970 234)  (970 234)  LC_5 Logic Functioning bit
 (50 10)  (978 234)  (978 234)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (979 234)  (979 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (942 235)  (942 235)  routing T_18_14.tnl_op_4 <X> T_18_14.lc_trk_g2_4
 (15 11)  (943 235)  (943 235)  routing T_18_14.tnl_op_4 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (25 12)  (953 236)  (953 236)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g3_2
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 236)  (956 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 236)  (961 236)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 236)  (962 236)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (954 237)  (954 237)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 237)  (960 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (962 237)  (962 237)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.input_2_6
 (35 13)  (963 237)  (963 237)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.input_2_6
 (40 13)  (968 237)  (968 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (43 13)  (971 237)  (971 237)  LC_6 Logic Functioning bit
 (14 15)  (942 239)  (942 239)  routing T_18_14.tnl_op_4 <X> T_18_14.lc_trk_g3_4
 (15 15)  (943 239)  (943 239)  routing T_18_14.tnl_op_4 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_20_14

 (25 2)  (1061 226)  (1061 226)  routing T_20_14.bnr_op_6 <X> T_20_14.lc_trk_g0_6
 (22 3)  (1058 227)  (1058 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1061 227)  (1061 227)  routing T_20_14.bnr_op_6 <X> T_20_14.lc_trk_g0_6
 (14 8)  (1050 232)  (1050 232)  routing T_20_14.sp4_v_b_24 <X> T_20_14.lc_trk_g2_0
 (27 8)  (1063 232)  (1063 232)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 232)  (1064 232)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 232)  (1070 232)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 232)  (1071 232)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.input_2_4
 (41 8)  (1077 232)  (1077 232)  LC_4 Logic Functioning bit
 (16 9)  (1052 233)  (1052 233)  routing T_20_14.sp4_v_b_24 <X> T_20_14.lc_trk_g2_0
 (17 9)  (1053 233)  (1053 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g2_0 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 233)  (1066 233)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 233)  (1068 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1071 233)  (1071 233)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.input_2_4
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp12_v_b_16 <X> T_20_14.lc_trk_g3_0
 (16 13)  (1052 237)  (1052 237)  routing T_20_14.sp12_v_b_16 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (1058 237)  (1058 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_23_14

 (3 12)  (1201 236)  (1201 236)  routing T_23_14.sp12_v_t_22 <X> T_23_14.sp12_h_r_1


LogicTile_26_14

 (19 14)  (1367 238)  (1367 238)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_29_14

 (13 0)  (1523 224)  (1523 224)  routing T_29_14.sp4_h_l_39 <X> T_29_14.sp4_v_b_2
 (12 1)  (1522 225)  (1522 225)  routing T_29_14.sp4_h_l_39 <X> T_29_14.sp4_v_b_2


LogicTile_16_13

 (5 4)  (821 212)  (821 212)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_r_3


LogicTile_17_13

 (5 0)  (879 208)  (879 208)  routing T_17_13.sp4_v_t_37 <X> T_17_13.sp4_h_r_0


LogicTile_18_13

 (27 0)  (955 208)  (955 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 208)  (958 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 208)  (961 208)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 208)  (963 208)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.input_2_0
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (52 0)  (980 208)  (980 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (955 209)  (955 209)  routing T_18_13.lc_trk_g1_1 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 209)  (960 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 209)  (961 209)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.input_2_0
 (37 1)  (965 209)  (965 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (41 1)  (969 209)  (969 209)  LC_0 Logic Functioning bit
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (945 212)  (945 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (0 5)  (928 213)  (928 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (18 5)  (946 213)  (946 213)  routing T_18_13.sp4_r_v_b_25 <X> T_18_13.lc_trk_g1_1
 (9 8)  (937 216)  (937 216)  routing T_18_13.sp4_v_t_42 <X> T_18_13.sp4_h_r_7
 (21 8)  (949 216)  (949 216)  routing T_18_13.rgt_op_3 <X> T_18_13.lc_trk_g2_3
 (22 8)  (950 216)  (950 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 216)  (952 216)  routing T_18_13.rgt_op_3 <X> T_18_13.lc_trk_g2_3
 (15 11)  (943 219)  (943 219)  routing T_18_13.sp4_v_t_33 <X> T_18_13.lc_trk_g2_4
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp4_v_t_33 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 12)  (949 220)  (949 220)  routing T_18_13.sp4_v_t_22 <X> T_18_13.lc_trk_g3_3
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 220)  (951 220)  routing T_18_13.sp4_v_t_22 <X> T_18_13.lc_trk_g3_3
 (21 13)  (949 221)  (949 221)  routing T_18_13.sp4_v_t_22 <X> T_18_13.lc_trk_g3_3
 (14 14)  (942 222)  (942 222)  routing T_18_13.rgt_op_4 <X> T_18_13.lc_trk_g3_4
 (15 15)  (943 223)  (943 223)  routing T_18_13.rgt_op_4 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_19_13

 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (999 210)  (999 210)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1000 210)  (1000 210)  routing T_19_13.wire_logic_cluster/lc_5/out <X> T_19_13.lc_trk_g0_5
 (21 2)  (1003 210)  (1003 210)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g0_7
 (22 2)  (1004 210)  (1004 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1005 210)  (1005 210)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g0_7
 (24 2)  (1006 210)  (1006 210)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g0_7
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 211)  (1004 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1005 211)  (1005 211)  routing T_19_13.sp4_h_r_6 <X> T_19_13.lc_trk_g0_6
 (24 3)  (1006 211)  (1006 211)  routing T_19_13.sp4_h_r_6 <X> T_19_13.lc_trk_g0_6
 (25 3)  (1007 211)  (1007 211)  routing T_19_13.sp4_h_r_6 <X> T_19_13.lc_trk_g0_6
 (26 6)  (1008 214)  (1008 214)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 214)  (1010 214)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 214)  (1013 214)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 214)  (1015 214)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (41 6)  (1023 214)  (1023 214)  LC_3 Logic Functioning bit
 (43 6)  (1025 214)  (1025 214)  LC_3 Logic Functioning bit
 (26 7)  (1008 215)  (1008 215)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (37 7)  (1019 215)  (1019 215)  LC_3 Logic Functioning bit
 (39 7)  (1021 215)  (1021 215)  LC_3 Logic Functioning bit
 (41 7)  (1023 215)  (1023 215)  LC_3 Logic Functioning bit
 (43 7)  (1025 215)  (1025 215)  LC_3 Logic Functioning bit
 (25 8)  (1007 216)  (1007 216)  routing T_19_13.rgt_op_2 <X> T_19_13.lc_trk_g2_2
 (26 8)  (1008 216)  (1008 216)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 216)  (1009 216)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 216)  (1010 216)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 216)  (1013 216)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 216)  (1015 216)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (14 9)  (996 217)  (996 217)  routing T_19_13.sp4_h_r_24 <X> T_19_13.lc_trk_g2_0
 (15 9)  (997 217)  (997 217)  routing T_19_13.sp4_h_r_24 <X> T_19_13.lc_trk_g2_0
 (16 9)  (998 217)  (998 217)  routing T_19_13.sp4_h_r_24 <X> T_19_13.lc_trk_g2_0
 (17 9)  (999 217)  (999 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1004 217)  (1004 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 217)  (1006 217)  routing T_19_13.rgt_op_2 <X> T_19_13.lc_trk_g2_2
 (26 9)  (1008 217)  (1008 217)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 217)  (1012 217)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 217)  (1013 217)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 217)  (1014 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1015 217)  (1015 217)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_4
 (34 9)  (1016 217)  (1016 217)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_4
 (35 9)  (1017 217)  (1017 217)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_4
 (37 9)  (1019 217)  (1019 217)  LC_4 Logic Functioning bit
 (38 9)  (1020 217)  (1020 217)  LC_4 Logic Functioning bit
 (43 9)  (1025 217)  (1025 217)  LC_4 Logic Functioning bit
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1005 218)  (1005 218)  routing T_19_13.sp4_v_b_47 <X> T_19_13.lc_trk_g2_7
 (24 10)  (1006 218)  (1006 218)  routing T_19_13.sp4_v_b_47 <X> T_19_13.lc_trk_g2_7
 (26 10)  (1008 218)  (1008 218)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 218)  (1009 218)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 218)  (1010 218)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 218)  (1012 218)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 218)  (1015 218)  routing T_19_13.lc_trk_g2_0 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 218)  (1017 218)  routing T_19_13.lc_trk_g0_5 <X> T_19_13.input_2_5
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (37 10)  (1019 218)  (1019 218)  LC_5 Logic Functioning bit
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (42 10)  (1024 218)  (1024 218)  LC_5 Logic Functioning bit
 (43 10)  (1025 218)  (1025 218)  LC_5 Logic Functioning bit
 (45 10)  (1027 218)  (1027 218)  LC_5 Logic Functioning bit
 (14 11)  (996 219)  (996 219)  routing T_19_13.sp4_h_l_17 <X> T_19_13.lc_trk_g2_4
 (15 11)  (997 219)  (997 219)  routing T_19_13.sp4_h_l_17 <X> T_19_13.lc_trk_g2_4
 (16 11)  (998 219)  (998 219)  routing T_19_13.sp4_h_l_17 <X> T_19_13.lc_trk_g2_4
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (1008 219)  (1008 219)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 219)  (1009 219)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 219)  (1010 219)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 219)  (1012 219)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 219)  (1014 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1018 219)  (1018 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (43 11)  (1025 219)  (1025 219)  LC_5 Logic Functioning bit
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1005 220)  (1005 220)  routing T_19_13.sp4_v_t_30 <X> T_19_13.lc_trk_g3_3
 (24 12)  (1006 220)  (1006 220)  routing T_19_13.sp4_v_t_30 <X> T_19_13.lc_trk_g3_3
 (22 13)  (1004 221)  (1004 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1007 221)  (1007 221)  routing T_19_13.sp4_r_v_b_42 <X> T_19_13.lc_trk_g3_2
 (21 14)  (1003 222)  (1003 222)  routing T_19_13.sp4_v_t_18 <X> T_19_13.lc_trk_g3_7
 (22 14)  (1004 222)  (1004 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1005 222)  (1005 222)  routing T_19_13.sp4_v_t_18 <X> T_19_13.lc_trk_g3_7
 (25 14)  (1007 222)  (1007 222)  routing T_19_13.sp4_h_r_38 <X> T_19_13.lc_trk_g3_6
 (22 15)  (1004 223)  (1004 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1005 223)  (1005 223)  routing T_19_13.sp4_h_r_38 <X> T_19_13.lc_trk_g3_6
 (24 15)  (1006 223)  (1006 223)  routing T_19_13.sp4_h_r_38 <X> T_19_13.lc_trk_g3_6


LogicTile_20_13

 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (16 3)  (1052 211)  (1052 211)  routing T_20_13.sp12_h_r_12 <X> T_20_13.lc_trk_g0_4
 (17 3)  (1053 211)  (1053 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (17 4)  (1053 212)  (1053 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1054 212)  (1054 212)  routing T_20_13.bnr_op_1 <X> T_20_13.lc_trk_g1_1
 (26 4)  (1062 212)  (1062 212)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 212)  (1064 212)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 212)  (1066 212)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 212)  (1069 212)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 212)  (1072 212)  LC_2 Logic Functioning bit
 (37 4)  (1073 212)  (1073 212)  LC_2 Logic Functioning bit
 (39 4)  (1075 212)  (1075 212)  LC_2 Logic Functioning bit
 (40 4)  (1076 212)  (1076 212)  LC_2 Logic Functioning bit
 (41 4)  (1077 212)  (1077 212)  LC_2 Logic Functioning bit
 (43 4)  (1079 212)  (1079 212)  LC_2 Logic Functioning bit
 (18 5)  (1054 213)  (1054 213)  routing T_20_13.bnr_op_1 <X> T_20_13.lc_trk_g1_1
 (27 5)  (1063 213)  (1063 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 213)  (1064 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 213)  (1066 213)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 213)  (1067 213)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 213)  (1068 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1070 213)  (1070 213)  routing T_20_13.lc_trk_g1_1 <X> T_20_13.input_2_2
 (36 5)  (1072 213)  (1072 213)  LC_2 Logic Functioning bit
 (39 5)  (1075 213)  (1075 213)  LC_2 Logic Functioning bit
 (40 5)  (1076 213)  (1076 213)  LC_2 Logic Functioning bit
 (42 5)  (1078 213)  (1078 213)  LC_2 Logic Functioning bit
 (14 6)  (1050 214)  (1050 214)  routing T_20_13.wire_logic_cluster/lc_4/out <X> T_20_13.lc_trk_g1_4
 (17 7)  (1053 215)  (1053 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 8)  (1058 216)  (1058 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1059 216)  (1059 216)  routing T_20_13.sp12_v_b_19 <X> T_20_13.lc_trk_g2_3
 (26 8)  (1062 216)  (1062 216)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 216)  (1063 216)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 216)  (1065 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 216)  (1066 216)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 216)  (1067 216)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 216)  (1069 216)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 216)  (1071 216)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.input_2_4
 (36 8)  (1072 216)  (1072 216)  LC_4 Logic Functioning bit
 (41 8)  (1077 216)  (1077 216)  LC_4 Logic Functioning bit
 (43 8)  (1079 216)  (1079 216)  LC_4 Logic Functioning bit
 (45 8)  (1081 216)  (1081 216)  LC_4 Logic Functioning bit
 (21 9)  (1057 217)  (1057 217)  routing T_20_13.sp12_v_b_19 <X> T_20_13.lc_trk_g2_3
 (26 9)  (1062 217)  (1062 217)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 217)  (1063 217)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 217)  (1064 217)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 217)  (1065 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 217)  (1068 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1072 217)  (1072 217)  LC_4 Logic Functioning bit
 (37 9)  (1073 217)  (1073 217)  LC_4 Logic Functioning bit
 (38 9)  (1074 217)  (1074 217)  LC_4 Logic Functioning bit
 (41 9)  (1077 217)  (1077 217)  LC_4 Logic Functioning bit
 (43 9)  (1079 217)  (1079 217)  LC_4 Logic Functioning bit
 (15 10)  (1051 218)  (1051 218)  routing T_20_13.sp4_h_l_24 <X> T_20_13.lc_trk_g2_5
 (16 10)  (1052 218)  (1052 218)  routing T_20_13.sp4_h_l_24 <X> T_20_13.lc_trk_g2_5
 (17 10)  (1053 218)  (1053 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 218)  (1054 218)  routing T_20_13.sp4_h_l_24 <X> T_20_13.lc_trk_g2_5
 (21 10)  (1057 218)  (1057 218)  routing T_20_13.rgt_op_7 <X> T_20_13.lc_trk_g2_7
 (22 10)  (1058 218)  (1058 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 218)  (1060 218)  routing T_20_13.rgt_op_7 <X> T_20_13.lc_trk_g2_7
 (27 10)  (1063 218)  (1063 218)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 218)  (1064 218)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 218)  (1065 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 218)  (1066 218)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 218)  (1068 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 218)  (1070 218)  routing T_20_13.lc_trk_g1_1 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 218)  (1071 218)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.input_2_5
 (41 10)  (1077 218)  (1077 218)  LC_5 Logic Functioning bit
 (46 10)  (1082 218)  (1082 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (1062 219)  (1062 219)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 219)  (1064 219)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 219)  (1065 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 219)  (1068 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1069 219)  (1069 219)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.input_2_5
 (35 11)  (1071 219)  (1071 219)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.input_2_5
 (16 14)  (1052 222)  (1052 222)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g3_5
 (17 14)  (1053 222)  (1053 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1054 222)  (1054 222)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g3_5
 (22 14)  (1058 222)  (1058 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 222)  (1059 222)  routing T_20_13.sp4_h_r_31 <X> T_20_13.lc_trk_g3_7
 (24 14)  (1060 222)  (1060 222)  routing T_20_13.sp4_h_r_31 <X> T_20_13.lc_trk_g3_7
 (18 15)  (1054 223)  (1054 223)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g3_5
 (21 15)  (1057 223)  (1057 223)  routing T_20_13.sp4_h_r_31 <X> T_20_13.lc_trk_g3_7


LogicTile_21_13

 (22 1)  (1112 209)  (1112 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1114 209)  (1114 209)  routing T_21_13.bot_op_2 <X> T_21_13.lc_trk_g0_2
 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (10 6)  (1100 214)  (1100 214)  routing T_21_13.sp4_v_b_11 <X> T_21_13.sp4_h_l_41
 (22 7)  (1112 215)  (1112 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1114 215)  (1114 215)  routing T_21_13.bot_op_6 <X> T_21_13.lc_trk_g1_6
 (31 12)  (1121 220)  (1121 220)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 220)  (1124 220)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 220)  (1126 220)  LC_6 Logic Functioning bit
 (37 12)  (1127 220)  (1127 220)  LC_6 Logic Functioning bit
 (38 12)  (1128 220)  (1128 220)  LC_6 Logic Functioning bit
 (39 12)  (1129 220)  (1129 220)  LC_6 Logic Functioning bit
 (45 12)  (1135 220)  (1135 220)  LC_6 Logic Functioning bit
 (51 12)  (1141 220)  (1141 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1142 220)  (1142 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (31 13)  (1121 221)  (1121 221)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 221)  (1126 221)  LC_6 Logic Functioning bit
 (37 13)  (1127 221)  (1127 221)  LC_6 Logic Functioning bit
 (38 13)  (1128 221)  (1128 221)  LC_6 Logic Functioning bit
 (39 13)  (1129 221)  (1129 221)  LC_6 Logic Functioning bit
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 222)  (1126 222)  LC_7 Logic Functioning bit
 (37 14)  (1127 222)  (1127 222)  LC_7 Logic Functioning bit
 (38 14)  (1128 222)  (1128 222)  LC_7 Logic Functioning bit
 (39 14)  (1129 222)  (1129 222)  LC_7 Logic Functioning bit
 (45 14)  (1135 222)  (1135 222)  LC_7 Logic Functioning bit
 (46 14)  (1136 222)  (1136 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (1142 222)  (1142 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1090 223)  (1090 223)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (31 15)  (1121 223)  (1121 223)  routing T_21_13.lc_trk_g0_2 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 223)  (1126 223)  LC_7 Logic Functioning bit
 (37 15)  (1127 223)  (1127 223)  LC_7 Logic Functioning bit
 (38 15)  (1128 223)  (1128 223)  LC_7 Logic Functioning bit
 (39 15)  (1129 223)  (1129 223)  LC_7 Logic Functioning bit
 (51 15)  (1141 223)  (1141 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (1143 223)  (1143 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_26_13

 (3 2)  (1351 210)  (1351 210)  routing T_26_13.sp12_v_t_23 <X> T_26_13.sp12_h_l_23


LogicTile_18_12

 (4 14)  (932 206)  (932 206)  routing T_18_12.sp4_h_r_3 <X> T_18_12.sp4_v_t_44
 (6 14)  (934 206)  (934 206)  routing T_18_12.sp4_h_r_3 <X> T_18_12.sp4_v_t_44
 (5 15)  (933 207)  (933 207)  routing T_18_12.sp4_h_r_3 <X> T_18_12.sp4_v_t_44


LogicTile_20_12

 (28 0)  (1064 192)  (1064 192)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 192)  (1067 192)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 192)  (1070 192)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 192)  (1072 192)  LC_0 Logic Functioning bit
 (38 0)  (1074 192)  (1074 192)  LC_0 Logic Functioning bit
 (36 1)  (1072 193)  (1072 193)  LC_0 Logic Functioning bit
 (38 1)  (1074 193)  (1074 193)  LC_0 Logic Functioning bit
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 194)  (1062 194)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 194)  (1064 194)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 194)  (1066 194)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 194)  (1067 194)  routing T_20_12.lc_trk_g0_4 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 194)  (1072 194)  LC_1 Logic Functioning bit
 (37 2)  (1073 194)  (1073 194)  LC_1 Logic Functioning bit
 (38 2)  (1074 194)  (1074 194)  LC_1 Logic Functioning bit
 (39 2)  (1075 194)  (1075 194)  LC_1 Logic Functioning bit
 (40 2)  (1076 194)  (1076 194)  LC_1 Logic Functioning bit
 (42 2)  (1078 194)  (1078 194)  LC_1 Logic Functioning bit
 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (8 3)  (1044 195)  (1044 195)  routing T_20_12.sp4_h_r_7 <X> T_20_12.sp4_v_t_36
 (9 3)  (1045 195)  (1045 195)  routing T_20_12.sp4_h_r_7 <X> T_20_12.sp4_v_t_36
 (10 3)  (1046 195)  (1046 195)  routing T_20_12.sp4_h_r_7 <X> T_20_12.sp4_v_t_36
 (14 3)  (1050 195)  (1050 195)  routing T_20_12.top_op_4 <X> T_20_12.lc_trk_g0_4
 (15 3)  (1051 195)  (1051 195)  routing T_20_12.top_op_4 <X> T_20_12.lc_trk_g0_4
 (17 3)  (1053 195)  (1053 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (1058 195)  (1058 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 195)  (1060 195)  routing T_20_12.bot_op_6 <X> T_20_12.lc_trk_g0_6
 (27 3)  (1063 195)  (1063 195)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 195)  (1064 195)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (1072 195)  (1072 195)  LC_1 Logic Functioning bit
 (37 3)  (1073 195)  (1073 195)  LC_1 Logic Functioning bit
 (38 3)  (1074 195)  (1074 195)  LC_1 Logic Functioning bit
 (39 3)  (1075 195)  (1075 195)  LC_1 Logic Functioning bit
 (40 3)  (1076 195)  (1076 195)  LC_1 Logic Functioning bit
 (41 3)  (1077 195)  (1077 195)  LC_1 Logic Functioning bit
 (42 3)  (1078 195)  (1078 195)  LC_1 Logic Functioning bit
 (43 3)  (1079 195)  (1079 195)  LC_1 Logic Functioning bit
 (26 4)  (1062 196)  (1062 196)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (31 4)  (1067 196)  (1067 196)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 196)  (1070 196)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 196)  (1072 196)  LC_2 Logic Functioning bit
 (37 4)  (1073 196)  (1073 196)  LC_2 Logic Functioning bit
 (38 4)  (1074 196)  (1074 196)  LC_2 Logic Functioning bit
 (39 4)  (1075 196)  (1075 196)  LC_2 Logic Functioning bit
 (40 4)  (1076 196)  (1076 196)  LC_2 Logic Functioning bit
 (41 4)  (1077 196)  (1077 196)  LC_2 Logic Functioning bit
 (50 4)  (1086 196)  (1086 196)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (1062 197)  (1062 197)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 197)  (1065 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 197)  (1072 197)  LC_2 Logic Functioning bit
 (37 5)  (1073 197)  (1073 197)  LC_2 Logic Functioning bit
 (38 5)  (1074 197)  (1074 197)  LC_2 Logic Functioning bit
 (39 5)  (1075 197)  (1075 197)  LC_2 Logic Functioning bit
 (40 5)  (1076 197)  (1076 197)  LC_2 Logic Functioning bit
 (41 5)  (1077 197)  (1077 197)  LC_2 Logic Functioning bit
 (4 6)  (1040 198)  (1040 198)  routing T_20_12.sp4_h_r_3 <X> T_20_12.sp4_v_t_38
 (14 6)  (1050 198)  (1050 198)  routing T_20_12.wire_logic_cluster/lc_4/out <X> T_20_12.lc_trk_g1_4
 (26 6)  (1062 198)  (1062 198)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (36 6)  (1072 198)  (1072 198)  LC_3 Logic Functioning bit
 (43 6)  (1079 198)  (1079 198)  LC_3 Logic Functioning bit
 (46 6)  (1082 198)  (1082 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (1041 199)  (1041 199)  routing T_20_12.sp4_h_r_3 <X> T_20_12.sp4_v_t_38
 (17 7)  (1053 199)  (1053 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (1063 199)  (1063 199)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 199)  (1065 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 199)  (1068 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1069 199)  (1069 199)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.input_2_3
 (37 7)  (1073 199)  (1073 199)  LC_3 Logic Functioning bit
 (42 7)  (1078 199)  (1078 199)  LC_3 Logic Functioning bit
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 200)  (1054 200)  routing T_20_12.wire_logic_cluster/lc_1/out <X> T_20_12.lc_trk_g2_1
 (28 8)  (1064 200)  (1064 200)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 200)  (1066 200)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 200)  (1067 200)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (30 9)  (1066 201)  (1066 201)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (41 9)  (1077 201)  (1077 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (15 10)  (1051 202)  (1051 202)  routing T_20_12.tnl_op_5 <X> T_20_12.lc_trk_g2_5
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (1057 202)  (1057 202)  routing T_20_12.wire_logic_cluster/lc_7/out <X> T_20_12.lc_trk_g2_7
 (22 10)  (1058 202)  (1058 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (1067 202)  (1067 202)  routing T_20_12.lc_trk_g0_4 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 202)  (1072 202)  LC_5 Logic Functioning bit
 (37 10)  (1073 202)  (1073 202)  LC_5 Logic Functioning bit
 (38 10)  (1074 202)  (1074 202)  LC_5 Logic Functioning bit
 (39 10)  (1075 202)  (1075 202)  LC_5 Logic Functioning bit
 (45 10)  (1081 202)  (1081 202)  LC_5 Logic Functioning bit
 (8 11)  (1044 203)  (1044 203)  routing T_20_12.sp4_h_r_7 <X> T_20_12.sp4_v_t_42
 (9 11)  (1045 203)  (1045 203)  routing T_20_12.sp4_h_r_7 <X> T_20_12.sp4_v_t_42
 (18 11)  (1054 203)  (1054 203)  routing T_20_12.tnl_op_5 <X> T_20_12.lc_trk_g2_5
 (36 11)  (1072 203)  (1072 203)  LC_5 Logic Functioning bit
 (37 11)  (1073 203)  (1073 203)  LC_5 Logic Functioning bit
 (38 11)  (1074 203)  (1074 203)  LC_5 Logic Functioning bit
 (39 11)  (1075 203)  (1075 203)  LC_5 Logic Functioning bit
 (28 12)  (1064 204)  (1064 204)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 204)  (1067 204)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 204)  (1070 204)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 204)  (1072 204)  LC_6 Logic Functioning bit
 (38 12)  (1074 204)  (1074 204)  LC_6 Logic Functioning bit
 (36 13)  (1072 205)  (1072 205)  LC_6 Logic Functioning bit
 (38 13)  (1074 205)  (1074 205)  LC_6 Logic Functioning bit
 (17 14)  (1053 206)  (1053 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 206)  (1054 206)  routing T_20_12.wire_logic_cluster/lc_5/out <X> T_20_12.lc_trk_g3_5
 (26 14)  (1062 206)  (1062 206)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (36 14)  (1072 206)  (1072 206)  LC_7 Logic Functioning bit
 (38 14)  (1074 206)  (1074 206)  LC_7 Logic Functioning bit
 (41 14)  (1077 206)  (1077 206)  LC_7 Logic Functioning bit
 (43 14)  (1079 206)  (1079 206)  LC_7 Logic Functioning bit
 (45 14)  (1081 206)  (1081 206)  LC_7 Logic Functioning bit
 (14 15)  (1050 207)  (1050 207)  routing T_20_12.sp4_r_v_b_44 <X> T_20_12.lc_trk_g3_4
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (28 15)  (1064 207)  (1064 207)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 207)  (1065 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (1073 207)  (1073 207)  LC_7 Logic Functioning bit
 (39 15)  (1075 207)  (1075 207)  LC_7 Logic Functioning bit
 (40 15)  (1076 207)  (1076 207)  LC_7 Logic Functioning bit
 (42 15)  (1078 207)  (1078 207)  LC_7 Logic Functioning bit


LogicTile_21_12

 (15 0)  (1105 192)  (1105 192)  routing T_21_12.lft_op_1 <X> T_21_12.lc_trk_g0_1
 (17 0)  (1107 192)  (1107 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 192)  (1108 192)  routing T_21_12.lft_op_1 <X> T_21_12.lc_trk_g0_1
 (25 0)  (1115 192)  (1115 192)  routing T_21_12.lft_op_2 <X> T_21_12.lc_trk_g0_2
 (27 0)  (1117 192)  (1117 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 192)  (1118 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 192)  (1120 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 192)  (1134 192)  LC_0 Logic Functioning bit
 (22 1)  (1112 193)  (1112 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1114 193)  (1114 193)  routing T_21_12.lft_op_2 <X> T_21_12.lc_trk_g0_2
 (30 1)  (1120 193)  (1120 193)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 193)  (1122 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1125 193)  (1125 193)  routing T_21_12.lc_trk_g0_2 <X> T_21_12.input_2_0
 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 194)  (1104 194)  routing T_21_12.lft_op_4 <X> T_21_12.lc_trk_g0_4
 (17 2)  (1107 194)  (1107 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1108 194)  (1108 194)  routing T_21_12.wire_logic_cluster/lc_5/out <X> T_21_12.lc_trk_g0_5
 (22 2)  (1112 194)  (1112 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 194)  (1114 194)  routing T_21_12.bot_op_7 <X> T_21_12.lc_trk_g0_7
 (25 2)  (1115 194)  (1115 194)  routing T_21_12.lft_op_6 <X> T_21_12.lc_trk_g0_6
 (27 2)  (1117 194)  (1117 194)  routing T_21_12.lc_trk_g1_1 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 194)  (1126 194)  LC_1 Logic Functioning bit
 (39 2)  (1129 194)  (1129 194)  LC_1 Logic Functioning bit
 (41 2)  (1131 194)  (1131 194)  LC_1 Logic Functioning bit
 (42 2)  (1132 194)  (1132 194)  LC_1 Logic Functioning bit
 (44 2)  (1134 194)  (1134 194)  LC_1 Logic Functioning bit
 (45 2)  (1135 194)  (1135 194)  LC_1 Logic Functioning bit
 (46 2)  (1136 194)  (1136 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (1142 194)  (1142 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (15 3)  (1105 195)  (1105 195)  routing T_21_12.lft_op_4 <X> T_21_12.lc_trk_g0_4
 (17 3)  (1107 195)  (1107 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1112 195)  (1112 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1114 195)  (1114 195)  routing T_21_12.lft_op_6 <X> T_21_12.lc_trk_g0_6
 (32 3)  (1122 195)  (1122 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1123 195)  (1123 195)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.input_2_1
 (36 3)  (1126 195)  (1126 195)  LC_1 Logic Functioning bit
 (39 3)  (1129 195)  (1129 195)  LC_1 Logic Functioning bit
 (41 3)  (1131 195)  (1131 195)  LC_1 Logic Functioning bit
 (42 3)  (1132 195)  (1132 195)  LC_1 Logic Functioning bit
 (14 4)  (1104 196)  (1104 196)  routing T_21_12.lft_op_0 <X> T_21_12.lc_trk_g1_0
 (15 4)  (1105 196)  (1105 196)  routing T_21_12.bot_op_1 <X> T_21_12.lc_trk_g1_1
 (17 4)  (1107 196)  (1107 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1111 196)  (1111 196)  routing T_21_12.wire_logic_cluster/lc_3/out <X> T_21_12.lc_trk_g1_3
 (22 4)  (1112 196)  (1112 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1117 196)  (1117 196)  routing T_21_12.lc_trk_g1_0 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 196)  (1126 196)  LC_2 Logic Functioning bit
 (39 4)  (1129 196)  (1129 196)  LC_2 Logic Functioning bit
 (41 4)  (1131 196)  (1131 196)  LC_2 Logic Functioning bit
 (42 4)  (1132 196)  (1132 196)  LC_2 Logic Functioning bit
 (44 4)  (1134 196)  (1134 196)  LC_2 Logic Functioning bit
 (15 5)  (1105 197)  (1105 197)  routing T_21_12.lft_op_0 <X> T_21_12.lc_trk_g1_0
 (17 5)  (1107 197)  (1107 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (1122 197)  (1122 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1123 197)  (1123 197)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.input_2_2
 (34 5)  (1124 197)  (1124 197)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.input_2_2
 (36 5)  (1126 197)  (1126 197)  LC_2 Logic Functioning bit
 (39 5)  (1129 197)  (1129 197)  LC_2 Logic Functioning bit
 (41 5)  (1131 197)  (1131 197)  LC_2 Logic Functioning bit
 (42 5)  (1132 197)  (1132 197)  LC_2 Logic Functioning bit
 (27 6)  (1117 198)  (1117 198)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 198)  (1119 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 198)  (1125 198)  routing T_21_12.lc_trk_g0_7 <X> T_21_12.input_2_3
 (36 6)  (1126 198)  (1126 198)  LC_3 Logic Functioning bit
 (39 6)  (1129 198)  (1129 198)  LC_3 Logic Functioning bit
 (41 6)  (1131 198)  (1131 198)  LC_3 Logic Functioning bit
 (42 6)  (1132 198)  (1132 198)  LC_3 Logic Functioning bit
 (44 6)  (1134 198)  (1134 198)  LC_3 Logic Functioning bit
 (45 6)  (1135 198)  (1135 198)  LC_3 Logic Functioning bit
 (22 7)  (1112 199)  (1112 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1114 199)  (1114 199)  routing T_21_12.top_op_6 <X> T_21_12.lc_trk_g1_6
 (25 7)  (1115 199)  (1115 199)  routing T_21_12.top_op_6 <X> T_21_12.lc_trk_g1_6
 (30 7)  (1120 199)  (1120 199)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 199)  (1122 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1125 199)  (1125 199)  routing T_21_12.lc_trk_g0_7 <X> T_21_12.input_2_3
 (36 7)  (1126 199)  (1126 199)  LC_3 Logic Functioning bit
 (39 7)  (1129 199)  (1129 199)  LC_3 Logic Functioning bit
 (41 7)  (1131 199)  (1131 199)  LC_3 Logic Functioning bit
 (42 7)  (1132 199)  (1132 199)  LC_3 Logic Functioning bit
 (46 7)  (1136 199)  (1136 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (1137 199)  (1137 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1138 199)  (1138 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1141 199)  (1141 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (1107 200)  (1107 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 200)  (1108 200)  routing T_21_12.wire_logic_cluster/lc_1/out <X> T_21_12.lc_trk_g2_1
 (27 8)  (1117 200)  (1117 200)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 200)  (1118 200)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 200)  (1119 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 200)  (1120 200)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 200)  (1122 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 200)  (1126 200)  LC_4 Logic Functioning bit
 (39 8)  (1129 200)  (1129 200)  LC_4 Logic Functioning bit
 (41 8)  (1131 200)  (1131 200)  LC_4 Logic Functioning bit
 (42 8)  (1132 200)  (1132 200)  LC_4 Logic Functioning bit
 (44 8)  (1134 200)  (1134 200)  LC_4 Logic Functioning bit
 (45 8)  (1135 200)  (1135 200)  LC_4 Logic Functioning bit
 (51 8)  (1141 200)  (1141 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1112 201)  (1112 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (32 9)  (1122 201)  (1122 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1123 201)  (1123 201)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.input_2_4
 (34 9)  (1124 201)  (1124 201)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.input_2_4
 (35 9)  (1125 201)  (1125 201)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.input_2_4
 (36 9)  (1126 201)  (1126 201)  LC_4 Logic Functioning bit
 (39 9)  (1129 201)  (1129 201)  LC_4 Logic Functioning bit
 (41 9)  (1131 201)  (1131 201)  LC_4 Logic Functioning bit
 (42 9)  (1132 201)  (1132 201)  LC_4 Logic Functioning bit
 (48 9)  (1138 201)  (1138 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (1111 202)  (1111 202)  routing T_21_12.wire_logic_cluster/lc_7/out <X> T_21_12.lc_trk_g2_7
 (22 10)  (1112 202)  (1112 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (1119 202)  (1119 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 202)  (1120 202)  routing T_21_12.lc_trk_g0_6 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 202)  (1122 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 202)  (1125 202)  routing T_21_12.lc_trk_g0_5 <X> T_21_12.input_2_5
 (36 10)  (1126 202)  (1126 202)  LC_5 Logic Functioning bit
 (39 10)  (1129 202)  (1129 202)  LC_5 Logic Functioning bit
 (41 10)  (1131 202)  (1131 202)  LC_5 Logic Functioning bit
 (42 10)  (1132 202)  (1132 202)  LC_5 Logic Functioning bit
 (44 10)  (1134 202)  (1134 202)  LC_5 Logic Functioning bit
 (45 10)  (1135 202)  (1135 202)  LC_5 Logic Functioning bit
 (47 10)  (1137 202)  (1137 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (1141 202)  (1141 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (30 11)  (1120 203)  (1120 203)  routing T_21_12.lc_trk_g0_6 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 203)  (1122 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1126 203)  (1126 203)  LC_5 Logic Functioning bit
 (39 11)  (1129 203)  (1129 203)  LC_5 Logic Functioning bit
 (41 11)  (1131 203)  (1131 203)  LC_5 Logic Functioning bit
 (42 11)  (1132 203)  (1132 203)  LC_5 Logic Functioning bit
 (44 11)  (1134 203)  (1134 203)  LC_5 Logic Functioning bit
 (16 12)  (1106 204)  (1106 204)  routing T_21_12.sp12_v_t_14 <X> T_21_12.lc_trk_g3_1
 (17 12)  (1107 204)  (1107 204)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (1111 204)  (1111 204)  routing T_21_12.sp4_h_r_35 <X> T_21_12.lc_trk_g3_3
 (22 12)  (1112 204)  (1112 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1113 204)  (1113 204)  routing T_21_12.sp4_h_r_35 <X> T_21_12.lc_trk_g3_3
 (24 12)  (1114 204)  (1114 204)  routing T_21_12.sp4_h_r_35 <X> T_21_12.lc_trk_g3_3
 (27 12)  (1117 204)  (1117 204)  routing T_21_12.lc_trk_g1_6 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 204)  (1119 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 204)  (1120 204)  routing T_21_12.lc_trk_g1_6 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 204)  (1122 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 204)  (1126 204)  LC_6 Logic Functioning bit
 (39 12)  (1129 204)  (1129 204)  LC_6 Logic Functioning bit
 (41 12)  (1131 204)  (1131 204)  LC_6 Logic Functioning bit
 (42 12)  (1132 204)  (1132 204)  LC_6 Logic Functioning bit
 (44 12)  (1134 204)  (1134 204)  LC_6 Logic Functioning bit
 (18 13)  (1108 205)  (1108 205)  routing T_21_12.sp12_v_t_14 <X> T_21_12.lc_trk_g3_1
 (30 13)  (1120 205)  (1120 205)  routing T_21_12.lc_trk_g1_6 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 205)  (1122 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1123 205)  (1123 205)  routing T_21_12.lc_trk_g2_2 <X> T_21_12.input_2_6
 (35 13)  (1125 205)  (1125 205)  routing T_21_12.lc_trk_g2_2 <X> T_21_12.input_2_6
 (36 13)  (1126 205)  (1126 205)  LC_6 Logic Functioning bit
 (39 13)  (1129 205)  (1129 205)  LC_6 Logic Functioning bit
 (41 13)  (1131 205)  (1131 205)  LC_6 Logic Functioning bit
 (42 13)  (1132 205)  (1132 205)  LC_6 Logic Functioning bit
 (0 14)  (1090 206)  (1090 206)  routing T_21_12.glb_netwk_6 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 206)  (1104 206)  routing T_21_12.wire_logic_cluster/lc_4/out <X> T_21_12.lc_trk_g3_4
 (25 14)  (1115 206)  (1115 206)  routing T_21_12.bnl_op_6 <X> T_21_12.lc_trk_g3_6
 (29 14)  (1119 206)  (1119 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 206)  (1120 206)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 206)  (1122 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 206)  (1125 206)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.input_2_7
 (36 14)  (1126 206)  (1126 206)  LC_7 Logic Functioning bit
 (39 14)  (1129 206)  (1129 206)  LC_7 Logic Functioning bit
 (41 14)  (1131 206)  (1131 206)  LC_7 Logic Functioning bit
 (42 14)  (1132 206)  (1132 206)  LC_7 Logic Functioning bit
 (45 14)  (1135 206)  (1135 206)  LC_7 Logic Functioning bit
 (51 14)  (1141 206)  (1141 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (1142 206)  (1142 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1090 207)  (1090 207)  routing T_21_12.glb_netwk_6 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (1107 207)  (1107 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1112 207)  (1112 207)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1115 207)  (1115 207)  routing T_21_12.bnl_op_6 <X> T_21_12.lc_trk_g3_6
 (29 15)  (1119 207)  (1119 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (1122 207)  (1122 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1123 207)  (1123 207)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.input_2_7
 (35 15)  (1125 207)  (1125 207)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.input_2_7
 (38 15)  (1128 207)  (1128 207)  LC_7 Logic Functioning bit
 (39 15)  (1129 207)  (1129 207)  LC_7 Logic Functioning bit
 (42 15)  (1132 207)  (1132 207)  LC_7 Logic Functioning bit
 (43 15)  (1133 207)  (1133 207)  LC_7 Logic Functioning bit
 (46 15)  (1136 207)  (1136 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_12

 (11 10)  (1155 202)  (1155 202)  routing T_22_12.sp4_h_l_38 <X> T_22_12.sp4_v_t_45


LogicTile_24_12

 (6 5)  (1258 197)  (1258 197)  routing T_24_12.sp4_h_l_38 <X> T_24_12.sp4_h_r_3


RAM_Tile_25_12

 (1 3)  (1307 195)  (1307 195)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_r_17
 (4 8)  (1310 200)  (1310 200)  routing T_25_12.sp4_h_l_43 <X> T_25_12.sp4_v_b_6
 (5 9)  (1311 201)  (1311 201)  routing T_25_12.sp4_h_l_43 <X> T_25_12.sp4_v_b_6


LogicTile_28_12

 (4 4)  (1460 196)  (1460 196)  routing T_28_12.sp4_h_l_38 <X> T_28_12.sp4_v_b_3
 (5 5)  (1461 197)  (1461 197)  routing T_28_12.sp4_h_l_38 <X> T_28_12.sp4_v_b_3
 (8 13)  (1464 205)  (1464 205)  routing T_28_12.sp4_h_l_41 <X> T_28_12.sp4_v_b_10
 (9 13)  (1465 205)  (1465 205)  routing T_28_12.sp4_h_l_41 <X> T_28_12.sp4_v_b_10
 (10 13)  (1466 205)  (1466 205)  routing T_28_12.sp4_h_l_41 <X> T_28_12.sp4_v_b_10


LogicTile_19_11

 (8 3)  (990 179)  (990 179)  routing T_19_11.sp4_h_r_1 <X> T_19_11.sp4_v_t_36
 (9 3)  (991 179)  (991 179)  routing T_19_11.sp4_h_r_1 <X> T_19_11.sp4_v_t_36


LogicTile_20_11

 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_3 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 179)  (1036 179)  routing T_20_11.glb_netwk_3 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (15 4)  (1051 180)  (1051 180)  routing T_20_11.top_op_1 <X> T_20_11.lc_trk_g1_1
 (17 4)  (1053 180)  (1053 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (1054 181)  (1054 181)  routing T_20_11.top_op_1 <X> T_20_11.lc_trk_g1_1
 (14 7)  (1050 183)  (1050 183)  routing T_20_11.top_op_4 <X> T_20_11.lc_trk_g1_4
 (15 7)  (1051 183)  (1051 183)  routing T_20_11.top_op_4 <X> T_20_11.lc_trk_g1_4
 (17 7)  (1053 183)  (1053 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 12)  (1063 188)  (1063 188)  routing T_20_11.lc_trk_g1_4 <X> T_20_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 188)  (1065 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 188)  (1066 188)  routing T_20_11.lc_trk_g1_4 <X> T_20_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 188)  (1067 188)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 188)  (1068 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 188)  (1069 188)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 188)  (1070 188)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 188)  (1076 188)  LC_6 Logic Functioning bit
 (41 12)  (1077 188)  (1077 188)  LC_6 Logic Functioning bit
 (42 12)  (1078 188)  (1078 188)  LC_6 Logic Functioning bit
 (43 12)  (1079 188)  (1079 188)  LC_6 Logic Functioning bit
 (45 12)  (1081 188)  (1081 188)  LC_6 Logic Functioning bit
 (47 12)  (1083 188)  (1083 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (27 13)  (1063 189)  (1063 189)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 189)  (1065 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 189)  (1067 189)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 189)  (1073 189)  LC_6 Logic Functioning bit
 (39 13)  (1075 189)  (1075 189)  LC_6 Logic Functioning bit
 (41 13)  (1077 189)  (1077 189)  LC_6 Logic Functioning bit
 (43 13)  (1079 189)  (1079 189)  LC_6 Logic Functioning bit
 (46 13)  (1082 189)  (1082 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (1061 190)  (1061 190)  routing T_20_11.wire_logic_cluster/lc_6/out <X> T_20_11.lc_trk_g3_6
 (0 15)  (1036 191)  (1036 191)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (22 15)  (1058 191)  (1058 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_21_11

 (27 2)  (1117 178)  (1117 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 178)  (1118 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 178)  (1119 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 178)  (1121 178)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 178)  (1122 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 178)  (1123 178)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 178)  (1126 178)  LC_1 Logic Functioning bit
 (38 2)  (1128 178)  (1128 178)  LC_1 Logic Functioning bit
 (36 3)  (1126 179)  (1126 179)  LC_1 Logic Functioning bit
 (38 3)  (1128 179)  (1128 179)  LC_1 Logic Functioning bit
 (11 4)  (1101 180)  (1101 180)  routing T_21_11.sp4_v_t_44 <X> T_21_11.sp4_v_b_5
 (13 4)  (1103 180)  (1103 180)  routing T_21_11.sp4_v_t_44 <X> T_21_11.sp4_v_b_5
 (27 6)  (1117 182)  (1117 182)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 182)  (1118 182)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 182)  (1119 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 182)  (1121 182)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 182)  (1122 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 182)  (1123 182)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 182)  (1126 182)  LC_3 Logic Functioning bit
 (38 6)  (1128 182)  (1128 182)  LC_3 Logic Functioning bit
 (53 6)  (1143 182)  (1143 182)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (36 7)  (1126 183)  (1126 183)  LC_3 Logic Functioning bit
 (38 7)  (1128 183)  (1128 183)  LC_3 Logic Functioning bit
 (14 11)  (1104 187)  (1104 187)  routing T_21_11.tnl_op_4 <X> T_21_11.lc_trk_g2_4
 (15 11)  (1105 187)  (1105 187)  routing T_21_11.tnl_op_4 <X> T_21_11.lc_trk_g2_4
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (15 12)  (1105 188)  (1105 188)  routing T_21_11.tnl_op_1 <X> T_21_11.lc_trk_g3_1
 (17 12)  (1107 188)  (1107 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (1108 189)  (1108 189)  routing T_21_11.tnl_op_1 <X> T_21_11.lc_trk_g3_1
 (27 14)  (1117 190)  (1117 190)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 190)  (1118 190)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 190)  (1119 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 190)  (1121 190)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 190)  (1122 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 190)  (1123 190)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 190)  (1126 190)  LC_7 Logic Functioning bit
 (38 14)  (1128 190)  (1128 190)  LC_7 Logic Functioning bit
 (36 15)  (1126 191)  (1126 191)  LC_7 Logic Functioning bit
 (38 15)  (1128 191)  (1128 191)  LC_7 Logic Functioning bit


LogicTile_22_11

 (0 2)  (1144 178)  (1144 178)  routing T_22_11.glb_netwk_3 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 179)  (1144 179)  routing T_22_11.glb_netwk_3 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (31 8)  (1175 184)  (1175 184)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 184)  (1176 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 184)  (1177 184)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 184)  (1178 184)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 184)  (1180 184)  LC_4 Logic Functioning bit
 (37 8)  (1181 184)  (1181 184)  LC_4 Logic Functioning bit
 (38 8)  (1182 184)  (1182 184)  LC_4 Logic Functioning bit
 (39 8)  (1183 184)  (1183 184)  LC_4 Logic Functioning bit
 (45 8)  (1189 184)  (1189 184)  LC_4 Logic Functioning bit
 (46 8)  (1190 184)  (1190 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (1166 185)  (1166 185)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1168 185)  (1168 185)  routing T_22_11.tnl_op_2 <X> T_22_11.lc_trk_g2_2
 (25 9)  (1169 185)  (1169 185)  routing T_22_11.tnl_op_2 <X> T_22_11.lc_trk_g2_2
 (31 9)  (1175 185)  (1175 185)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 185)  (1180 185)  LC_4 Logic Functioning bit
 (37 9)  (1181 185)  (1181 185)  LC_4 Logic Functioning bit
 (38 9)  (1182 185)  (1182 185)  LC_4 Logic Functioning bit
 (39 9)  (1183 185)  (1183 185)  LC_4 Logic Functioning bit
 (0 14)  (1144 190)  (1144 190)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 190)  (1145 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (32 14)  (1176 190)  (1176 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 190)  (1177 190)  routing T_22_11.lc_trk_g2_2 <X> T_22_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 190)  (1180 190)  LC_7 Logic Functioning bit
 (37 14)  (1181 190)  (1181 190)  LC_7 Logic Functioning bit
 (38 14)  (1182 190)  (1182 190)  LC_7 Logic Functioning bit
 (39 14)  (1183 190)  (1183 190)  LC_7 Logic Functioning bit
 (45 14)  (1189 190)  (1189 190)  LC_7 Logic Functioning bit
 (0 15)  (1144 191)  (1144 191)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (22 15)  (1166 191)  (1166 191)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1168 191)  (1168 191)  routing T_22_11.tnl_op_6 <X> T_22_11.lc_trk_g3_6
 (25 15)  (1169 191)  (1169 191)  routing T_22_11.tnl_op_6 <X> T_22_11.lc_trk_g3_6
 (31 15)  (1175 191)  (1175 191)  routing T_22_11.lc_trk_g2_2 <X> T_22_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 191)  (1180 191)  LC_7 Logic Functioning bit
 (37 15)  (1181 191)  (1181 191)  LC_7 Logic Functioning bit
 (38 15)  (1182 191)  (1182 191)  LC_7 Logic Functioning bit
 (39 15)  (1183 191)  (1183 191)  LC_7 Logic Functioning bit
 (48 15)  (1192 191)  (1192 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_23_11

 (6 10)  (1204 186)  (1204 186)  routing T_23_11.sp4_h_l_36 <X> T_23_11.sp4_v_t_43


LogicTile_24_11

 (6 1)  (1258 177)  (1258 177)  routing T_24_11.sp4_h_l_37 <X> T_24_11.sp4_h_r_0


LogicTile_26_11

 (2 8)  (1350 184)  (1350 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_11

 (19 6)  (1475 182)  (1475 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (4 8)  (1460 184)  (1460 184)  routing T_28_11.sp4_h_l_37 <X> T_28_11.sp4_v_b_6
 (6 8)  (1462 184)  (1462 184)  routing T_28_11.sp4_h_l_37 <X> T_28_11.sp4_v_b_6
 (5 9)  (1461 185)  (1461 185)  routing T_28_11.sp4_h_l_37 <X> T_28_11.sp4_v_b_6


LogicTile_29_11

 (4 12)  (1514 188)  (1514 188)  routing T_29_11.sp4_h_l_44 <X> T_29_11.sp4_v_b_9
 (5 13)  (1515 189)  (1515 189)  routing T_29_11.sp4_h_l_44 <X> T_29_11.sp4_v_b_9


LogicTile_18_10

 (3 6)  (931 166)  (931 166)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (3 7)  (931 167)  (931 167)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23


LogicTile_29_10

 (12 0)  (1522 160)  (1522 160)  routing T_29_10.sp4_v_t_39 <X> T_29_10.sp4_h_r_2


LogicTile_30_10

 (3 2)  (1567 162)  (1567 162)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23
 (3 3)  (1567 163)  (1567 163)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23


LogicTile_32_10

 (0 0)  (1672 160)  (1672 160)  Negative Clock bit

 (2 2)  (1674 162)  (1674 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1672 163)  (1672 163)  routing T_32_10.glb_netwk_1 <X> T_32_10.wire_logic_cluster/lc_7/clk
 (0 4)  (1672 164)  (1672 164)  routing T_32_10.lc_trk_g2_2 <X> T_32_10.wire_logic_cluster/lc_7/cen
 (1 4)  (1673 164)  (1673 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1673 165)  (1673 165)  routing T_32_10.lc_trk_g2_2 <X> T_32_10.wire_logic_cluster/lc_7/cen
 (25 8)  (1697 168)  (1697 168)  routing T_32_10.sp4_v_t_23 <X> T_32_10.lc_trk_g2_2
 (22 9)  (1694 169)  (1694 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1695 169)  (1695 169)  routing T_32_10.sp4_v_t_23 <X> T_32_10.lc_trk_g2_2
 (25 9)  (1697 169)  (1697 169)  routing T_32_10.sp4_v_t_23 <X> T_32_10.lc_trk_g2_2
 (36 10)  (1708 170)  (1708 170)  LC_5 Logic Functioning bit
 (38 10)  (1710 170)  (1710 170)  LC_5 Logic Functioning bit
 (41 10)  (1713 170)  (1713 170)  LC_5 Logic Functioning bit
 (43 10)  (1715 170)  (1715 170)  LC_5 Logic Functioning bit
 (45 10)  (1717 170)  (1717 170)  LC_5 Logic Functioning bit
 (26 11)  (1698 171)  (1698 171)  routing T_32_10.lc_trk_g3_2 <X> T_32_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (1699 171)  (1699 171)  routing T_32_10.lc_trk_g3_2 <X> T_32_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (1700 171)  (1700 171)  routing T_32_10.lc_trk_g3_2 <X> T_32_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1701 171)  (1701 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1709 171)  (1709 171)  LC_5 Logic Functioning bit
 (39 11)  (1711 171)  (1711 171)  LC_5 Logic Functioning bit
 (40 11)  (1712 171)  (1712 171)  LC_5 Logic Functioning bit
 (42 11)  (1714 171)  (1714 171)  LC_5 Logic Functioning bit
 (25 12)  (1697 172)  (1697 172)  routing T_32_10.bnl_op_2 <X> T_32_10.lc_trk_g3_2
 (22 13)  (1694 173)  (1694 173)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1697 173)  (1697 173)  routing T_32_10.bnl_op_2 <X> T_32_10.lc_trk_g3_2


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (7 4)  (1733 164)  (1733 164)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_lft_5 lc_trk_g0_5
 (8 4)  (1734 164)  (1734 164)  routing T_33_10.logic_op_lft_5 <X> T_33_10.lc_trk_g0_5
 (8 5)  (1734 165)  (1734 165)  routing T_33_10.logic_op_lft_5 <X> T_33_10.lc_trk_g0_5
 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (1731 170)  (1731 170)  routing T_33_10.logic_op_bnl_3 <X> T_33_10.lc_trk_g1_3
 (7 10)  (1733 170)  (1733 170)  Enable bit of Mux _local_links/g1_mux_3 => logic_op_bnl_3 lc_trk_g1_3
 (10 10)  (1736 170)  (1736 170)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_5 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (10 11)  (1736 171)  (1736 171)  routing T_33_10.lc_trk_g1_7 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (5 14)  (1731 174)  (1731 174)  routing T_33_10.span4_horz_39 <X> T_33_10.lc_trk_g1_7
 (6 14)  (1732 174)  (1732 174)  routing T_33_10.span4_horz_39 <X> T_33_10.lc_trk_g1_7
 (7 14)  (1733 174)  (1733 174)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 174)  (1734 174)  routing T_33_10.span4_horz_39 <X> T_33_10.lc_trk_g1_7
 (11 14)  (1737 174)  (1737 174)  routing T_33_10.lc_trk_g1_3 <X> T_33_10.wire_io_cluster/io_1/D_OUT_1
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit
 (10 15)  (1736 175)  (1736 175)  routing T_33_10.lc_trk_g1_3 <X> T_33_10.wire_io_cluster/io_1/D_OUT_1
 (11 15)  (1737 175)  (1737 175)  Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g1_3 wire_io_cluster/io_1/D_OUT_1
 (12 15)  (1738 175)  (1738 175)  routing T_33_10.glb_netwk_1 <X> T_33_10.wire_io_cluster/io_1/outclk
 (15 15)  (1741 175)  (1741 175)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_9

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (3 12)  (1093 156)  (1093 156)  routing T_21_9.sp12_v_t_22 <X> T_21_9.sp12_h_r_1
 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9

 (15 0)  (1417 144)  (1417 144)  routing T_27_9.bot_op_1 <X> T_27_9.lc_trk_g0_1
 (17 0)  (1419 144)  (1419 144)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (1428 144)  (1428 144)  routing T_27_9.lc_trk_g1_5 <X> T_27_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (1431 144)  (1431 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1433 144)  (1433 144)  routing T_27_9.lc_trk_g0_5 <X> T_27_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1434 144)  (1434 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1437 144)  (1437 144)  routing T_27_9.lc_trk_g3_7 <X> T_27_9.input_2_0
 (36 0)  (1438 144)  (1438 144)  LC_0 Logic Functioning bit
 (37 0)  (1439 144)  (1439 144)  LC_0 Logic Functioning bit
 (40 0)  (1442 144)  (1442 144)  LC_0 Logic Functioning bit
 (41 0)  (1443 144)  (1443 144)  LC_0 Logic Functioning bit
 (27 1)  (1429 145)  (1429 145)  routing T_27_9.lc_trk_g1_5 <X> T_27_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1431 145)  (1431 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1434 145)  (1434 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1435 145)  (1435 145)  routing T_27_9.lc_trk_g3_7 <X> T_27_9.input_2_0
 (34 1)  (1436 145)  (1436 145)  routing T_27_9.lc_trk_g3_7 <X> T_27_9.input_2_0
 (35 1)  (1437 145)  (1437 145)  routing T_27_9.lc_trk_g3_7 <X> T_27_9.input_2_0
 (15 2)  (1417 146)  (1417 146)  routing T_27_9.bot_op_5 <X> T_27_9.lc_trk_g0_5
 (17 2)  (1419 146)  (1419 146)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (16 6)  (1418 150)  (1418 150)  routing T_27_9.sp12_h_r_13 <X> T_27_9.lc_trk_g1_5
 (17 6)  (1419 150)  (1419 150)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 14)  (1424 158)  (1424 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1423 159)  (1423 159)  routing T_27_9.sp4_r_v_b_47 <X> T_27_9.lc_trk_g3_7


LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9

 (21 0)  (1639 144)  (1639 144)  routing T_31_9.wire_logic_cluster/lc_3/out <X> T_31_9.lc_trk_g0_3
 (22 0)  (1640 144)  (1640 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1645 144)  (1645 144)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (1646 144)  (1646 144)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1647 144)  (1647 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1650 144)  (1650 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1654 144)  (1654 144)  LC_0 Logic Functioning bit
 (38 0)  (1656 144)  (1656 144)  LC_0 Logic Functioning bit
 (30 1)  (1648 145)  (1648 145)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (1649 145)  (1649 145)  routing T_31_9.lc_trk_g0_3 <X> T_31_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (1654 145)  (1654 145)  LC_0 Logic Functioning bit
 (38 1)  (1656 145)  (1656 145)  LC_0 Logic Functioning bit
 (2 2)  (1620 146)  (1620 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (1645 146)  (1645 146)  routing T_31_9.lc_trk_g1_3 <X> T_31_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1647 146)  (1647 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1650 146)  (1650 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1651 146)  (1651 146)  routing T_31_9.lc_trk_g2_2 <X> T_31_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (1654 146)  (1654 146)  LC_1 Logic Functioning bit
 (39 2)  (1657 146)  (1657 146)  LC_1 Logic Functioning bit
 (40 2)  (1658 146)  (1658 146)  LC_1 Logic Functioning bit
 (41 2)  (1659 146)  (1659 146)  LC_1 Logic Functioning bit
 (45 2)  (1663 146)  (1663 146)  LC_1 Logic Functioning bit
 (0 3)  (1618 147)  (1618 147)  routing T_31_9.glb_netwk_1 <X> T_31_9.wire_logic_cluster/lc_7/clk
 (26 3)  (1644 147)  (1644 147)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (1645 147)  (1645 147)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (1646 147)  (1646 147)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (1647 147)  (1647 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1648 147)  (1648 147)  routing T_31_9.lc_trk_g1_3 <X> T_31_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (1649 147)  (1649 147)  routing T_31_9.lc_trk_g2_2 <X> T_31_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (1650 147)  (1650 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1651 147)  (1651 147)  routing T_31_9.lc_trk_g2_1 <X> T_31_9.input_2_1
 (38 3)  (1656 147)  (1656 147)  LC_1 Logic Functioning bit
 (39 3)  (1657 147)  (1657 147)  LC_1 Logic Functioning bit
 (40 3)  (1658 147)  (1658 147)  LC_1 Logic Functioning bit
 (41 3)  (1659 147)  (1659 147)  LC_1 Logic Functioning bit
 (21 4)  (1639 148)  (1639 148)  routing T_31_9.wire_logic_cluster/lc_3/out <X> T_31_9.lc_trk_g1_3
 (22 4)  (1640 148)  (1640 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1646 148)  (1646 148)  routing T_31_9.lc_trk_g2_1 <X> T_31_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1647 148)  (1647 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1650 148)  (1650 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1651 148)  (1651 148)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (1652 148)  (1652 148)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (1654 148)  (1654 148)  LC_2 Logic Functioning bit
 (37 4)  (1655 148)  (1655 148)  LC_2 Logic Functioning bit
 (38 4)  (1656 148)  (1656 148)  LC_2 Logic Functioning bit
 (39 4)  (1657 148)  (1657 148)  LC_2 Logic Functioning bit
 (43 4)  (1661 148)  (1661 148)  LC_2 Logic Functioning bit
 (45 4)  (1663 148)  (1663 148)  LC_2 Logic Functioning bit
 (26 5)  (1644 149)  (1644 149)  routing T_31_9.lc_trk_g2_2 <X> T_31_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (1646 149)  (1646 149)  routing T_31_9.lc_trk_g2_2 <X> T_31_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (1647 149)  (1647 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1649 149)  (1649 149)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (1650 149)  (1650 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1652 149)  (1652 149)  routing T_31_9.lc_trk_g1_3 <X> T_31_9.input_2_2
 (35 5)  (1653 149)  (1653 149)  routing T_31_9.lc_trk_g1_3 <X> T_31_9.input_2_2
 (38 5)  (1656 149)  (1656 149)  LC_2 Logic Functioning bit
 (39 5)  (1657 149)  (1657 149)  LC_2 Logic Functioning bit
 (43 5)  (1661 149)  (1661 149)  LC_2 Logic Functioning bit
 (27 6)  (1645 150)  (1645 150)  routing T_31_9.lc_trk_g1_3 <X> T_31_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (1647 150)  (1647 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1650 150)  (1650 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1651 150)  (1651 150)  routing T_31_9.lc_trk_g2_2 <X> T_31_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (1654 150)  (1654 150)  LC_3 Logic Functioning bit
 (37 6)  (1655 150)  (1655 150)  LC_3 Logic Functioning bit
 (41 6)  (1659 150)  (1659 150)  LC_3 Logic Functioning bit
 (42 6)  (1660 150)  (1660 150)  LC_3 Logic Functioning bit
 (45 6)  (1663 150)  (1663 150)  LC_3 Logic Functioning bit
 (26 7)  (1644 151)  (1644 151)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (1645 151)  (1645 151)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (1646 151)  (1646 151)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1647 151)  (1647 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1648 151)  (1648 151)  routing T_31_9.lc_trk_g1_3 <X> T_31_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (1649 151)  (1649 151)  routing T_31_9.lc_trk_g2_2 <X> T_31_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (1650 151)  (1650 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1651 151)  (1651 151)  routing T_31_9.lc_trk_g2_1 <X> T_31_9.input_2_3
 (37 7)  (1655 151)  (1655 151)  LC_3 Logic Functioning bit
 (38 7)  (1656 151)  (1656 151)  LC_3 Logic Functioning bit
 (41 7)  (1659 151)  (1659 151)  LC_3 Logic Functioning bit
 (42 7)  (1660 151)  (1660 151)  LC_3 Logic Functioning bit
 (7 8)  (1625 152)  (1625 152)  Column buffer control bit: LH_colbuf_cntl_1

 (17 8)  (1635 152)  (1635 152)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1636 152)  (1636 152)  routing T_31_9.wire_logic_cluster/lc_1/out <X> T_31_9.lc_trk_g2_1
 (25 8)  (1643 152)  (1643 152)  routing T_31_9.bnl_op_2 <X> T_31_9.lc_trk_g2_2
 (36 8)  (1654 152)  (1654 152)  LC_4 Logic Functioning bit
 (43 8)  (1661 152)  (1661 152)  LC_4 Logic Functioning bit
 (22 9)  (1640 153)  (1640 153)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1643 153)  (1643 153)  routing T_31_9.bnl_op_2 <X> T_31_9.lc_trk_g2_2
 (27 9)  (1645 153)  (1645 153)  routing T_31_9.lc_trk_g3_1 <X> T_31_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (1646 153)  (1646 153)  routing T_31_9.lc_trk_g3_1 <X> T_31_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1647 153)  (1647 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1650 153)  (1650 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1651 153)  (1651 153)  routing T_31_9.lc_trk_g2_2 <X> T_31_9.input_2_4
 (35 9)  (1653 153)  (1653 153)  routing T_31_9.lc_trk_g2_2 <X> T_31_9.input_2_4
 (37 9)  (1655 153)  (1655 153)  LC_4 Logic Functioning bit
 (42 9)  (1660 153)  (1660 153)  LC_4 Logic Functioning bit
 (17 12)  (1635 156)  (1635 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1636 156)  (1636 156)  routing T_31_9.wire_logic_cluster/lc_1/out <X> T_31_9.lc_trk_g3_1
 (25 12)  (1643 156)  (1643 156)  routing T_31_9.wire_logic_cluster/lc_2/out <X> T_31_9.lc_trk_g3_2
 (22 13)  (1640 157)  (1640 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 14)  (1645 158)  (1645 158)  routing T_31_9.lc_trk_g3_1 <X> T_31_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (1646 158)  (1646 158)  routing T_31_9.lc_trk_g3_1 <X> T_31_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1647 158)  (1647 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1650 158)  (1650 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1651 158)  (1651 158)  routing T_31_9.lc_trk_g2_2 <X> T_31_9.wire_logic_cluster/lc_7/in_3
 (37 14)  (1655 158)  (1655 158)  LC_7 Logic Functioning bit
 (38 14)  (1656 158)  (1656 158)  LC_7 Logic Functioning bit
 (39 14)  (1657 158)  (1657 158)  LC_7 Logic Functioning bit
 (40 14)  (1658 158)  (1658 158)  LC_7 Logic Functioning bit
 (41 14)  (1659 158)  (1659 158)  LC_7 Logic Functioning bit
 (42 14)  (1660 158)  (1660 158)  LC_7 Logic Functioning bit
 (43 14)  (1661 158)  (1661 158)  LC_7 Logic Functioning bit
 (26 15)  (1644 159)  (1644 159)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (1645 159)  (1645 159)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (1646 159)  (1646 159)  routing T_31_9.lc_trk_g3_2 <X> T_31_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1647 159)  (1647 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1649 159)  (1649 159)  routing T_31_9.lc_trk_g2_2 <X> T_31_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (1650 159)  (1650 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1653 159)  (1653 159)  routing T_31_9.lc_trk_g0_3 <X> T_31_9.input_2_7
 (36 15)  (1654 159)  (1654 159)  LC_7 Logic Functioning bit
 (37 15)  (1655 159)  (1655 159)  LC_7 Logic Functioning bit
 (38 15)  (1656 159)  (1656 159)  LC_7 Logic Functioning bit
 (39 15)  (1657 159)  (1657 159)  LC_7 Logic Functioning bit
 (40 15)  (1658 159)  (1658 159)  LC_7 Logic Functioning bit
 (41 15)  (1659 159)  (1659 159)  LC_7 Logic Functioning bit
 (42 15)  (1660 159)  (1660 159)  LC_7 Logic Functioning bit
 (43 15)  (1661 159)  (1661 159)  LC_7 Logic Functioning bit
 (53 15)  (1671 159)  (1671 159)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_32_9

 (21 0)  (1693 144)  (1693 144)  routing T_32_9.wire_logic_cluster/lc_3/out <X> T_32_9.lc_trk_g0_3
 (22 0)  (1694 144)  (1694 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1697 144)  (1697 144)  routing T_32_9.lft_op_2 <X> T_32_9.lc_trk_g0_2
 (22 1)  (1694 145)  (1694 145)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1696 145)  (1696 145)  routing T_32_9.lft_op_2 <X> T_32_9.lc_trk_g0_2
 (2 2)  (1674 146)  (1674 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1672 147)  (1672 147)  routing T_32_9.glb_netwk_1 <X> T_32_9.wire_logic_cluster/lc_7/clk
 (21 4)  (1693 148)  (1693 148)  routing T_32_9.lft_op_3 <X> T_32_9.lc_trk_g1_3
 (22 4)  (1694 148)  (1694 148)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1696 148)  (1696 148)  routing T_32_9.lft_op_3 <X> T_32_9.lc_trk_g1_3
 (14 6)  (1686 150)  (1686 150)  routing T_32_9.lft_op_4 <X> T_32_9.lc_trk_g1_4
 (29 6)  (1701 150)  (1701 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1704 150)  (1704 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1706 150)  (1706 150)  routing T_32_9.lc_trk_g1_3 <X> T_32_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (1707 150)  (1707 150)  routing T_32_9.lc_trk_g1_4 <X> T_32_9.input_2_3
 (36 6)  (1708 150)  (1708 150)  LC_3 Logic Functioning bit
 (37 6)  (1709 150)  (1709 150)  LC_3 Logic Functioning bit
 (38 6)  (1710 150)  (1710 150)  LC_3 Logic Functioning bit
 (41 6)  (1713 150)  (1713 150)  LC_3 Logic Functioning bit
 (43 6)  (1715 150)  (1715 150)  LC_3 Logic Functioning bit
 (45 6)  (1717 150)  (1717 150)  LC_3 Logic Functioning bit
 (15 7)  (1687 151)  (1687 151)  routing T_32_9.lft_op_4 <X> T_32_9.lc_trk_g1_4
 (17 7)  (1689 151)  (1689 151)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (1698 151)  (1698 151)  routing T_32_9.lc_trk_g0_3 <X> T_32_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1701 151)  (1701 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1702 151)  (1702 151)  routing T_32_9.lc_trk_g0_2 <X> T_32_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (1703 151)  (1703 151)  routing T_32_9.lc_trk_g1_3 <X> T_32_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (1704 151)  (1704 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1706 151)  (1706 151)  routing T_32_9.lc_trk_g1_4 <X> T_32_9.input_2_3
 (37 7)  (1709 151)  (1709 151)  LC_3 Logic Functioning bit
 (38 7)  (1710 151)  (1710 151)  LC_3 Logic Functioning bit
 (41 7)  (1713 151)  (1713 151)  LC_3 Logic Functioning bit
 (43 7)  (1715 151)  (1715 151)  LC_3 Logic Functioning bit
 (7 8)  (1679 152)  (1679 152)  Column buffer control bit: LH_colbuf_cntl_1



IO_Tile_33_9

 (9 0)  (1735 144)  (1735 144)  Column buffer control bit: IORIGHT_half_column_clock_enable_1



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (7 10)  (823 138)  (823 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8

 (10 0)  (1100 128)  (1100 128)  routing T_21_8.sp4_v_t_45 <X> T_21_8.sp4_h_r_1


LogicTile_22_8

 (5 4)  (1149 132)  (1149 132)  routing T_22_8.sp4_v_t_38 <X> T_22_8.sp4_h_r_3


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (4 13)  (1310 141)  (1310 141)  routing T_25_8.sp4_h_l_36 <X> T_25_8.sp4_h_r_9
 (6 13)  (1312 141)  (1312 141)  routing T_25_8.sp4_h_l_36 <X> T_25_8.sp4_h_r_9
 (13 13)  (1319 141)  (1319 141)  routing T_25_8.sp4_v_t_43 <X> T_25_8.sp4_h_r_11


LogicTile_26_8

 (6 5)  (1354 133)  (1354 133)  routing T_26_8.sp4_h_l_38 <X> T_26_8.sp4_h_r_3


LogicTile_27_8

 (0 0)  (1402 128)  (1402 128)  Negative Clock bit

 (21 0)  (1423 128)  (1423 128)  routing T_27_8.sp4_h_r_19 <X> T_27_8.lc_trk_g0_3
 (22 0)  (1424 128)  (1424 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1425 128)  (1425 128)  routing T_27_8.sp4_h_r_19 <X> T_27_8.lc_trk_g0_3
 (24 0)  (1426 128)  (1426 128)  routing T_27_8.sp4_h_r_19 <X> T_27_8.lc_trk_g0_3
 (27 0)  (1429 128)  (1429 128)  routing T_27_8.lc_trk_g1_0 <X> T_27_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1431 128)  (1431 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1434 128)  (1434 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1437 128)  (1437 128)  routing T_27_8.lc_trk_g0_6 <X> T_27_8.input_2_0
 (36 0)  (1438 128)  (1438 128)  LC_0 Logic Functioning bit
 (37 0)  (1439 128)  (1439 128)  LC_0 Logic Functioning bit
 (38 0)  (1440 128)  (1440 128)  LC_0 Logic Functioning bit
 (39 0)  (1441 128)  (1441 128)  LC_0 Logic Functioning bit
 (44 0)  (1446 128)  (1446 128)  LC_0 Logic Functioning bit
 (45 0)  (1447 128)  (1447 128)  LC_0 Logic Functioning bit
 (53 0)  (1455 128)  (1455 128)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (1423 129)  (1423 129)  routing T_27_8.sp4_h_r_19 <X> T_27_8.lc_trk_g0_3
 (31 1)  (1433 129)  (1433 129)  routing T_27_8.lc_trk_g0_3 <X> T_27_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (1434 129)  (1434 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1437 129)  (1437 129)  routing T_27_8.lc_trk_g0_6 <X> T_27_8.input_2_0
 (40 1)  (1442 129)  (1442 129)  LC_0 Logic Functioning bit
 (41 1)  (1443 129)  (1443 129)  LC_0 Logic Functioning bit
 (42 1)  (1444 129)  (1444 129)  LC_0 Logic Functioning bit
 (43 1)  (1445 129)  (1445 129)  LC_0 Logic Functioning bit
 (2 2)  (1404 130)  (1404 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (1427 130)  (1427 130)  routing T_27_8.sp4_h_l_11 <X> T_27_8.lc_trk_g0_6
 (27 2)  (1429 130)  (1429 130)  routing T_27_8.lc_trk_g3_1 <X> T_27_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (1430 130)  (1430 130)  routing T_27_8.lc_trk_g3_1 <X> T_27_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (1431 130)  (1431 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1434 130)  (1434 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1438 130)  (1438 130)  LC_1 Logic Functioning bit
 (37 2)  (1439 130)  (1439 130)  LC_1 Logic Functioning bit
 (38 2)  (1440 130)  (1440 130)  LC_1 Logic Functioning bit
 (39 2)  (1441 130)  (1441 130)  LC_1 Logic Functioning bit
 (44 2)  (1446 130)  (1446 130)  LC_1 Logic Functioning bit
 (45 2)  (1447 130)  (1447 130)  LC_1 Logic Functioning bit
 (0 3)  (1402 131)  (1402 131)  routing T_27_8.glb_netwk_1 <X> T_27_8.wire_logic_cluster/lc_7/clk
 (16 3)  (1418 131)  (1418 131)  routing T_27_8.sp12_h_r_12 <X> T_27_8.lc_trk_g0_4
 (17 3)  (1419 131)  (1419 131)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (1424 131)  (1424 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1425 131)  (1425 131)  routing T_27_8.sp4_h_l_11 <X> T_27_8.lc_trk_g0_6
 (24 3)  (1426 131)  (1426 131)  routing T_27_8.sp4_h_l_11 <X> T_27_8.lc_trk_g0_6
 (25 3)  (1427 131)  (1427 131)  routing T_27_8.sp4_h_l_11 <X> T_27_8.lc_trk_g0_6
 (40 3)  (1442 131)  (1442 131)  LC_1 Logic Functioning bit
 (41 3)  (1443 131)  (1443 131)  LC_1 Logic Functioning bit
 (42 3)  (1444 131)  (1444 131)  LC_1 Logic Functioning bit
 (43 3)  (1445 131)  (1445 131)  LC_1 Logic Functioning bit
 (14 4)  (1416 132)  (1416 132)  routing T_27_8.wire_logic_cluster/lc_0/out <X> T_27_8.lc_trk_g1_0
 (21 4)  (1423 132)  (1423 132)  routing T_27_8.wire_logic_cluster/lc_3/out <X> T_27_8.lc_trk_g1_3
 (22 4)  (1424 132)  (1424 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1427 132)  (1427 132)  routing T_27_8.wire_logic_cluster/lc_2/out <X> T_27_8.lc_trk_g1_2
 (27 4)  (1429 132)  (1429 132)  routing T_27_8.lc_trk_g1_2 <X> T_27_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 132)  (1431 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1434 132)  (1434 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1438 132)  (1438 132)  LC_2 Logic Functioning bit
 (37 4)  (1439 132)  (1439 132)  LC_2 Logic Functioning bit
 (38 4)  (1440 132)  (1440 132)  LC_2 Logic Functioning bit
 (39 4)  (1441 132)  (1441 132)  LC_2 Logic Functioning bit
 (44 4)  (1446 132)  (1446 132)  LC_2 Logic Functioning bit
 (45 4)  (1447 132)  (1447 132)  LC_2 Logic Functioning bit
 (17 5)  (1419 133)  (1419 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1424 133)  (1424 133)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1432 133)  (1432 133)  routing T_27_8.lc_trk_g1_2 <X> T_27_8.wire_logic_cluster/lc_2/in_1
 (40 5)  (1442 133)  (1442 133)  LC_2 Logic Functioning bit
 (41 5)  (1443 133)  (1443 133)  LC_2 Logic Functioning bit
 (42 5)  (1444 133)  (1444 133)  LC_2 Logic Functioning bit
 (43 5)  (1445 133)  (1445 133)  LC_2 Logic Functioning bit
 (17 6)  (1419 134)  (1419 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1420 134)  (1420 134)  routing T_27_8.wire_logic_cluster/lc_5/out <X> T_27_8.lc_trk_g1_5
 (21 6)  (1423 134)  (1423 134)  routing T_27_8.wire_logic_cluster/lc_7/out <X> T_27_8.lc_trk_g1_7
 (22 6)  (1424 134)  (1424 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1427 134)  (1427 134)  routing T_27_8.wire_logic_cluster/lc_6/out <X> T_27_8.lc_trk_g1_6
 (27 6)  (1429 134)  (1429 134)  routing T_27_8.lc_trk_g1_3 <X> T_27_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (1431 134)  (1431 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1434 134)  (1434 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1438 134)  (1438 134)  LC_3 Logic Functioning bit
 (37 6)  (1439 134)  (1439 134)  LC_3 Logic Functioning bit
 (38 6)  (1440 134)  (1440 134)  LC_3 Logic Functioning bit
 (39 6)  (1441 134)  (1441 134)  LC_3 Logic Functioning bit
 (44 6)  (1446 134)  (1446 134)  LC_3 Logic Functioning bit
 (45 6)  (1447 134)  (1447 134)  LC_3 Logic Functioning bit
 (22 7)  (1424 135)  (1424 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1432 135)  (1432 135)  routing T_27_8.lc_trk_g1_3 <X> T_27_8.wire_logic_cluster/lc_3/in_1
 (40 7)  (1442 135)  (1442 135)  LC_3 Logic Functioning bit
 (41 7)  (1443 135)  (1443 135)  LC_3 Logic Functioning bit
 (42 7)  (1444 135)  (1444 135)  LC_3 Logic Functioning bit
 (43 7)  (1445 135)  (1445 135)  LC_3 Logic Functioning bit
 (7 8)  (1409 136)  (1409 136)  Column buffer control bit: LH_colbuf_cntl_1

 (27 8)  (1429 136)  (1429 136)  routing T_27_8.lc_trk_g3_4 <X> T_27_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (1430 136)  (1430 136)  routing T_27_8.lc_trk_g3_4 <X> T_27_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 136)  (1431 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1432 136)  (1432 136)  routing T_27_8.lc_trk_g3_4 <X> T_27_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (1434 136)  (1434 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1438 136)  (1438 136)  LC_4 Logic Functioning bit
 (37 8)  (1439 136)  (1439 136)  LC_4 Logic Functioning bit
 (38 8)  (1440 136)  (1440 136)  LC_4 Logic Functioning bit
 (39 8)  (1441 136)  (1441 136)  LC_4 Logic Functioning bit
 (44 8)  (1446 136)  (1446 136)  LC_4 Logic Functioning bit
 (45 8)  (1447 136)  (1447 136)  LC_4 Logic Functioning bit
 (40 9)  (1442 137)  (1442 137)  LC_4 Logic Functioning bit
 (41 9)  (1443 137)  (1443 137)  LC_4 Logic Functioning bit
 (42 9)  (1444 137)  (1444 137)  LC_4 Logic Functioning bit
 (43 9)  (1445 137)  (1445 137)  LC_4 Logic Functioning bit
 (27 10)  (1429 138)  (1429 138)  routing T_27_8.lc_trk_g1_5 <X> T_27_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (1431 138)  (1431 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1432 138)  (1432 138)  routing T_27_8.lc_trk_g1_5 <X> T_27_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (1434 138)  (1434 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1438 138)  (1438 138)  LC_5 Logic Functioning bit
 (37 10)  (1439 138)  (1439 138)  LC_5 Logic Functioning bit
 (38 10)  (1440 138)  (1440 138)  LC_5 Logic Functioning bit
 (39 10)  (1441 138)  (1441 138)  LC_5 Logic Functioning bit
 (44 10)  (1446 138)  (1446 138)  LC_5 Logic Functioning bit
 (45 10)  (1447 138)  (1447 138)  LC_5 Logic Functioning bit
 (40 11)  (1442 139)  (1442 139)  LC_5 Logic Functioning bit
 (41 11)  (1443 139)  (1443 139)  LC_5 Logic Functioning bit
 (42 11)  (1444 139)  (1444 139)  LC_5 Logic Functioning bit
 (43 11)  (1445 139)  (1445 139)  LC_5 Logic Functioning bit
 (17 12)  (1419 140)  (1419 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1420 140)  (1420 140)  routing T_27_8.wire_logic_cluster/lc_1/out <X> T_27_8.lc_trk_g3_1
 (27 12)  (1429 140)  (1429 140)  routing T_27_8.lc_trk_g1_6 <X> T_27_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (1431 140)  (1431 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1432 140)  (1432 140)  routing T_27_8.lc_trk_g1_6 <X> T_27_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (1434 140)  (1434 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1438 140)  (1438 140)  LC_6 Logic Functioning bit
 (37 12)  (1439 140)  (1439 140)  LC_6 Logic Functioning bit
 (38 12)  (1440 140)  (1440 140)  LC_6 Logic Functioning bit
 (39 12)  (1441 140)  (1441 140)  LC_6 Logic Functioning bit
 (44 12)  (1446 140)  (1446 140)  LC_6 Logic Functioning bit
 (45 12)  (1447 140)  (1447 140)  LC_6 Logic Functioning bit
 (30 13)  (1432 141)  (1432 141)  routing T_27_8.lc_trk_g1_6 <X> T_27_8.wire_logic_cluster/lc_6/in_1
 (40 13)  (1442 141)  (1442 141)  LC_6 Logic Functioning bit
 (41 13)  (1443 141)  (1443 141)  LC_6 Logic Functioning bit
 (42 13)  (1444 141)  (1444 141)  LC_6 Logic Functioning bit
 (43 13)  (1445 141)  (1445 141)  LC_6 Logic Functioning bit
 (1 14)  (1403 142)  (1403 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1416 142)  (1416 142)  routing T_27_8.wire_logic_cluster/lc_4/out <X> T_27_8.lc_trk_g3_4
 (27 14)  (1429 142)  (1429 142)  routing T_27_8.lc_trk_g1_7 <X> T_27_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (1431 142)  (1431 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1432 142)  (1432 142)  routing T_27_8.lc_trk_g1_7 <X> T_27_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (1434 142)  (1434 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1439 142)  (1439 142)  LC_7 Logic Functioning bit
 (39 14)  (1441 142)  (1441 142)  LC_7 Logic Functioning bit
 (41 14)  (1443 142)  (1443 142)  LC_7 Logic Functioning bit
 (43 14)  (1445 142)  (1445 142)  LC_7 Logic Functioning bit
 (45 14)  (1447 142)  (1447 142)  LC_7 Logic Functioning bit
 (1 15)  (1403 143)  (1403 143)  routing T_27_8.lc_trk_g0_4 <X> T_27_8.wire_logic_cluster/lc_7/s_r
 (17 15)  (1419 143)  (1419 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1432 143)  (1432 143)  routing T_27_8.lc_trk_g1_7 <X> T_27_8.wire_logic_cluster/lc_7/in_1
 (37 15)  (1439 143)  (1439 143)  LC_7 Logic Functioning bit
 (39 15)  (1441 143)  (1441 143)  LC_7 Logic Functioning bit
 (41 15)  (1443 143)  (1443 143)  LC_7 Logic Functioning bit
 (43 15)  (1445 143)  (1445 143)  LC_7 Logic Functioning bit


LogicTile_28_8

 (0 0)  (1456 128)  (1456 128)  Negative Clock bit

 (22 0)  (1478 128)  (1478 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1479 128)  (1479 128)  routing T_28_8.sp4_h_r_3 <X> T_28_8.lc_trk_g0_3
 (24 0)  (1480 128)  (1480 128)  routing T_28_8.sp4_h_r_3 <X> T_28_8.lc_trk_g0_3
 (28 0)  (1484 128)  (1484 128)  routing T_28_8.lc_trk_g2_3 <X> T_28_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 128)  (1485 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 128)  (1488 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1490 128)  (1490 128)  routing T_28_8.lc_trk_g1_2 <X> T_28_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (1491 128)  (1491 128)  routing T_28_8.lc_trk_g0_6 <X> T_28_8.input_2_0
 (36 0)  (1492 128)  (1492 128)  LC_0 Logic Functioning bit
 (40 0)  (1496 128)  (1496 128)  LC_0 Logic Functioning bit
 (15 1)  (1471 129)  (1471 129)  routing T_28_8.bot_op_0 <X> T_28_8.lc_trk_g0_0
 (17 1)  (1473 129)  (1473 129)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (1477 129)  (1477 129)  routing T_28_8.sp4_h_r_3 <X> T_28_8.lc_trk_g0_3
 (26 1)  (1482 129)  (1482 129)  routing T_28_8.lc_trk_g3_3 <X> T_28_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (1483 129)  (1483 129)  routing T_28_8.lc_trk_g3_3 <X> T_28_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (1484 129)  (1484 129)  routing T_28_8.lc_trk_g3_3 <X> T_28_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 129)  (1485 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1486 129)  (1486 129)  routing T_28_8.lc_trk_g2_3 <X> T_28_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (1487 129)  (1487 129)  routing T_28_8.lc_trk_g1_2 <X> T_28_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (1488 129)  (1488 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1491 129)  (1491 129)  routing T_28_8.lc_trk_g0_6 <X> T_28_8.input_2_0
 (38 1)  (1494 129)  (1494 129)  LC_0 Logic Functioning bit
 (42 1)  (1498 129)  (1498 129)  LC_0 Logic Functioning bit
 (2 2)  (1458 130)  (1458 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (1477 130)  (1477 130)  routing T_28_8.lft_op_7 <X> T_28_8.lc_trk_g0_7
 (22 2)  (1478 130)  (1478 130)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1480 130)  (1480 130)  routing T_28_8.lft_op_7 <X> T_28_8.lc_trk_g0_7
 (25 2)  (1481 130)  (1481 130)  routing T_28_8.lft_op_6 <X> T_28_8.lc_trk_g0_6
 (28 2)  (1484 130)  (1484 130)  routing T_28_8.lc_trk_g2_6 <X> T_28_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 130)  (1485 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1486 130)  (1486 130)  routing T_28_8.lc_trk_g2_6 <X> T_28_8.wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 130)  (1488 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1490 130)  (1490 130)  routing T_28_8.lc_trk_g1_3 <X> T_28_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (1491 130)  (1491 130)  routing T_28_8.lc_trk_g0_7 <X> T_28_8.input_2_1
 (36 2)  (1492 130)  (1492 130)  LC_1 Logic Functioning bit
 (40 2)  (1496 130)  (1496 130)  LC_1 Logic Functioning bit
 (0 3)  (1456 131)  (1456 131)  routing T_28_8.glb_netwk_1 <X> T_28_8.wire_logic_cluster/lc_7/clk
 (22 3)  (1478 131)  (1478 131)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1480 131)  (1480 131)  routing T_28_8.lft_op_6 <X> T_28_8.lc_trk_g0_6
 (26 3)  (1482 131)  (1482 131)  routing T_28_8.lc_trk_g0_3 <X> T_28_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 131)  (1485 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1486 131)  (1486 131)  routing T_28_8.lc_trk_g2_6 <X> T_28_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (1487 131)  (1487 131)  routing T_28_8.lc_trk_g1_3 <X> T_28_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (1488 131)  (1488 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1491 131)  (1491 131)  routing T_28_8.lc_trk_g0_7 <X> T_28_8.input_2_1
 (38 3)  (1494 131)  (1494 131)  LC_1 Logic Functioning bit
 (42 3)  (1498 131)  (1498 131)  LC_1 Logic Functioning bit
 (5 4)  (1461 132)  (1461 132)  routing T_28_8.sp4_v_t_38 <X> T_28_8.sp4_h_r_3
 (15 4)  (1471 132)  (1471 132)  routing T_28_8.sp4_v_b_17 <X> T_28_8.lc_trk_g1_1
 (16 4)  (1472 132)  (1472 132)  routing T_28_8.sp4_v_b_17 <X> T_28_8.lc_trk_g1_1
 (17 4)  (1473 132)  (1473 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1477 132)  (1477 132)  routing T_28_8.lft_op_3 <X> T_28_8.lc_trk_g1_3
 (22 4)  (1478 132)  (1478 132)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1480 132)  (1480 132)  routing T_28_8.lft_op_3 <X> T_28_8.lc_trk_g1_3
 (25 4)  (1481 132)  (1481 132)  routing T_28_8.lft_op_2 <X> T_28_8.lc_trk_g1_2
 (26 4)  (1482 132)  (1482 132)  routing T_28_8.lc_trk_g2_4 <X> T_28_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (1483 132)  (1483 132)  routing T_28_8.lc_trk_g3_4 <X> T_28_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (1484 132)  (1484 132)  routing T_28_8.lc_trk_g3_4 <X> T_28_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 132)  (1485 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1486 132)  (1486 132)  routing T_28_8.lc_trk_g3_4 <X> T_28_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (1487 132)  (1487 132)  routing T_28_8.lc_trk_g1_4 <X> T_28_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (1488 132)  (1488 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 132)  (1490 132)  routing T_28_8.lc_trk_g1_4 <X> T_28_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 132)  (1492 132)  LC_2 Logic Functioning bit
 (40 4)  (1496 132)  (1496 132)  LC_2 Logic Functioning bit
 (22 5)  (1478 133)  (1478 133)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1480 133)  (1480 133)  routing T_28_8.lft_op_2 <X> T_28_8.lc_trk_g1_2
 (28 5)  (1484 133)  (1484 133)  routing T_28_8.lc_trk_g2_4 <X> T_28_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 133)  (1485 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1488 133)  (1488 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1490 133)  (1490 133)  routing T_28_8.lc_trk_g1_1 <X> T_28_8.input_2_2
 (39 5)  (1495 133)  (1495 133)  LC_2 Logic Functioning bit
 (43 5)  (1499 133)  (1499 133)  LC_2 Logic Functioning bit
 (14 6)  (1470 134)  (1470 134)  routing T_28_8.lft_op_4 <X> T_28_8.lc_trk_g1_4
 (17 6)  (1473 134)  (1473 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 134)  (1474 134)  routing T_28_8.wire_logic_cluster/lc_5/out <X> T_28_8.lc_trk_g1_5
 (27 6)  (1483 134)  (1483 134)  routing T_28_8.lc_trk_g3_1 <X> T_28_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (1484 134)  (1484 134)  routing T_28_8.lc_trk_g3_1 <X> T_28_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 134)  (1485 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 134)  (1488 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1489 134)  (1489 134)  routing T_28_8.lc_trk_g2_0 <X> T_28_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 134)  (1492 134)  LC_3 Logic Functioning bit
 (50 6)  (1506 134)  (1506 134)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1471 135)  (1471 135)  routing T_28_8.lft_op_4 <X> T_28_8.lc_trk_g1_4
 (17 7)  (1473 135)  (1473 135)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (36 7)  (1492 135)  (1492 135)  LC_3 Logic Functioning bit
 (7 8)  (1463 136)  (1463 136)  Column buffer control bit: LH_colbuf_cntl_1

 (14 8)  (1470 136)  (1470 136)  routing T_28_8.wire_logic_cluster/lc_0/out <X> T_28_8.lc_trk_g2_0
 (22 8)  (1478 136)  (1478 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1479 136)  (1479 136)  routing T_28_8.sp4_h_r_27 <X> T_28_8.lc_trk_g2_3
 (24 8)  (1480 136)  (1480 136)  routing T_28_8.sp4_h_r_27 <X> T_28_8.lc_trk_g2_3
 (27 8)  (1483 136)  (1483 136)  routing T_28_8.lc_trk_g3_0 <X> T_28_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 136)  (1484 136)  routing T_28_8.lc_trk_g3_0 <X> T_28_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 136)  (1485 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1487 136)  (1487 136)  routing T_28_8.lc_trk_g3_6 <X> T_28_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (1488 136)  (1488 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 136)  (1489 136)  routing T_28_8.lc_trk_g3_6 <X> T_28_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (1490 136)  (1490 136)  routing T_28_8.lc_trk_g3_6 <X> T_28_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 136)  (1492 136)  LC_4 Logic Functioning bit
 (50 8)  (1506 136)  (1506 136)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (1473 137)  (1473 137)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (1477 137)  (1477 137)  routing T_28_8.sp4_h_r_27 <X> T_28_8.lc_trk_g2_3
 (29 9)  (1485 137)  (1485 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1487 137)  (1487 137)  routing T_28_8.lc_trk_g3_6 <X> T_28_8.wire_logic_cluster/lc_4/in_3
 (14 10)  (1470 138)  (1470 138)  routing T_28_8.sp4_h_r_44 <X> T_28_8.lc_trk_g2_4
 (25 10)  (1481 138)  (1481 138)  routing T_28_8.sp4_h_r_46 <X> T_28_8.lc_trk_g2_6
 (31 10)  (1487 138)  (1487 138)  routing T_28_8.lc_trk_g1_5 <X> T_28_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 138)  (1488 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 138)  (1490 138)  routing T_28_8.lc_trk_g1_5 <X> T_28_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 138)  (1492 138)  LC_5 Logic Functioning bit
 (37 10)  (1493 138)  (1493 138)  LC_5 Logic Functioning bit
 (38 10)  (1494 138)  (1494 138)  LC_5 Logic Functioning bit
 (39 10)  (1495 138)  (1495 138)  LC_5 Logic Functioning bit
 (42 10)  (1498 138)  (1498 138)  LC_5 Logic Functioning bit
 (43 10)  (1499 138)  (1499 138)  LC_5 Logic Functioning bit
 (45 10)  (1501 138)  (1501 138)  LC_5 Logic Functioning bit
 (50 10)  (1506 138)  (1506 138)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1470 139)  (1470 139)  routing T_28_8.sp4_h_r_44 <X> T_28_8.lc_trk_g2_4
 (15 11)  (1471 139)  (1471 139)  routing T_28_8.sp4_h_r_44 <X> T_28_8.lc_trk_g2_4
 (16 11)  (1472 139)  (1472 139)  routing T_28_8.sp4_h_r_44 <X> T_28_8.lc_trk_g2_4
 (17 11)  (1473 139)  (1473 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1478 139)  (1478 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1479 139)  (1479 139)  routing T_28_8.sp4_h_r_46 <X> T_28_8.lc_trk_g2_6
 (24 11)  (1480 139)  (1480 139)  routing T_28_8.sp4_h_r_46 <X> T_28_8.lc_trk_g2_6
 (25 11)  (1481 139)  (1481 139)  routing T_28_8.sp4_h_r_46 <X> T_28_8.lc_trk_g2_6
 (36 11)  (1492 139)  (1492 139)  LC_5 Logic Functioning bit
 (37 11)  (1493 139)  (1493 139)  LC_5 Logic Functioning bit
 (38 11)  (1494 139)  (1494 139)  LC_5 Logic Functioning bit
 (39 11)  (1495 139)  (1495 139)  LC_5 Logic Functioning bit
 (42 11)  (1498 139)  (1498 139)  LC_5 Logic Functioning bit
 (43 11)  (1499 139)  (1499 139)  LC_5 Logic Functioning bit
 (52 11)  (1508 139)  (1508 139)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (1473 140)  (1473 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 140)  (1474 140)  routing T_28_8.wire_logic_cluster/lc_1/out <X> T_28_8.lc_trk_g3_1
 (22 12)  (1478 140)  (1478 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1479 140)  (1479 140)  routing T_28_8.sp4_v_t_30 <X> T_28_8.lc_trk_g3_3
 (24 12)  (1480 140)  (1480 140)  routing T_28_8.sp4_v_t_30 <X> T_28_8.lc_trk_g3_3
 (13 13)  (1469 141)  (1469 141)  routing T_28_8.sp4_v_t_43 <X> T_28_8.sp4_h_r_11
 (14 13)  (1470 141)  (1470 141)  routing T_28_8.tnl_op_0 <X> T_28_8.lc_trk_g3_0
 (15 13)  (1471 141)  (1471 141)  routing T_28_8.tnl_op_0 <X> T_28_8.lc_trk_g3_0
 (17 13)  (1473 141)  (1473 141)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (0 14)  (1456 142)  (1456 142)  routing T_28_8.lc_trk_g3_5 <X> T_28_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 142)  (1457 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1471 142)  (1471 142)  routing T_28_8.sp4_h_l_16 <X> T_28_8.lc_trk_g3_5
 (16 14)  (1472 142)  (1472 142)  routing T_28_8.sp4_h_l_16 <X> T_28_8.lc_trk_g3_5
 (17 14)  (1473 142)  (1473 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (1456 143)  (1456 143)  routing T_28_8.lc_trk_g3_5 <X> T_28_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (1457 143)  (1457 143)  routing T_28_8.lc_trk_g3_5 <X> T_28_8.wire_logic_cluster/lc_7/s_r
 (14 15)  (1470 143)  (1470 143)  routing T_28_8.sp4_r_v_b_44 <X> T_28_8.lc_trk_g3_4
 (17 15)  (1473 143)  (1473 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1474 143)  (1474 143)  routing T_28_8.sp4_h_l_16 <X> T_28_8.lc_trk_g3_5
 (22 15)  (1478 143)  (1478 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1479 143)  (1479 143)  routing T_28_8.sp4_h_r_30 <X> T_28_8.lc_trk_g3_6
 (24 15)  (1480 143)  (1480 143)  routing T_28_8.sp4_h_r_30 <X> T_28_8.lc_trk_g3_6
 (25 15)  (1481 143)  (1481 143)  routing T_28_8.sp4_h_r_30 <X> T_28_8.lc_trk_g3_6


LogicTile_29_8

 (7 8)  (1517 136)  (1517 136)  Column buffer control bit: LH_colbuf_cntl_1

 (37 8)  (1547 136)  (1547 136)  LC_4 Logic Functioning bit
 (39 8)  (1549 136)  (1549 136)  LC_4 Logic Functioning bit
 (40 8)  (1550 136)  (1550 136)  LC_4 Logic Functioning bit
 (42 8)  (1552 136)  (1552 136)  LC_4 Logic Functioning bit
 (48 8)  (1558 136)  (1558 136)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (1562 136)  (1562 136)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (1536 137)  (1536 137)  routing T_29_8.lc_trk_g3_3 <X> T_29_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (1537 137)  (1537 137)  routing T_29_8.lc_trk_g3_3 <X> T_29_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (1538 137)  (1538 137)  routing T_29_8.lc_trk_g3_3 <X> T_29_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (1539 137)  (1539 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1546 137)  (1546 137)  LC_4 Logic Functioning bit
 (38 9)  (1548 137)  (1548 137)  LC_4 Logic Functioning bit
 (41 9)  (1551 137)  (1551 137)  LC_4 Logic Functioning bit
 (43 9)  (1553 137)  (1553 137)  LC_4 Logic Functioning bit
 (47 9)  (1557 137)  (1557 137)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (21 12)  (1531 140)  (1531 140)  routing T_29_8.sp4_v_t_22 <X> T_29_8.lc_trk_g3_3
 (22 12)  (1532 140)  (1532 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1533 140)  (1533 140)  routing T_29_8.sp4_v_t_22 <X> T_29_8.lc_trk_g3_3
 (21 13)  (1531 141)  (1531 141)  routing T_29_8.sp4_v_t_22 <X> T_29_8.lc_trk_g3_3


LogicTile_30_8

 (2 2)  (1566 130)  (1566 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1564 131)  (1564 131)  routing T_30_8.glb_netwk_1 <X> T_30_8.wire_logic_cluster/lc_7/clk
 (27 4)  (1591 132)  (1591 132)  routing T_30_8.lc_trk_g3_2 <X> T_30_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (1592 132)  (1592 132)  routing T_30_8.lc_trk_g3_2 <X> T_30_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 132)  (1593 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1596 132)  (1596 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1597 132)  (1597 132)  routing T_30_8.lc_trk_g2_1 <X> T_30_8.wire_logic_cluster/lc_2/in_3
 (35 4)  (1599 132)  (1599 132)  routing T_30_8.lc_trk_g2_6 <X> T_30_8.input_2_2
 (36 4)  (1600 132)  (1600 132)  LC_2 Logic Functioning bit
 (38 4)  (1602 132)  (1602 132)  LC_2 Logic Functioning bit
 (43 4)  (1607 132)  (1607 132)  LC_2 Logic Functioning bit
 (45 4)  (1609 132)  (1609 132)  LC_2 Logic Functioning bit
 (28 5)  (1592 133)  (1592 133)  routing T_30_8.lc_trk_g2_0 <X> T_30_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (1593 133)  (1593 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1594 133)  (1594 133)  routing T_30_8.lc_trk_g3_2 <X> T_30_8.wire_logic_cluster/lc_2/in_1
 (32 5)  (1596 133)  (1596 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1597 133)  (1597 133)  routing T_30_8.lc_trk_g2_6 <X> T_30_8.input_2_2
 (35 5)  (1599 133)  (1599 133)  routing T_30_8.lc_trk_g2_6 <X> T_30_8.input_2_2
 (36 5)  (1600 133)  (1600 133)  LC_2 Logic Functioning bit
 (37 5)  (1601 133)  (1601 133)  LC_2 Logic Functioning bit
 (38 5)  (1602 133)  (1602 133)  LC_2 Logic Functioning bit
 (41 5)  (1605 133)  (1605 133)  LC_2 Logic Functioning bit
 (43 5)  (1607 133)  (1607 133)  LC_2 Logic Functioning bit
 (7 8)  (1571 136)  (1571 136)  Column buffer control bit: LH_colbuf_cntl_1

 (15 8)  (1579 136)  (1579 136)  routing T_30_8.tnr_op_1 <X> T_30_8.lc_trk_g2_1
 (17 8)  (1581 136)  (1581 136)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (15 9)  (1579 137)  (1579 137)  routing T_30_8.tnr_op_0 <X> T_30_8.lc_trk_g2_0
 (17 9)  (1581 137)  (1581 137)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (5 10)  (1569 138)  (1569 138)  routing T_30_8.sp4_v_b_6 <X> T_30_8.sp4_h_l_43
 (25 10)  (1589 138)  (1589 138)  routing T_30_8.bnl_op_6 <X> T_30_8.lc_trk_g2_6
 (22 11)  (1586 139)  (1586 139)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1589 139)  (1589 139)  routing T_30_8.bnl_op_6 <X> T_30_8.lc_trk_g2_6
 (25 12)  (1589 140)  (1589 140)  routing T_30_8.wire_logic_cluster/lc_2/out <X> T_30_8.lc_trk_g3_2
 (22 13)  (1586 141)  (1586 141)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (13 15)  (1577 143)  (1577 143)  routing T_30_8.sp4_v_b_6 <X> T_30_8.sp4_h_l_46


LogicTile_31_8

 (7 8)  (1625 136)  (1625 136)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_32_8

 (7 8)  (1679 136)  (1679 136)  Column buffer control bit: LH_colbuf_cntl_1

 (13 12)  (1685 140)  (1685 140)  routing T_32_8.sp4_h_l_46 <X> T_32_8.sp4_v_b_11
 (7 13)  (1679 141)  (1679 141)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (1684 141)  (1684 141)  routing T_32_8.sp4_h_l_46 <X> T_32_8.sp4_v_b_11


IO_Tile_33_8

 (9 0)  (1735 128)  (1735 128)  Column buffer control bit: IORIGHT_half_column_clock_enable_1



LogicTile_16_7

 (3 6)  (819 118)  (819 118)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_v_t_23


LogicTile_21_7

 (13 4)  (1103 116)  (1103 116)  routing T_21_7.sp4_v_t_40 <X> T_21_7.sp4_v_b_5


LogicTile_27_7

 (15 0)  (1417 112)  (1417 112)  routing T_27_7.top_op_1 <X> T_27_7.lc_trk_g0_1
 (17 0)  (1419 112)  (1419 112)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (14 1)  (1416 113)  (1416 113)  routing T_27_7.top_op_0 <X> T_27_7.lc_trk_g0_0
 (15 1)  (1417 113)  (1417 113)  routing T_27_7.top_op_0 <X> T_27_7.lc_trk_g0_0
 (17 1)  (1419 113)  (1419 113)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (1420 113)  (1420 113)  routing T_27_7.top_op_1 <X> T_27_7.lc_trk_g0_1
 (15 6)  (1417 118)  (1417 118)  routing T_27_7.top_op_5 <X> T_27_7.lc_trk_g1_5
 (17 6)  (1419 118)  (1419 118)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (14 7)  (1416 119)  (1416 119)  routing T_27_7.top_op_4 <X> T_27_7.lc_trk_g1_4
 (15 7)  (1417 119)  (1417 119)  routing T_27_7.top_op_4 <X> T_27_7.lc_trk_g1_4
 (17 7)  (1419 119)  (1419 119)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (1420 119)  (1420 119)  routing T_27_7.top_op_5 <X> T_27_7.lc_trk_g1_5
 (29 10)  (1431 122)  (1431 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1433 122)  (1433 122)  routing T_27_7.lc_trk_g1_5 <X> T_27_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (1434 122)  (1434 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1436 122)  (1436 122)  routing T_27_7.lc_trk_g1_5 <X> T_27_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (1437 122)  (1437 122)  routing T_27_7.lc_trk_g1_4 <X> T_27_7.input_2_5
 (36 10)  (1438 122)  (1438 122)  LC_5 Logic Functioning bit
 (37 10)  (1439 122)  (1439 122)  LC_5 Logic Functioning bit
 (38 10)  (1440 122)  (1440 122)  LC_5 Logic Functioning bit
 (39 10)  (1441 122)  (1441 122)  LC_5 Logic Functioning bit
 (40 10)  (1442 122)  (1442 122)  LC_5 Logic Functioning bit
 (42 10)  (1444 122)  (1444 122)  LC_5 Logic Functioning bit
 (43 10)  (1445 122)  (1445 122)  LC_5 Logic Functioning bit
 (29 11)  (1431 123)  (1431 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1434 123)  (1434 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1436 123)  (1436 123)  routing T_27_7.lc_trk_g1_4 <X> T_27_7.input_2_5
 (36 11)  (1438 123)  (1438 123)  LC_5 Logic Functioning bit
 (37 11)  (1439 123)  (1439 123)  LC_5 Logic Functioning bit
 (38 11)  (1440 123)  (1440 123)  LC_5 Logic Functioning bit
 (39 11)  (1441 123)  (1441 123)  LC_5 Logic Functioning bit
 (40 11)  (1442 123)  (1442 123)  LC_5 Logic Functioning bit
 (41 11)  (1443 123)  (1443 123)  LC_5 Logic Functioning bit
 (42 11)  (1444 123)  (1444 123)  LC_5 Logic Functioning bit
 (43 11)  (1445 123)  (1445 123)  LC_5 Logic Functioning bit


LogicTile_28_7

 (25 0)  (1481 112)  (1481 112)  routing T_28_7.wire_logic_cluster/lc_2/out <X> T_28_7.lc_trk_g0_2
 (26 0)  (1482 112)  (1482 112)  routing T_28_7.lc_trk_g3_7 <X> T_28_7.wire_logic_cluster/lc_0/in_0
 (28 0)  (1484 112)  (1484 112)  routing T_28_7.lc_trk_g2_3 <X> T_28_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 112)  (1485 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1487 112)  (1487 112)  routing T_28_7.lc_trk_g0_5 <X> T_28_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (1488 112)  (1488 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1491 112)  (1491 112)  routing T_28_7.lc_trk_g2_6 <X> T_28_7.input_2_0
 (36 0)  (1492 112)  (1492 112)  LC_0 Logic Functioning bit
 (37 0)  (1493 112)  (1493 112)  LC_0 Logic Functioning bit
 (38 0)  (1494 112)  (1494 112)  LC_0 Logic Functioning bit
 (39 0)  (1495 112)  (1495 112)  LC_0 Logic Functioning bit
 (41 0)  (1497 112)  (1497 112)  LC_0 Logic Functioning bit
 (42 0)  (1498 112)  (1498 112)  LC_0 Logic Functioning bit
 (43 0)  (1499 112)  (1499 112)  LC_0 Logic Functioning bit
 (22 1)  (1478 113)  (1478 113)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1482 113)  (1482 113)  routing T_28_7.lc_trk_g3_7 <X> T_28_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (1483 113)  (1483 113)  routing T_28_7.lc_trk_g3_7 <X> T_28_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (1484 113)  (1484 113)  routing T_28_7.lc_trk_g3_7 <X> T_28_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 113)  (1485 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1486 113)  (1486 113)  routing T_28_7.lc_trk_g2_3 <X> T_28_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (1488 113)  (1488 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1489 113)  (1489 113)  routing T_28_7.lc_trk_g2_6 <X> T_28_7.input_2_0
 (35 1)  (1491 113)  (1491 113)  routing T_28_7.lc_trk_g2_6 <X> T_28_7.input_2_0
 (36 1)  (1492 113)  (1492 113)  LC_0 Logic Functioning bit
 (37 1)  (1493 113)  (1493 113)  LC_0 Logic Functioning bit
 (38 1)  (1494 113)  (1494 113)  LC_0 Logic Functioning bit
 (39 1)  (1495 113)  (1495 113)  LC_0 Logic Functioning bit
 (40 1)  (1496 113)  (1496 113)  LC_0 Logic Functioning bit
 (41 1)  (1497 113)  (1497 113)  LC_0 Logic Functioning bit
 (42 1)  (1498 113)  (1498 113)  LC_0 Logic Functioning bit
 (43 1)  (1499 113)  (1499 113)  LC_0 Logic Functioning bit
 (15 2)  (1471 114)  (1471 114)  routing T_28_7.lft_op_5 <X> T_28_7.lc_trk_g0_5
 (17 2)  (1473 114)  (1473 114)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1474 114)  (1474 114)  routing T_28_7.lft_op_5 <X> T_28_7.lc_trk_g0_5
 (25 2)  (1481 114)  (1481 114)  routing T_28_7.wire_logic_cluster/lc_6/out <X> T_28_7.lc_trk_g0_6
 (22 3)  (1478 115)  (1478 115)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 4)  (1482 116)  (1482 116)  routing T_28_7.lc_trk_g3_7 <X> T_28_7.wire_logic_cluster/lc_2/in_0
 (28 4)  (1484 116)  (1484 116)  routing T_28_7.lc_trk_g2_5 <X> T_28_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 116)  (1485 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1486 116)  (1486 116)  routing T_28_7.lc_trk_g2_5 <X> T_28_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (1487 116)  (1487 116)  routing T_28_7.lc_trk_g3_4 <X> T_28_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (1488 116)  (1488 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 116)  (1489 116)  routing T_28_7.lc_trk_g3_4 <X> T_28_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 116)  (1490 116)  routing T_28_7.lc_trk_g3_4 <X> T_28_7.wire_logic_cluster/lc_2/in_3
 (35 4)  (1491 116)  (1491 116)  routing T_28_7.lc_trk_g2_6 <X> T_28_7.input_2_2
 (40 4)  (1496 116)  (1496 116)  LC_2 Logic Functioning bit
 (26 5)  (1482 117)  (1482 117)  routing T_28_7.lc_trk_g3_7 <X> T_28_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (1483 117)  (1483 117)  routing T_28_7.lc_trk_g3_7 <X> T_28_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (1484 117)  (1484 117)  routing T_28_7.lc_trk_g3_7 <X> T_28_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 117)  (1485 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1488 117)  (1488 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1489 117)  (1489 117)  routing T_28_7.lc_trk_g2_6 <X> T_28_7.input_2_2
 (35 5)  (1491 117)  (1491 117)  routing T_28_7.lc_trk_g2_6 <X> T_28_7.input_2_2
 (29 6)  (1485 118)  (1485 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1486 118)  (1486 118)  routing T_28_7.lc_trk_g0_6 <X> T_28_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 118)  (1488 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1489 118)  (1489 118)  routing T_28_7.lc_trk_g2_2 <X> T_28_7.wire_logic_cluster/lc_3/in_3
 (50 6)  (1506 118)  (1506 118)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (1482 119)  (1482 119)  routing T_28_7.lc_trk_g2_3 <X> T_28_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (1484 119)  (1484 119)  routing T_28_7.lc_trk_g2_3 <X> T_28_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 119)  (1485 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1486 119)  (1486 119)  routing T_28_7.lc_trk_g0_6 <X> T_28_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (1487 119)  (1487 119)  routing T_28_7.lc_trk_g2_2 <X> T_28_7.wire_logic_cluster/lc_3/in_3
 (43 7)  (1499 119)  (1499 119)  LC_3 Logic Functioning bit
 (15 8)  (1471 120)  (1471 120)  routing T_28_7.tnl_op_1 <X> T_28_7.lc_trk_g2_1
 (17 8)  (1473 120)  (1473 120)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (1478 120)  (1478 120)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1480 120)  (1480 120)  routing T_28_7.tnl_op_3 <X> T_28_7.lc_trk_g2_3
 (18 9)  (1474 121)  (1474 121)  routing T_28_7.tnl_op_1 <X> T_28_7.lc_trk_g2_1
 (21 9)  (1477 121)  (1477 121)  routing T_28_7.tnl_op_3 <X> T_28_7.lc_trk_g2_3
 (22 9)  (1478 121)  (1478 121)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1480 121)  (1480 121)  routing T_28_7.tnl_op_2 <X> T_28_7.lc_trk_g2_2
 (25 9)  (1481 121)  (1481 121)  routing T_28_7.tnl_op_2 <X> T_28_7.lc_trk_g2_2
 (15 10)  (1471 122)  (1471 122)  routing T_28_7.tnl_op_5 <X> T_28_7.lc_trk_g2_5
 (17 10)  (1473 122)  (1473 122)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (1474 123)  (1474 123)  routing T_28_7.tnl_op_5 <X> T_28_7.lc_trk_g2_5
 (22 11)  (1478 123)  (1478 123)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1480 123)  (1480 123)  routing T_28_7.tnl_op_6 <X> T_28_7.lc_trk_g2_6
 (25 11)  (1481 123)  (1481 123)  routing T_28_7.tnl_op_6 <X> T_28_7.lc_trk_g2_6
 (28 12)  (1484 124)  (1484 124)  routing T_28_7.lc_trk_g2_1 <X> T_28_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 124)  (1485 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 124)  (1488 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 124)  (1489 124)  routing T_28_7.lc_trk_g3_0 <X> T_28_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 124)  (1490 124)  routing T_28_7.lc_trk_g3_0 <X> T_28_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 124)  (1492 124)  LC_6 Logic Functioning bit
 (38 12)  (1494 124)  (1494 124)  LC_6 Logic Functioning bit
 (14 13)  (1470 125)  (1470 125)  routing T_28_7.tnl_op_0 <X> T_28_7.lc_trk_g3_0
 (15 13)  (1471 125)  (1471 125)  routing T_28_7.tnl_op_0 <X> T_28_7.lc_trk_g3_0
 (17 13)  (1473 125)  (1473 125)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (36 13)  (1492 125)  (1492 125)  LC_6 Logic Functioning bit
 (38 13)  (1494 125)  (1494 125)  LC_6 Logic Functioning bit
 (22 14)  (1478 126)  (1478 126)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1480 126)  (1480 126)  routing T_28_7.tnl_op_7 <X> T_28_7.lc_trk_g3_7
 (29 14)  (1485 126)  (1485 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 126)  (1488 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1489 126)  (1489 126)  routing T_28_7.lc_trk_g2_2 <X> T_28_7.wire_logic_cluster/lc_7/in_3
 (50 14)  (1506 126)  (1506 126)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (1470 127)  (1470 127)  routing T_28_7.tnl_op_4 <X> T_28_7.lc_trk_g3_4
 (15 15)  (1471 127)  (1471 127)  routing T_28_7.tnl_op_4 <X> T_28_7.lc_trk_g3_4
 (17 15)  (1473 127)  (1473 127)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (1477 127)  (1477 127)  routing T_28_7.tnl_op_7 <X> T_28_7.lc_trk_g3_7
 (26 15)  (1482 127)  (1482 127)  routing T_28_7.lc_trk_g2_3 <X> T_28_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 127)  (1484 127)  routing T_28_7.lc_trk_g2_3 <X> T_28_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 127)  (1485 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1486 127)  (1486 127)  routing T_28_7.lc_trk_g0_2 <X> T_28_7.wire_logic_cluster/lc_7/in_1
 (31 15)  (1487 127)  (1487 127)  routing T_28_7.lc_trk_g2_2 <X> T_28_7.wire_logic_cluster/lc_7/in_3
 (36 15)  (1492 127)  (1492 127)  LC_7 Logic Functioning bit


LogicTile_29_7

 (0 0)  (1510 112)  (1510 112)  Negative Clock bit

 (21 0)  (1531 112)  (1531 112)  routing T_29_7.lft_op_3 <X> T_29_7.lc_trk_g0_3
 (22 0)  (1532 112)  (1532 112)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1534 112)  (1534 112)  routing T_29_7.lft_op_3 <X> T_29_7.lc_trk_g0_3
 (2 2)  (1512 114)  (1512 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1510 115)  (1510 115)  routing T_29_7.glb_netwk_1 <X> T_29_7.wire_logic_cluster/lc_7/clk
 (14 3)  (1524 115)  (1524 115)  routing T_29_7.top_op_4 <X> T_29_7.lc_trk_g0_4
 (15 3)  (1525 115)  (1525 115)  routing T_29_7.top_op_4 <X> T_29_7.lc_trk_g0_4
 (17 3)  (1527 115)  (1527 115)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 12)  (1532 124)  (1532 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1537 124)  (1537 124)  routing T_29_7.lc_trk_g3_6 <X> T_29_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (1538 124)  (1538 124)  routing T_29_7.lc_trk_g3_6 <X> T_29_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (1539 124)  (1539 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1540 124)  (1540 124)  routing T_29_7.lc_trk_g3_6 <X> T_29_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (1542 124)  (1542 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1546 124)  (1546 124)  LC_6 Logic Functioning bit
 (38 12)  (1548 124)  (1548 124)  LC_6 Logic Functioning bit
 (41 12)  (1551 124)  (1551 124)  LC_6 Logic Functioning bit
 (43 12)  (1553 124)  (1553 124)  LC_6 Logic Functioning bit
 (45 12)  (1555 124)  (1555 124)  LC_6 Logic Functioning bit
 (26 13)  (1536 125)  (1536 125)  routing T_29_7.lc_trk_g3_3 <X> T_29_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (1537 125)  (1537 125)  routing T_29_7.lc_trk_g3_3 <X> T_29_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (1538 125)  (1538 125)  routing T_29_7.lc_trk_g3_3 <X> T_29_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (1539 125)  (1539 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1540 125)  (1540 125)  routing T_29_7.lc_trk_g3_6 <X> T_29_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (1541 125)  (1541 125)  routing T_29_7.lc_trk_g0_3 <X> T_29_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (1546 125)  (1546 125)  LC_6 Logic Functioning bit
 (37 13)  (1547 125)  (1547 125)  LC_6 Logic Functioning bit
 (38 13)  (1548 125)  (1548 125)  LC_6 Logic Functioning bit
 (39 13)  (1549 125)  (1549 125)  LC_6 Logic Functioning bit
 (41 13)  (1551 125)  (1551 125)  LC_6 Logic Functioning bit
 (43 13)  (1553 125)  (1553 125)  LC_6 Logic Functioning bit
 (1 14)  (1511 126)  (1511 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1535 126)  (1535 126)  routing T_29_7.wire_logic_cluster/lc_6/out <X> T_29_7.lc_trk_g3_6
 (1 15)  (1511 127)  (1511 127)  routing T_29_7.lc_trk_g0_4 <X> T_29_7.wire_logic_cluster/lc_7/s_r
 (22 15)  (1532 127)  (1532 127)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_6

 (3 4)  (819 100)  (819 100)  routing T_16_6.sp12_v_t_23 <X> T_16_6.sp12_h_r_0


LogicTile_23_6

 (3 12)  (1201 108)  (1201 108)  routing T_23_6.sp12_v_t_22 <X> T_23_6.sp12_h_r_1


LogicTile_26_6

 (2 12)  (1350 108)  (1350 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_6

 (3 7)  (1459 103)  (1459 103)  routing T_28_6.sp12_h_l_23 <X> T_28_6.sp12_v_t_23


LogicTile_29_6

 (0 0)  (1510 96)  (1510 96)  Negative Clock bit

 (17 1)  (1527 97)  (1527 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (1512 98)  (1512 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1510 99)  (1510 99)  routing T_29_6.glb_netwk_1 <X> T_29_6.wire_logic_cluster/lc_7/clk
 (22 10)  (1532 106)  (1532 106)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1534 106)  (1534 106)  routing T_29_6.tnl_op_7 <X> T_29_6.lc_trk_g2_7
 (16 11)  (1526 107)  (1526 107)  routing T_29_6.sp12_v_b_12 <X> T_29_6.lc_trk_g2_4
 (17 11)  (1527 107)  (1527 107)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (1531 107)  (1531 107)  routing T_29_6.tnl_op_7 <X> T_29_6.lc_trk_g2_7
 (27 12)  (1537 108)  (1537 108)  routing T_29_6.lc_trk_g3_6 <X> T_29_6.wire_logic_cluster/lc_6/in_1
 (28 12)  (1538 108)  (1538 108)  routing T_29_6.lc_trk_g3_6 <X> T_29_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (1539 108)  (1539 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1540 108)  (1540 108)  routing T_29_6.lc_trk_g3_6 <X> T_29_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (1541 108)  (1541 108)  routing T_29_6.lc_trk_g2_7 <X> T_29_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (1542 108)  (1542 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1543 108)  (1543 108)  routing T_29_6.lc_trk_g2_7 <X> T_29_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (1546 108)  (1546 108)  LC_6 Logic Functioning bit
 (38 12)  (1548 108)  (1548 108)  LC_6 Logic Functioning bit
 (41 12)  (1551 108)  (1551 108)  LC_6 Logic Functioning bit
 (43 12)  (1553 108)  (1553 108)  LC_6 Logic Functioning bit
 (45 12)  (1555 108)  (1555 108)  LC_6 Logic Functioning bit
 (47 12)  (1557 108)  (1557 108)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (29 13)  (1539 109)  (1539 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1540 109)  (1540 109)  routing T_29_6.lc_trk_g3_6 <X> T_29_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (1541 109)  (1541 109)  routing T_29_6.lc_trk_g2_7 <X> T_29_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (1546 109)  (1546 109)  LC_6 Logic Functioning bit
 (37 13)  (1547 109)  (1547 109)  LC_6 Logic Functioning bit
 (38 13)  (1548 109)  (1548 109)  LC_6 Logic Functioning bit
 (39 13)  (1549 109)  (1549 109)  LC_6 Logic Functioning bit
 (41 13)  (1551 109)  (1551 109)  LC_6 Logic Functioning bit
 (43 13)  (1553 109)  (1553 109)  LC_6 Logic Functioning bit
 (0 14)  (1510 110)  (1510 110)  routing T_29_6.lc_trk_g2_4 <X> T_29_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (1511 110)  (1511 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1535 110)  (1535 110)  routing T_29_6.wire_logic_cluster/lc_6/out <X> T_29_6.lc_trk_g3_6
 (1 15)  (1511 111)  (1511 111)  routing T_29_6.lc_trk_g2_4 <X> T_29_6.wire_logic_cluster/lc_7/s_r
 (12 15)  (1522 111)  (1522 111)  routing T_29_6.sp4_h_l_46 <X> T_29_6.sp4_v_t_46
 (22 15)  (1532 111)  (1532 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_30_6

 (2 2)  (1566 98)  (1566 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1564 99)  (1564 99)  routing T_30_6.glb_netwk_1 <X> T_30_6.wire_logic_cluster/lc_7/clk
 (2 6)  (1566 102)  (1566 102)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (14 6)  (1578 102)  (1578 102)  routing T_30_6.wire_logic_cluster/lc_4/out <X> T_30_6.lc_trk_g1_4
 (17 6)  (1581 102)  (1581 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1582 102)  (1582 102)  routing T_30_6.wire_logic_cluster/lc_5/out <X> T_30_6.lc_trk_g1_5
 (25 6)  (1589 102)  (1589 102)  routing T_30_6.lft_op_6 <X> T_30_6.lc_trk_g1_6
 (17 7)  (1581 103)  (1581 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1586 103)  (1586 103)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1588 103)  (1588 103)  routing T_30_6.lft_op_6 <X> T_30_6.lc_trk_g1_6
 (27 8)  (1591 104)  (1591 104)  routing T_30_6.lc_trk_g1_4 <X> T_30_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 104)  (1593 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 104)  (1594 104)  routing T_30_6.lc_trk_g1_4 <X> T_30_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (1595 104)  (1595 104)  routing T_30_6.lc_trk_g1_6 <X> T_30_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (1596 104)  (1596 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1598 104)  (1598 104)  routing T_30_6.lc_trk_g1_6 <X> T_30_6.wire_logic_cluster/lc_4/in_3
 (37 8)  (1601 104)  (1601 104)  LC_4 Logic Functioning bit
 (39 8)  (1603 104)  (1603 104)  LC_4 Logic Functioning bit
 (45 8)  (1609 104)  (1609 104)  LC_4 Logic Functioning bit
 (31 9)  (1595 105)  (1595 105)  routing T_30_6.lc_trk_g1_6 <X> T_30_6.wire_logic_cluster/lc_4/in_3
 (37 9)  (1601 105)  (1601 105)  LC_4 Logic Functioning bit
 (39 9)  (1603 105)  (1603 105)  LC_4 Logic Functioning bit
 (46 9)  (1610 105)  (1610 105)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (1589 106)  (1589 106)  routing T_30_6.wire_logic_cluster/lc_6/out <X> T_30_6.lc_trk_g2_6
 (26 10)  (1590 106)  (1590 106)  routing T_30_6.lc_trk_g1_6 <X> T_30_6.wire_logic_cluster/lc_5/in_0
 (28 10)  (1592 106)  (1592 106)  routing T_30_6.lc_trk_g2_6 <X> T_30_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 106)  (1593 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1594 106)  (1594 106)  routing T_30_6.lc_trk_g2_6 <X> T_30_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (1595 106)  (1595 106)  routing T_30_6.lc_trk_g1_5 <X> T_30_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (1596 106)  (1596 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1598 106)  (1598 106)  routing T_30_6.lc_trk_g1_5 <X> T_30_6.wire_logic_cluster/lc_5/in_3
 (35 10)  (1599 106)  (1599 106)  routing T_30_6.lc_trk_g1_4 <X> T_30_6.input_2_5
 (38 10)  (1602 106)  (1602 106)  LC_5 Logic Functioning bit
 (43 10)  (1607 106)  (1607 106)  LC_5 Logic Functioning bit
 (45 10)  (1609 106)  (1609 106)  LC_5 Logic Functioning bit
 (22 11)  (1586 107)  (1586 107)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1590 107)  (1590 107)  routing T_30_6.lc_trk_g1_6 <X> T_30_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (1591 107)  (1591 107)  routing T_30_6.lc_trk_g1_6 <X> T_30_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (1593 107)  (1593 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1594 107)  (1594 107)  routing T_30_6.lc_trk_g2_6 <X> T_30_6.wire_logic_cluster/lc_5/in_1
 (32 11)  (1596 107)  (1596 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1598 107)  (1598 107)  routing T_30_6.lc_trk_g1_4 <X> T_30_6.input_2_5
 (37 11)  (1601 107)  (1601 107)  LC_5 Logic Functioning bit
 (39 11)  (1603 107)  (1603 107)  LC_5 Logic Functioning bit
 (46 11)  (1610 107)  (1610 107)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (1590 108)  (1590 108)  routing T_30_6.lc_trk_g2_6 <X> T_30_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (1591 108)  (1591 108)  routing T_30_6.lc_trk_g1_4 <X> T_30_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 108)  (1593 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1594 108)  (1594 108)  routing T_30_6.lc_trk_g1_4 <X> T_30_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (1595 108)  (1595 108)  routing T_30_6.lc_trk_g1_6 <X> T_30_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (1596 108)  (1596 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1598 108)  (1598 108)  routing T_30_6.lc_trk_g1_6 <X> T_30_6.wire_logic_cluster/lc_6/in_3
 (45 12)  (1609 108)  (1609 108)  LC_6 Logic Functioning bit
 (26 13)  (1590 109)  (1590 109)  routing T_30_6.lc_trk_g2_6 <X> T_30_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (1592 109)  (1592 109)  routing T_30_6.lc_trk_g2_6 <X> T_30_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (1593 109)  (1593 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1595 109)  (1595 109)  routing T_30_6.lc_trk_g1_6 <X> T_30_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (1600 109)  (1600 109)  LC_6 Logic Functioning bit
 (37 13)  (1601 109)  (1601 109)  LC_6 Logic Functioning bit
 (38 13)  (1602 109)  (1602 109)  LC_6 Logic Functioning bit
 (39 13)  (1603 109)  (1603 109)  LC_6 Logic Functioning bit
 (46 13)  (1610 109)  (1610 109)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_31_6

 (0 0)  (1618 96)  (1618 96)  Negative Clock bit

 (2 2)  (1620 98)  (1620 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (1633 98)  (1633 98)  routing T_31_6.lft_op_5 <X> T_31_6.lc_trk_g0_5
 (17 2)  (1635 98)  (1635 98)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1636 98)  (1636 98)  routing T_31_6.lft_op_5 <X> T_31_6.lc_trk_g0_5
 (0 3)  (1618 99)  (1618 99)  routing T_31_6.glb_netwk_1 <X> T_31_6.wire_logic_cluster/lc_7/clk
 (16 5)  (1634 101)  (1634 101)  routing T_31_6.sp12_h_r_8 <X> T_31_6.lc_trk_g1_0
 (17 5)  (1635 101)  (1635 101)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (27 8)  (1645 104)  (1645 104)  routing T_31_6.lc_trk_g1_0 <X> T_31_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (1647 104)  (1647 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1649 104)  (1649 104)  routing T_31_6.lc_trk_g0_5 <X> T_31_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (1650 104)  (1650 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1654 104)  (1654 104)  LC_4 Logic Functioning bit
 (38 8)  (1656 104)  (1656 104)  LC_4 Logic Functioning bit
 (45 8)  (1663 104)  (1663 104)  LC_4 Logic Functioning bit
 (36 9)  (1654 105)  (1654 105)  LC_4 Logic Functioning bit
 (38 9)  (1656 105)  (1656 105)  LC_4 Logic Functioning bit
 (53 9)  (1671 105)  (1671 105)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41


LogicTile_32_6

 (22 0)  (1694 96)  (1694 96)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1695 96)  (1695 96)  routing T_32_6.sp12_h_r_11 <X> T_32_6.lc_trk_g0_3
 (2 2)  (1674 98)  (1674 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1672 99)  (1672 99)  routing T_32_6.glb_netwk_1 <X> T_32_6.wire_logic_cluster/lc_7/clk
 (14 8)  (1686 104)  (1686 104)  routing T_32_6.sp4_h_l_21 <X> T_32_6.lc_trk_g2_0
 (29 8)  (1701 104)  (1701 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1704 104)  (1704 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1705 104)  (1705 104)  routing T_32_6.lc_trk_g3_2 <X> T_32_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (1706 104)  (1706 104)  routing T_32_6.lc_trk_g3_2 <X> T_32_6.wire_logic_cluster/lc_4/in_3
 (35 8)  (1707 104)  (1707 104)  routing T_32_6.lc_trk_g2_4 <X> T_32_6.input_2_4
 (38 8)  (1710 104)  (1710 104)  LC_4 Logic Functioning bit
 (43 8)  (1715 104)  (1715 104)  LC_4 Logic Functioning bit
 (45 8)  (1717 104)  (1717 104)  LC_4 Logic Functioning bit
 (15 9)  (1687 105)  (1687 105)  routing T_32_6.sp4_h_l_21 <X> T_32_6.lc_trk_g2_0
 (16 9)  (1688 105)  (1688 105)  routing T_32_6.sp4_h_l_21 <X> T_32_6.lc_trk_g2_0
 (17 9)  (1689 105)  (1689 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (1700 105)  (1700 105)  routing T_32_6.lc_trk_g2_0 <X> T_32_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (1701 105)  (1701 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1702 105)  (1702 105)  routing T_32_6.lc_trk_g0_3 <X> T_32_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (1703 105)  (1703 105)  routing T_32_6.lc_trk_g3_2 <X> T_32_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (1704 105)  (1704 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1705 105)  (1705 105)  routing T_32_6.lc_trk_g2_4 <X> T_32_6.input_2_4
 (36 9)  (1708 105)  (1708 105)  LC_4 Logic Functioning bit
 (38 9)  (1710 105)  (1710 105)  LC_4 Logic Functioning bit
 (14 10)  (1686 106)  (1686 106)  routing T_32_6.sp4_h_r_36 <X> T_32_6.lc_trk_g2_4
 (15 11)  (1687 107)  (1687 107)  routing T_32_6.sp4_h_r_36 <X> T_32_6.lc_trk_g2_4
 (16 11)  (1688 107)  (1688 107)  routing T_32_6.sp4_h_r_36 <X> T_32_6.lc_trk_g2_4
 (17 11)  (1689 107)  (1689 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (25 12)  (1697 108)  (1697 108)  routing T_32_6.sp4_h_r_34 <X> T_32_6.lc_trk_g3_2
 (22 13)  (1694 109)  (1694 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1695 109)  (1695 109)  routing T_32_6.sp4_h_r_34 <X> T_32_6.lc_trk_g3_2
 (24 13)  (1696 109)  (1696 109)  routing T_32_6.sp4_h_r_34 <X> T_32_6.lc_trk_g3_2


IO_Tile_33_6

 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_43 <X> T_33_6.span4_vert_b_3


LogicTile_32_5

 (0 0)  (1672 80)  (1672 80)  Negative Clock bit

 (2 2)  (1674 82)  (1674 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1672 83)  (1672 83)  routing T_32_5.glb_netwk_1 <X> T_32_5.wire_logic_cluster/lc_7/clk
 (9 4)  (1681 84)  (1681 84)  routing T_32_5.sp4_v_t_41 <X> T_32_5.sp4_h_r_4
 (31 10)  (1703 90)  (1703 90)  routing T_32_5.lc_trk_g2_6 <X> T_32_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (1704 90)  (1704 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1705 90)  (1705 90)  routing T_32_5.lc_trk_g2_6 <X> T_32_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (1708 90)  (1708 90)  LC_5 Logic Functioning bit
 (37 10)  (1709 90)  (1709 90)  LC_5 Logic Functioning bit
 (38 10)  (1710 90)  (1710 90)  LC_5 Logic Functioning bit
 (39 10)  (1711 90)  (1711 90)  LC_5 Logic Functioning bit
 (45 10)  (1717 90)  (1717 90)  LC_5 Logic Functioning bit
 (22 11)  (1694 91)  (1694 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1695 91)  (1695 91)  routing T_32_5.sp4_v_b_46 <X> T_32_5.lc_trk_g2_6
 (24 11)  (1696 91)  (1696 91)  routing T_32_5.sp4_v_b_46 <X> T_32_5.lc_trk_g2_6
 (31 11)  (1703 91)  (1703 91)  routing T_32_5.lc_trk_g2_6 <X> T_32_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (1708 91)  (1708 91)  LC_5 Logic Functioning bit
 (37 11)  (1709 91)  (1709 91)  LC_5 Logic Functioning bit
 (38 11)  (1710 91)  (1710 91)  LC_5 Logic Functioning bit
 (39 11)  (1711 91)  (1711 91)  LC_5 Logic Functioning bit


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (4 4)  (1730 84)  (1730 84)  routing T_33_5.span4_horz_4 <X> T_33_5.lc_trk_g0_4
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_lft_5 lc_trk_g0_5
 (8 4)  (1734 84)  (1734 84)  routing T_33_5.logic_op_lft_5 <X> T_33_5.lc_trk_g0_5
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (6 5)  (1732 85)  (1732 85)  routing T_33_5.span4_horz_4 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_4 lc_trk_g0_4
 (8 5)  (1734 85)  (1734 85)  routing T_33_5.logic_op_lft_5 <X> T_33_5.lc_trk_g0_5
 (10 5)  (1736 85)  (1736 85)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 87)  (1734 87)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g0_7
 (10 8)  (1736 88)  (1736 88)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_1
 (11 8)  (1737 88)  (1737 88)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_1
 (11 9)  (1737 89)  (1737 89)  Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g1_4 wire_io_cluster/io_0/D_OUT_1
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (1743 90)  (1743 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 92)  (1730 92)  routing T_33_5.logic_op_tnl_4 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => logic_op_tnl_4 lc_trk_g1_4
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (12 15)  (1738 95)  (1738 95)  routing T_33_5.glb_netwk_1 <X> T_33_5.wire_io_cluster/io_1/outclk
 (15 15)  (1741 95)  (1741 95)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


LogicTile_22_4

 (3 4)  (1147 68)  (1147 68)  routing T_22_4.sp12_v_t_23 <X> T_22_4.sp12_h_r_0


LogicTile_29_4

 (10 4)  (1520 68)  (1520 68)  routing T_29_4.sp4_v_t_46 <X> T_29_4.sp4_h_r_4


LogicTile_30_4

 (4 2)  (1568 66)  (1568 66)  routing T_30_4.sp4_h_r_6 <X> T_30_4.sp4_v_t_37
 (6 2)  (1570 66)  (1570 66)  routing T_30_4.sp4_h_r_6 <X> T_30_4.sp4_v_t_37
 (5 3)  (1569 67)  (1569 67)  routing T_30_4.sp4_h_r_6 <X> T_30_4.sp4_v_t_37
 (4 10)  (1568 74)  (1568 74)  routing T_30_4.sp4_h_r_6 <X> T_30_4.sp4_v_t_43
 (5 11)  (1569 75)  (1569 75)  routing T_30_4.sp4_h_r_6 <X> T_30_4.sp4_v_t_43


LogicTile_32_4

 (0 0)  (1672 64)  (1672 64)  Negative Clock bit

 (1 2)  (1673 66)  (1673 66)  routing T_32_4.glb_netwk_4 <X> T_32_4.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 66)  (1674 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 3)  (1686 67)  (1686 67)  routing T_32_4.sp12_h_r_20 <X> T_32_4.lc_trk_g0_4
 (16 3)  (1688 67)  (1688 67)  routing T_32_4.sp12_h_r_20 <X> T_32_4.lc_trk_g0_4
 (17 3)  (1689 67)  (1689 67)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 10)  (1693 74)  (1693 74)  routing T_32_4.wire_logic_cluster/lc_7/out <X> T_32_4.lc_trk_g2_7
 (22 10)  (1694 74)  (1694 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (1686 75)  (1686 75)  routing T_32_4.sp12_v_b_20 <X> T_32_4.lc_trk_g2_4
 (16 11)  (1688 75)  (1688 75)  routing T_32_4.sp12_v_b_20 <X> T_32_4.lc_trk_g2_4
 (17 11)  (1689 75)  (1689 75)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 14)  (1698 78)  (1698 78)  routing T_32_4.lc_trk_g2_7 <X> T_32_4.wire_logic_cluster/lc_7/in_0
 (28 14)  (1700 78)  (1700 78)  routing T_32_4.lc_trk_g2_4 <X> T_32_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (1701 78)  (1701 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1702 78)  (1702 78)  routing T_32_4.lc_trk_g2_4 <X> T_32_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (1703 78)  (1703 78)  routing T_32_4.lc_trk_g0_4 <X> T_32_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (1704 78)  (1704 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1708 78)  (1708 78)  LC_7 Logic Functioning bit
 (37 14)  (1709 78)  (1709 78)  LC_7 Logic Functioning bit
 (38 14)  (1710 78)  (1710 78)  LC_7 Logic Functioning bit
 (39 14)  (1711 78)  (1711 78)  LC_7 Logic Functioning bit
 (40 14)  (1712 78)  (1712 78)  LC_7 Logic Functioning bit
 (42 14)  (1714 78)  (1714 78)  LC_7 Logic Functioning bit
 (45 14)  (1717 78)  (1717 78)  LC_7 Logic Functioning bit
 (46 14)  (1718 78)  (1718 78)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (1698 79)  (1698 79)  routing T_32_4.lc_trk_g2_7 <X> T_32_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (1700 79)  (1700 79)  routing T_32_4.lc_trk_g2_7 <X> T_32_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (1701 79)  (1701 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (1709 79)  (1709 79)  LC_7 Logic Functioning bit
 (39 15)  (1711 79)  (1711 79)  LC_7 Logic Functioning bit
 (40 15)  (1712 79)  (1712 79)  LC_7 Logic Functioning bit
 (42 15)  (1714 79)  (1714 79)  LC_7 Logic Functioning bit


IO_Tile_33_4

 (17 0)  (1743 64)  (1743 64)  IOB_0 IO Functioning bit
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_1 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 72)  (1731 72)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g1_1
 (6 8)  (1732 72)  (1732 72)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g1_1
 (7 8)  (1733 72)  (1733 72)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_41 lc_trk_g1_1
 (8 8)  (1734 72)  (1734 72)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g1_1
 (8 9)  (1734 73)  (1734 73)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g1_1
 (12 15)  (1738 79)  (1738 79)  routing T_33_4.glb_netwk_1 <X> T_33_4.wire_io_cluster/io_1/outclk
 (15 15)  (1741 79)  (1741 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


LogicTile_21_3

 (9 1)  (1099 49)  (1099 49)  routing T_21_3.sp4_v_t_40 <X> T_21_3.sp4_v_b_1
 (10 1)  (1100 49)  (1100 49)  routing T_21_3.sp4_v_t_40 <X> T_21_3.sp4_v_b_1


LogicTile_32_2

 (3 6)  (1675 38)  (1675 38)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_v_t_23
 (3 7)  (1675 39)  (1675 39)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_v_t_23


IO_Tile_33_2

 (17 1)  (1743 33)  (1743 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0



LogicTile_16_1

 (17 3)  (833 19)  (833 19)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (842 20)  (842 20)  routing T_16_1.lc_trk_g0_4 <X> T_16_1.wire_logic_cluster/lc_2/in_0
 (36 4)  (852 20)  (852 20)  LC_2 Logic Functioning bit
 (38 4)  (854 20)  (854 20)  LC_2 Logic Functioning bit
 (41 4)  (857 20)  (857 20)  LC_2 Logic Functioning bit
 (43 4)  (859 20)  (859 20)  LC_2 Logic Functioning bit
 (29 5)  (845 21)  (845 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 21)  (853 21)  LC_2 Logic Functioning bit
 (39 5)  (855 21)  (855 21)  LC_2 Logic Functioning bit
 (40 5)  (856 21)  (856 21)  LC_2 Logic Functioning bit
 (42 5)  (858 21)  (858 21)  LC_2 Logic Functioning bit
 (53 5)  (869 21)  (869 21)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (0 6)  (816 22)  (816 22)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0
 (1 6)  (817 22)  (817 22)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (816 23)  (816 23)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_13_0

 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.fabout
 (4 11)  (670 5)  (670 5)  routing T_13_0.span4_horz_r_2 <X> T_13_0.lc_trk_g1_2
 (5 11)  (671 5)  (671 5)  routing T_13_0.span4_horz_r_2 <X> T_13_0.lc_trk_g1_2
 (7 11)  (673 5)  (673 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7



IO_Tile_16_0

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 9)  (821 6)  (821 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (12 6)  (908 8)  (908 8)  routing T_17_0.span4_vert_37 <X> T_17_0.span4_horz_l_14
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (4 12)  (1052 3)  (1052 3)  routing T_20_0.span4_horz_r_12 <X> T_20_0.lc_trk_g1_4
 (5 13)  (1053 2)  (1053 2)  routing T_20_0.span4_horz_r_12 <X> T_20_0.lc_trk_g1_4
 (7 13)  (1055 2)  (1055 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4


IO_Tile_21_0

 (12 0)  (1124 15)  (1124 15)  routing T_21_0.span4_vert_25 <X> T_21_0.span4_horz_l_12

