TimeQuest Timing Analyzer report for 2012510017
Fri Mar 16 12:09:44 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock9'
 13. Slow 1200mV 85C Model Hold: 'clock9'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clock9'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'clock9'
 29. Slow 1200mV 0C Model Hold: 'clock9'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clock9'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'clock9'
 44. Fast 1200mV 0C Model Hold: 'clock9'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clock9'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Progagation Delay
 59. Minimum Progagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Slow Corner Signal Integrity Metrics
 63. Fast Corner Signal Integrity Metrics
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; 2012510017                                                        ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; clock9     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock9 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 674.31 MHz ; 250.0 MHz       ; clock9     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; clock9 ; -0.483 ; -5.152            ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; clock9 ; 0.378 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; clock9 ; -3.000 ; -19.000                         ;
+--------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock9'                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.483 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.076     ; 1.402      ;
; -0.482 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.075     ; 1.402      ;
; -0.481 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; -0.075     ; 1.401      ;
; -0.479 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.075     ; 1.399      ;
; -0.469 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.062     ; 1.402      ;
; -0.469 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.062     ; 1.402      ;
; -0.469 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 1.000        ; -0.062     ; 1.402      ;
; -0.465 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.062     ; 1.398      ;
; -0.267 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.259      ; 1.521      ;
; -0.266 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.260      ; 1.521      ;
; -0.265 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.260      ; 1.520      ;
; -0.264 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.259      ; 1.518      ;
; -0.264 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; 0.259      ; 1.518      ;
; -0.263 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.260      ; 1.518      ;
; -0.262 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 1.000        ; 0.259      ; 1.516      ;
; -0.261 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.259      ; 1.515      ;
; -0.260 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.260      ; 1.515      ;
; -0.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.260      ; 1.514      ;
; -0.259 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.260      ; 1.514      ;
; -0.256 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; 0.259      ; 1.510      ;
; -0.184 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.259      ; 1.438      ;
; -0.184 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.260      ; 1.439      ;
; -0.184 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 1.000        ; 0.259      ; 1.438      ;
; -0.183 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.260      ; 1.438      ;
; -0.092 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.076     ; 1.011      ;
; -0.091 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.075     ; 1.011      ;
; -0.091 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; -0.075     ; 1.011      ;
; -0.090 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; -0.075     ; 1.010      ;
; -0.088 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; -0.076     ; 1.007      ;
; -0.087 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; -0.075     ; 1.007      ;
; -0.084 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 1.000        ; -0.075     ; 1.004      ;
; -0.076 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 1.000        ; -0.062     ; 1.009      ;
; -0.073 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 1.000        ; -0.062     ; 1.006      ;
; -0.073 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 1.000        ; -0.062     ; 1.006      ;
; -0.073 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; clock9       ; clock9      ; 1.000        ; -0.062     ; 1.006      ;
; -0.052 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.062     ; 0.985      ;
; -0.052 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.062     ; 0.985      ;
; -0.051 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.062     ; 0.984      ;
; -0.048 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 1.000        ; -0.062     ; 0.981      ;
; 0.209  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.075     ; 0.711      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock9'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.378 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.075      ; 0.610      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.065      ;
; 0.511 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 0.000        ; 0.396      ; 1.064      ;
; 0.512 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.066      ;
; 0.512 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.066      ;
; 0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.079      ;
; 0.529 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.083      ;
; 0.529 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.083      ;
; 0.530 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 0.000        ; 0.396      ; 1.083      ;
; 0.557 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.075      ; 0.789      ;
; 0.558 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.076      ; 0.791      ;
; 0.559 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.075      ; 0.791      ;
; 0.559 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.075      ; 0.791      ;
; 0.561 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 0.000        ; 0.075      ; 0.793      ;
; 0.561 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.076      ; 0.794      ;
; 0.562 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.075      ; 0.794      ;
; 0.570 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.062      ; 0.792      ;
; 0.588 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 0.000        ; 0.062      ; 0.807      ;
; 0.595 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 0.000        ; 0.062      ; 0.814      ;
; 0.595 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 0.000        ; 0.062      ; 0.814      ;
; 0.595 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; clock9       ; clock9      ; 0.000        ; 0.062      ; 0.814      ;
; 0.621 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.175      ;
; 0.621 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.396      ; 1.174      ;
; 0.622 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.176      ;
; 0.622 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.176      ;
; 0.635 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.189      ;
; 0.639 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.193      ;
; 0.639 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.397      ; 1.193      ;
; 0.640 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.396      ; 1.193      ;
; 0.847 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.075      ; 1.079      ;
; 0.848 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.075      ; 1.080      ;
; 0.848 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.076      ; 1.081      ;
; 0.849 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.075      ; 1.081      ;
; 0.858 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.062      ; 1.077      ;
; 0.862 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.062      ; 1.081      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock9'                                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock9 ; Rise       ; clock9                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~input|o                                                                                  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~inputclkctrl|inclk[0]                                                                    ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~inputclkctrl|outclk                                                                      ;
; 0.408  ; 0.624        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.408  ; 0.624        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~input|i                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~input|i                                                                                  ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~inputclkctrl|inclk[0]                                                                    ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~inputclkctrl|outclk                                                                      ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~input|o                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; count          ; clock9     ; 2.369 ; 2.731 ; Rise       ; clock9          ;
; data[*]        ; clock9     ; 1.652 ; 2.063 ; Rise       ; clock9          ;
;  data[0]       ; clock9     ; 1.638 ; 2.063 ; Rise       ; clock9          ;
;  data[1]       ; clock9     ; 1.652 ; 2.063 ; Rise       ; clock9          ;
;  data[2]       ; clock9     ; 1.377 ; 1.804 ; Rise       ; clock9          ;
;  data[3]       ; clock9     ; 1.336 ; 1.762 ; Rise       ; clock9          ;
; dec_select[*]  ; clock9     ; 2.723 ; 3.120 ; Rise       ; clock9          ;
;  dec_select[0] ; clock9     ; 2.526 ; 2.945 ; Rise       ; clock9          ;
;  dec_select[1] ; clock9     ; 2.723 ; 3.120 ; Rise       ; clock9          ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; count          ; clock9     ; -1.408 ; -1.801 ; Rise       ; clock9          ;
; data[*]        ; clock9     ; -0.720 ; -1.122 ; Rise       ; clock9          ;
;  data[0]       ; clock9     ; -1.234 ; -1.641 ; Rise       ; clock9          ;
;  data[1]       ; clock9     ; -1.034 ; -1.436 ; Rise       ; clock9          ;
;  data[2]       ; clock9     ; -0.720 ; -1.122 ; Rise       ; clock9          ;
;  data[3]       ; clock9     ; -0.925 ; -1.336 ; Rise       ; clock9          ;
; dec_select[*]  ; clock9     ; -1.375 ; -1.739 ; Rise       ; clock9          ;
;  dec_select[0] ; clock9     ; -1.392 ; -1.877 ; Rise       ; clock9          ;
;  dec_select[1] ; clock9     ; -1.375 ; -1.739 ; Rise       ; clock9          ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; clock9     ; 7.237 ; 7.238 ; Rise       ; clock9          ;
;  out[0]   ; clock9     ; 6.742 ; 6.654 ; Rise       ; clock9          ;
;  out[1]   ; clock9     ; 6.577 ; 6.496 ; Rise       ; clock9          ;
;  out[2]   ; clock9     ; 7.237 ; 7.238 ; Rise       ; clock9          ;
;  out[3]   ; clock9     ; 7.066 ; 6.985 ; Rise       ; clock9          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; clock9     ; 5.755 ; 5.769 ; Rise       ; clock9          ;
;  out[0]   ; clock9     ; 5.917 ; 5.916 ; Rise       ; clock9          ;
;  out[1]   ; clock9     ; 5.755 ; 5.769 ; Rise       ; clock9          ;
;  out[2]   ; clock9     ; 5.986 ; 5.980 ; Rise       ; clock9          ;
;  out[3]   ; clock9     ; 5.889 ; 5.865 ; Rise       ; clock9          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sel[0]     ; out[0]      ; 6.888 ; 6.803 ; 7.305 ; 7.226 ;
; sel[0]     ; out[1]      ; 6.447 ; 6.366 ; 6.859 ; 6.781 ;
; sel[0]     ; out[2]      ; 6.841 ; 6.813 ; 7.263 ; 7.226 ;
; sel[0]     ; out[3]      ; 7.176 ; 7.095 ; 7.583 ; 7.528 ;
; sel[1]     ; out[0]      ; 7.193 ; 7.105 ; 7.613 ; 7.534 ;
; sel[1]     ; out[1]      ; 6.717 ; 6.636 ; 7.179 ; 7.098 ;
; sel[1]     ; out[2]      ; 6.967 ; 6.936 ; 7.381 ; 7.382 ;
; sel[1]     ; out[3]      ; 7.014 ; 6.950 ; 7.456 ; 7.375 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sel[0]     ; out[0]      ; 6.710 ; 6.628 ; 7.120 ; 7.032 ;
; sel[0]     ; out[1]      ; 6.203 ; 6.115 ; 6.609 ; 6.564 ;
; sel[0]     ; out[2]      ; 6.608 ; 6.555 ; 7.021 ; 6.968 ;
; sel[0]     ; out[3]      ; 6.190 ; 6.189 ; 6.670 ; 6.533 ;
; sel[1]     ; out[0]      ; 6.498 ; 6.409 ; 6.898 ; 6.873 ;
; sel[1]     ; out[1]      ; 6.479 ; 6.407 ; 6.919 ; 6.838 ;
; sel[1]     ; out[2]      ; 6.012 ; 5.937 ; 6.431 ; 6.347 ;
; sel[1]     ; out[3]      ; 6.757 ; 6.691 ; 7.158 ; 7.122 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 756.43 MHz ; 250.0 MHz       ; clock9     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; clock9 ; -0.322 ; -3.014           ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; clock9 ; 0.336 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; clock9 ; -3.000 ; -19.000                        ;
+--------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock9'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.322 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.067     ; 1.250      ;
; -0.322 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.067     ; 1.250      ;
; -0.321 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; -0.067     ; 1.249      ;
; -0.318 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.067     ; 1.246      ;
; -0.310 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.055     ; 1.250      ;
; -0.310 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.055     ; 1.250      ;
; -0.310 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 1.000        ; -0.055     ; 1.250      ;
; -0.305 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.055     ; 1.245      ;
; -0.126 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.351      ;
; -0.126 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.351      ;
; -0.125 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.350      ;
; -0.125 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.350      ;
; -0.125 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.350      ;
; -0.124 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.349      ;
; -0.120 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.345      ;
; -0.120 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.345      ;
; -0.108 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.333      ;
; -0.108 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.333      ;
; -0.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.331      ;
; -0.102 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.327      ;
; -0.058 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.283      ;
; -0.056 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.281      ;
; -0.056 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.281      ;
; -0.056 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 1.000        ; 0.230      ; 1.281      ;
; 0.031  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.067     ; 0.897      ;
; 0.031  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.067     ; 0.897      ;
; 0.031  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; -0.067     ; 0.897      ;
; 0.032  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; -0.067     ; 0.896      ;
; 0.035  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; -0.067     ; 0.893      ;
; 0.035  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; -0.067     ; 0.893      ;
; 0.037  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 1.000        ; -0.067     ; 0.891      ;
; 0.045  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 1.000        ; -0.055     ; 0.895      ;
; 0.047  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 1.000        ; -0.055     ; 0.893      ;
; 0.047  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 1.000        ; -0.055     ; 0.893      ;
; 0.047  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; clock9       ; clock9      ; 1.000        ; -0.055     ; 0.893      ;
; 0.057  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.055     ; 0.883      ;
; 0.057  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.055     ; 0.883      ;
; 0.059  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.055     ; 0.881      ;
; 0.061  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 1.000        ; -0.055     ; 0.879      ;
; 0.289  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.067     ; 0.639      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock9'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.547      ;
; 0.459 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 0.000        ; 0.352      ; 0.955      ;
; 0.463 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 0.959      ;
; 0.463 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 0.959      ;
; 0.463 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 0.959      ;
; 0.471 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 0.967      ;
; 0.476 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 0.000        ; 0.352      ; 0.972      ;
; 0.476 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 0.972      ;
; 0.476 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 0.972      ;
; 0.500 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.711      ;
; 0.501 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.712      ;
; 0.501 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.712      ;
; 0.502 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.713      ;
; 0.504 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.715      ;
; 0.505 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.716      ;
; 0.505 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.716      ;
; 0.512 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.711      ;
; 0.515 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.714      ;
; 0.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.726      ;
; 0.533 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.732      ;
; 0.548 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.352      ; 1.044      ;
; 0.552 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 1.048      ;
; 0.552 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 1.048      ;
; 0.552 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 1.048      ;
; 0.560 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 1.056      ;
; 0.565 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.352      ; 1.061      ;
; 0.565 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 1.061      ;
; 0.565 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.352      ; 1.061      ;
; 0.751 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.962      ;
; 0.753 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.964      ;
; 0.754 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.965      ;
; 0.754 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.067      ; 0.965      ;
; 0.761 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.960      ;
; 0.766 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.055      ; 0.965      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock9'                                                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock9 ; Rise       ; clock9                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~input|o                                                                                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~inputclkctrl|inclk[0]                                                                    ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~inputclkctrl|outclk                                                                      ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~input|i                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~input|i                                                                                  ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~inputclkctrl|inclk[0]                                                                    ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~inputclkctrl|outclk                                                                      ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~input|o                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; count          ; clock9     ; 2.051 ; 2.341 ; Rise       ; clock9          ;
; data[*]        ; clock9     ; 1.393 ; 1.733 ; Rise       ; clock9          ;
;  data[0]       ; clock9     ; 1.393 ; 1.730 ; Rise       ; clock9          ;
;  data[1]       ; clock9     ; 1.387 ; 1.733 ; Rise       ; clock9          ;
;  data[2]       ; clock9     ; 1.152 ; 1.508 ; Rise       ; clock9          ;
;  data[3]       ; clock9     ; 1.126 ; 1.465 ; Rise       ; clock9          ;
; dec_select[*]  ; clock9     ; 2.369 ; 2.688 ; Rise       ; clock9          ;
;  dec_select[0] ; clock9     ; 2.194 ; 2.532 ; Rise       ; clock9          ;
;  dec_select[1] ; clock9     ; 2.369 ; 2.688 ; Rise       ; clock9          ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; count          ; clock9     ; -1.185 ; -1.519 ; Rise       ; clock9          ;
; data[*]        ; clock9     ; -0.564 ; -0.905 ; Rise       ; clock9          ;
;  data[0]       ; clock9     ; -1.032 ; -1.359 ; Rise       ; clock9          ;
;  data[1]       ; clock9     ; -0.838 ; -1.180 ; Rise       ; clock9          ;
;  data[2]       ; clock9     ; -0.564 ; -0.905 ; Rise       ; clock9          ;
;  data[3]       ; clock9     ; -0.759 ; -1.082 ; Rise       ; clock9          ;
; dec_select[*]  ; clock9     ; -1.145 ; -1.459 ; Rise       ; clock9          ;
;  dec_select[0] ; clock9     ; -1.162 ; -1.578 ; Rise       ; clock9          ;
;  dec_select[1] ; clock9     ; -1.145 ; -1.459 ; Rise       ; clock9          ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; clock9     ; 6.777 ; 6.738 ; Rise       ; clock9          ;
;  out[0]   ; clock9     ; 6.345 ; 6.232 ; Rise       ; clock9          ;
;  out[1]   ; clock9     ; 6.169 ; 6.071 ; Rise       ; clock9          ;
;  out[2]   ; clock9     ; 6.777 ; 6.738 ; Rise       ; clock9          ;
;  out[3]   ; clock9     ; 6.613 ; 6.515 ; Rise       ; clock9          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; clock9     ; 5.462 ; 5.425 ; Rise       ; clock9          ;
;  out[0]   ; clock9     ; 5.625 ; 5.573 ; Rise       ; clock9          ;
;  out[1]   ; clock9     ; 5.462 ; 5.425 ; Rise       ; clock9          ;
;  out[2]   ; clock9     ; 5.670 ; 5.625 ; Rise       ; clock9          ;
;  out[3]   ; clock9     ; 5.580 ; 5.513 ; Rise       ; clock9          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sel[0]     ; out[0]      ; 6.399 ; 6.294 ; 6.761 ; 6.656 ;
; sel[0]     ; out[1]      ; 5.974 ; 5.879 ; 6.329 ; 6.239 ;
; sel[0]     ; out[2]      ; 6.350 ; 6.283 ; 6.712 ; 6.637 ;
; sel[0]     ; out[3]      ; 6.624 ; 6.526 ; 6.981 ; 6.914 ;
; sel[1]     ; out[0]      ; 6.659 ; 6.546 ; 7.029 ; 6.924 ;
; sel[1]     ; out[1]      ; 6.226 ; 6.128 ; 6.610 ; 6.512 ;
; sel[1]     ; out[2]      ; 6.458 ; 6.389 ; 6.819 ; 6.779 ;
; sel[1]     ; out[3]      ; 6.480 ; 6.413 ; 6.865 ; 6.770 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sel[0]     ; out[0]      ; 6.242 ; 6.132 ; 6.590 ; 6.480 ;
; sel[0]     ; out[1]      ; 5.759 ; 5.662 ; 6.106 ; 6.044 ;
; sel[0]     ; out[2]      ; 6.144 ; 6.077 ; 6.498 ; 6.431 ;
; sel[0]     ; out[3]      ; 5.752 ; 5.726 ; 6.164 ; 6.016 ;
; sel[1]     ; out[0]      ; 6.048 ; 5.940 ; 6.381 ; 6.328 ;
; sel[1]     ; out[1]      ; 6.021 ; 5.932 ; 6.383 ; 6.288 ;
; sel[1]     ; out[2]      ; 5.597 ; 5.505 ; 5.956 ; 5.858 ;
; sel[1]     ; out[3]      ; 6.271 ; 6.171 ; 6.621 ; 6.548 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; clock9 ; 0.186 ; 0.000             ;
+--------+-------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; clock9 ; 0.198 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; clock9 ; -3.000 ; -20.008                        ;
+--------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock9'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.043     ; 0.758      ;
; 0.186 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.043     ; 0.758      ;
; 0.186 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.043     ; 0.758      ;
; 0.187 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; -0.042     ; 0.758      ;
; 0.193 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.758      ;
; 0.193 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.758      ;
; 0.193 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.758      ;
; 0.193 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.758      ;
; 0.282 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.136      ; 0.841      ;
; 0.282 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.136      ; 0.841      ;
; 0.284 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.137      ; 0.840      ;
; 0.286 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.136      ; 0.837      ;
; 0.286 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.136      ; 0.837      ;
; 0.288 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.137      ; 0.836      ;
; 0.288 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; 0.137      ; 0.836      ;
; 0.292 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 1.000        ; 0.137      ; 0.832      ;
; 0.297 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.136      ; 0.826      ;
; 0.297 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.136      ; 0.826      ;
; 0.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; 0.137      ; 0.826      ;
; 0.298 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; 0.137      ; 0.826      ;
; 0.335 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.136      ; 0.788      ;
; 0.335 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.136      ; 0.788      ;
; 0.335 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 1.000        ; 0.137      ; 0.789      ;
; 0.337 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; 0.137      ; 0.787      ;
; 0.391 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; -0.043     ; 0.553      ;
; 0.391 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; -0.043     ; 0.553      ;
; 0.391 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 1.000        ; -0.043     ; 0.553      ;
; 0.392 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.043     ; 0.552      ;
; 0.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.043     ; 0.552      ;
; 0.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 1.000        ; -0.042     ; 0.552      ;
; 0.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 1.000        ; -0.042     ; 0.552      ;
; 0.398 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.553      ;
; 0.399 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.552      ;
; 0.399 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.552      ;
; 0.399 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.552      ;
; 0.407 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.544      ;
; 0.407 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.544      ;
; 0.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.543      ;
; 0.411 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 1.000        ; -0.036     ; 0.540      ;
; 0.560 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 1.000        ; -0.043     ; 0.384      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock9'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.198 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.043      ; 0.325      ;
; 0.276 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.216      ; 0.576      ;
; 0.276 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.575      ;
; 0.277 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.576      ;
; 0.277 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.576      ;
; 0.287 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.216      ; 0.587      ;
; 0.289 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.588      ;
; 0.289 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.588      ;
; 0.290 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.589      ;
; 0.298 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.043      ; 0.426      ;
; 0.301 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; clock9       ; clock9      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.043      ; 0.428      ;
; 0.301 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; clock9       ; clock9      ; 0.000        ; 0.043      ; 0.428      ;
; 0.306 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.427      ;
; 0.315 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.439      ;
; 0.339 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.216      ; 0.639      ;
; 0.339 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.638      ;
; 0.340 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.639      ;
; 0.340 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.639      ;
; 0.350 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.216      ; 0.650      ;
; 0.352 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.651      ;
; 0.352 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.651      ;
; 0.353 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.215      ; 0.652      ;
; 0.457 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.043      ; 0.584      ;
; 0.459 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; clock9       ; clock9      ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; clock9       ; clock9      ; 0.000        ; 0.043      ; 0.586      ;
; 0.464 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; clock9       ; clock9      ; 0.000        ; 0.036      ; 0.586      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock9'                                                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock9 ; Rise       ; clock9                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~input|o                                                                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~inputclkctrl|inclk[0]                                                                    ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~inputclkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~input|i                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock9 ; Rise       ; clock9~input|i                                                                                  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ;
; 0.667  ; 0.883        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ;
; 0.667  ; 0.883        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ;
; 0.668  ; 0.884        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.668  ; 0.884        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.668  ; 0.884        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.668  ; 0.884        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.668  ; 0.884        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ;
; 0.668  ; 0.884        ; 0.216          ; High Pulse Width ; clock9 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~inputclkctrl|inclk[0]                                                                    ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~inputclkctrl|outclk                                                                      ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; clock9~input|o                                                                                  ;
; 0.889  ; 0.889        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.889  ; 0.889        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; clock9 ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; count          ; clock9     ; 1.278 ; 1.854 ; Rise       ; clock9          ;
; data[*]        ; clock9     ; 0.891 ; 1.481 ; Rise       ; clock9          ;
;  data[0]       ; clock9     ; 0.890 ; 1.481 ; Rise       ; clock9          ;
;  data[1]       ; clock9     ; 0.891 ; 1.470 ; Rise       ; clock9          ;
;  data[2]       ; clock9     ; 0.761 ; 1.353 ; Rise       ; clock9          ;
;  data[3]       ; clock9     ; 0.729 ; 1.322 ; Rise       ; clock9          ;
; dec_select[*]  ; clock9     ; 1.484 ; 2.090 ; Rise       ; clock9          ;
;  dec_select[0] ; clock9     ; 1.374 ; 1.970 ; Rise       ; clock9          ;
;  dec_select[1] ; clock9     ; 1.484 ; 2.090 ; Rise       ; clock9          ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; count          ; clock9     ; -0.760 ; -1.324 ; Rise       ; clock9          ;
; data[*]        ; clock9     ; -0.400 ; -0.948 ; Rise       ; clock9          ;
;  data[0]       ; clock9     ; -0.663 ; -1.231 ; Rise       ; clock9          ;
;  data[1]       ; clock9     ; -0.555 ; -1.103 ; Rise       ; clock9          ;
;  data[2]       ; clock9     ; -0.400 ; -0.948 ; Rise       ; clock9          ;
;  data[3]       ; clock9     ; -0.500 ; -1.071 ; Rise       ; clock9          ;
; dec_select[*]  ; clock9     ; -0.756 ; -1.291 ; Rise       ; clock9          ;
;  dec_select[0] ; clock9     ; -0.762 ; -1.370 ; Rise       ; clock9          ;
;  dec_select[1] ; clock9     ; -0.756 ; -1.291 ; Rise       ; clock9          ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; clock9     ; 4.238 ; 4.282 ; Rise       ; clock9          ;
;  out[0]   ; clock9     ; 3.964 ; 3.983 ; Rise       ; clock9          ;
;  out[1]   ; clock9     ; 3.855 ; 3.861 ; Rise       ; clock9          ;
;  out[2]   ; clock9     ; 4.238 ; 4.282 ; Rise       ; clock9          ;
;  out[3]   ; clock9     ; 4.138 ; 4.132 ; Rise       ; clock9          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; clock9     ; 3.372 ; 3.452 ; Rise       ; clock9          ;
;  out[0]   ; clock9     ; 3.482 ; 3.559 ; Rise       ; clock9          ;
;  out[1]   ; clock9     ; 3.372 ; 3.452 ; Rise       ; clock9          ;
;  out[2]   ; clock9     ; 3.508 ; 3.565 ; Rise       ; clock9          ;
;  out[3]   ; clock9     ; 3.449 ; 3.503 ; Rise       ; clock9          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sel[0]     ; out[0]      ; 4.053 ; 4.072 ; 4.620 ; 4.639 ;
; sel[0]     ; out[1]      ; 3.784 ; 3.790 ; 4.348 ; 4.354 ;
; sel[0]     ; out[2]      ; 4.010 ; 4.054 ; 4.576 ; 4.620 ;
; sel[0]     ; out[3]      ; 4.208 ; 4.202 ; 4.776 ; 4.770 ;
; sel[1]     ; out[0]      ; 4.219 ; 4.238 ; 4.780 ; 4.806 ;
; sel[1]     ; out[1]      ; 3.932 ; 3.938 ; 4.531 ; 4.537 ;
; sel[1]     ; out[2]      ; 4.076 ; 4.120 ; 4.662 ; 4.706 ;
; sel[1]     ; out[3]      ; 4.121 ; 4.115 ; 4.705 ; 4.699 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sel[0]     ; out[0]      ; 3.925 ; 3.951 ; 4.491 ; 4.517 ;
; sel[0]     ; out[1]      ; 3.649 ; 3.645 ; 4.210 ; 4.232 ;
; sel[0]     ; out[2]      ; 3.866 ; 3.882 ; 4.432 ; 4.448 ;
; sel[0]     ; out[3]      ; 3.650 ; 3.696 ; 4.259 ; 4.226 ;
; sel[1]     ; out[0]      ; 3.831 ; 3.843 ; 4.391 ; 4.441 ;
; sel[1]     ; out[1]      ; 3.794 ; 3.806 ; 4.384 ; 4.389 ;
; sel[1]     ; out[2]      ; 3.555 ; 3.565 ; 4.124 ; 4.127 ;
; sel[1]     ; out[3]      ; 3.943 ; 3.981 ; 4.500 ; 4.554 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.483 ; 0.198 ; N/A      ; N/A     ; -3.000              ;
;  clock9          ; -0.483 ; 0.198 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -5.152 ; 0.0   ; 0.0      ; 0.0     ; -20.008             ;
;  clock9          ; -5.152 ; 0.000 ; N/A      ; N/A     ; -20.008             ;
+------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; count          ; clock9     ; 2.369 ; 2.731 ; Rise       ; clock9          ;
; data[*]        ; clock9     ; 1.652 ; 2.063 ; Rise       ; clock9          ;
;  data[0]       ; clock9     ; 1.638 ; 2.063 ; Rise       ; clock9          ;
;  data[1]       ; clock9     ; 1.652 ; 2.063 ; Rise       ; clock9          ;
;  data[2]       ; clock9     ; 1.377 ; 1.804 ; Rise       ; clock9          ;
;  data[3]       ; clock9     ; 1.336 ; 1.762 ; Rise       ; clock9          ;
; dec_select[*]  ; clock9     ; 2.723 ; 3.120 ; Rise       ; clock9          ;
;  dec_select[0] ; clock9     ; 2.526 ; 2.945 ; Rise       ; clock9          ;
;  dec_select[1] ; clock9     ; 2.723 ; 3.120 ; Rise       ; clock9          ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; count          ; clock9     ; -0.760 ; -1.324 ; Rise       ; clock9          ;
; data[*]        ; clock9     ; -0.400 ; -0.905 ; Rise       ; clock9          ;
;  data[0]       ; clock9     ; -0.663 ; -1.231 ; Rise       ; clock9          ;
;  data[1]       ; clock9     ; -0.555 ; -1.103 ; Rise       ; clock9          ;
;  data[2]       ; clock9     ; -0.400 ; -0.905 ; Rise       ; clock9          ;
;  data[3]       ; clock9     ; -0.500 ; -1.071 ; Rise       ; clock9          ;
; dec_select[*]  ; clock9     ; -0.756 ; -1.291 ; Rise       ; clock9          ;
;  dec_select[0] ; clock9     ; -0.762 ; -1.370 ; Rise       ; clock9          ;
;  dec_select[1] ; clock9     ; -0.756 ; -1.291 ; Rise       ; clock9          ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; clock9     ; 7.237 ; 7.238 ; Rise       ; clock9          ;
;  out[0]   ; clock9     ; 6.742 ; 6.654 ; Rise       ; clock9          ;
;  out[1]   ; clock9     ; 6.577 ; 6.496 ; Rise       ; clock9          ;
;  out[2]   ; clock9     ; 7.237 ; 7.238 ; Rise       ; clock9          ;
;  out[3]   ; clock9     ; 7.066 ; 6.985 ; Rise       ; clock9          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; clock9     ; 3.372 ; 3.452 ; Rise       ; clock9          ;
;  out[0]   ; clock9     ; 3.482 ; 3.559 ; Rise       ; clock9          ;
;  out[1]   ; clock9     ; 3.372 ; 3.452 ; Rise       ; clock9          ;
;  out[2]   ; clock9     ; 3.508 ; 3.565 ; Rise       ; clock9          ;
;  out[3]   ; clock9     ; 3.449 ; 3.503 ; Rise       ; clock9          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sel[0]     ; out[0]      ; 6.888 ; 6.803 ; 7.305 ; 7.226 ;
; sel[0]     ; out[1]      ; 6.447 ; 6.366 ; 6.859 ; 6.781 ;
; sel[0]     ; out[2]      ; 6.841 ; 6.813 ; 7.263 ; 7.226 ;
; sel[0]     ; out[3]      ; 7.176 ; 7.095 ; 7.583 ; 7.528 ;
; sel[1]     ; out[0]      ; 7.193 ; 7.105 ; 7.613 ; 7.534 ;
; sel[1]     ; out[1]      ; 6.717 ; 6.636 ; 7.179 ; 7.098 ;
; sel[1]     ; out[2]      ; 6.967 ; 6.936 ; 7.381 ; 7.382 ;
; sel[1]     ; out[3]      ; 7.014 ; 6.950 ; 7.456 ; 7.375 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; sel[0]     ; out[0]      ; 3.925 ; 3.951 ; 4.491 ; 4.517 ;
; sel[0]     ; out[1]      ; 3.649 ; 3.645 ; 4.210 ; 4.232 ;
; sel[0]     ; out[2]      ; 3.866 ; 3.882 ; 4.432 ; 4.448 ;
; sel[0]     ; out[3]      ; 3.650 ; 3.696 ; 4.259 ; 4.226 ;
; sel[1]     ; out[0]      ; 3.831 ; 3.843 ; 4.391 ; 4.441 ;
; sel[1]     ; out[1]      ; 3.794 ; 3.806 ; 4.384 ; 4.389 ;
; sel[1]     ; out[2]      ; 3.555 ; 3.565 ; 4.124 ; 4.127 ;
; sel[1]     ; out[3]      ; 3.943 ; 3.981 ; 4.500 ; 4.554 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sel[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sel[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock9                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dec_select[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dec_select[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; count                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock9     ; clock9   ; 40       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock9     ; clock9   ; 40       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 72    ; 72   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 16 12:09:42 2018
Info: Command: quartus_sta 2012510017 -c 2012510017
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: '2012510017.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock9 clock9
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.483        -5.152 clock9 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.378         0.000 clock9 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -19.000 clock9 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.322
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.322        -3.014 clock9 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.336         0.000 clock9 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -19.000 clock9 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 clock9 
Info (332146): Worst-case hold slack is 0.198
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.198         0.000 clock9 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -20.008 clock9 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 508 megabytes
    Info: Processing ended: Fri Mar 16 12:09:44 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


