/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: mmdc_iomux_config.c

/* ------------------------------------------------------------------------------
 * <auto-generated>
 *     This code was generated by a tool.
 *     Runtime Version:3.3.2.1
 *
 *     Changes to this file may cause incorrect behavior and will be lost if
 *     the code is regenerated.
 * </auto-generated>
 * ------------------------------------------------------------------------------
*/

#include "iomux_config.h"
#include "iomux_define.h"
#include "registers/regsiomuxc.h"

// Function to configure IOMUXC for mmdc module.
void mmdc_iomux_config(void)
{
    // Config mmdc.DRAM_A[0] to pad DRAM_A0(AC14)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A0(0x020E052C)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A0.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A0.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[1] to pad DRAM_A1(AB14)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A1(0x020E0530)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A1.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A1.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[10] to pad DRAM_A10(AA15)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A10(0x020E0554)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A10.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A10.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A10.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[11] to pad DRAM_A11(AC12)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A11(0x020E0558)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A11.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A11.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A11.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[12] to pad DRAM_A12(AD12)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A12(0x020E055C)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A12.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A12.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A12.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[13] to pad DRAM_A13(AC17)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A13(0x020E0560)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A13.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A13.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A13.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[14] to pad DRAM_A14(AA12)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A14(0x020E0564)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A14.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A14.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A14.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[15] to pad DRAM_A15(Y12)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A15(0x020E0568)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A15.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A15.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A15.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[2] to pad DRAM_A2(AA14)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A2(0x020E0534)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A2.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A2.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A2.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[3] to pad DRAM_A3(Y14)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A3(0x020E0538)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A3.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A3.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A3.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[4] to pad DRAM_A4(W14)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A4(0x020E053C)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A4.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A4.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A4.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[5] to pad DRAM_A5(AE13)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A5(0x020E0540)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A5.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A5.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A5.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[6] to pad DRAM_A6(AC13)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A6(0x020E0544)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A6.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A6.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A6.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[7] to pad DRAM_A7(Y13)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A7(0x020E0548)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A7.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A7.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A7.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[8] to pad DRAM_A8(AB13)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A8(0x020E054C)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A8.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A8.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A8.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_A[9] to pad DRAM_A9(AE12)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_A9(0x020E0550)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_A9.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_A9.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_A9.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9_PUE(PUE_KEEP) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_CAS to pad DRAM_CAS(AE16)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS(0x020E056C)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_CAS.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_CAS.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_CAS.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_CAS.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_CS[0] to pad DRAM_CS0(Y16)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0(0x020E0570)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_CS0.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_CS0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_CS0.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_CTLDS(0x020E078C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: CTLDS (Pads: DRAM_CS0 DRAM_CS1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDWE).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_CS[1] to pad DRAM_CS1(AD17)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1(0x020E0574)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_CS1.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_CS1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_CS1.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_CTLDS(0x020E078C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: CTLDS (Pads: DRAM_CS0 DRAM_CS1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDWE).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[0] to pad DRAM_D0(AD2)
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0(0x020E0754)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL0 (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6
    //                DRAM_D7).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B0DS(0x020E0784)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B0DS (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[1] to pad DRAM_D1(AE2)
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0(0x020E0754)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL0 (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6
    //                DRAM_D7).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B0DS(0x020E0784)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B0DS (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[10] to pad DRAM_D10(AA6)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1(0x020E075C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL1 (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //                DRAM_D9).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B1DS(0x020E0788)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B1DS (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //               DRAM_D9).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[11] to pad DRAM_D11(AE7)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1(0x020E075C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL1 (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //                DRAM_D9).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B1DS(0x020E0788)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B1DS (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //               DRAM_D9).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[12] to pad DRAM_D12(AB5)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1(0x020E075C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL1 (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //                DRAM_D9).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B1DS(0x020E0788)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B1DS (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //               DRAM_D9).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[13] to pad DRAM_D13(AC5)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1(0x020E075C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL1 (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //                DRAM_D9).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B1DS(0x020E0788)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B1DS (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //               DRAM_D9).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[14] to pad DRAM_D14(AB6)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1(0x020E075C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL1 (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //                DRAM_D9).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B1DS(0x020E0788)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B1DS (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //               DRAM_D9).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[15] to pad DRAM_D15(AC7)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1(0x020E075C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL1 (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //                DRAM_D9).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B1DS(0x020E0788)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B1DS (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //               DRAM_D9).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[16] to pad DRAM_D16(AB7)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2(0x020E0760)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL2 (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22 
    //                DRAM_D23).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B2DS(0x020E0794)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B2DS (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22
    //               DRAM_D23).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[17] to pad DRAM_D17(AA8)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2(0x020E0760)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL2 (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22 
    //                DRAM_D23).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B2DS(0x020E0794)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B2DS (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22
    //               DRAM_D23).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[18] to pad DRAM_D18(AB9)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2(0x020E0760)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL2 (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22 
    //                DRAM_D23).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B2DS(0x020E0794)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B2DS (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22
    //               DRAM_D23).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[19] to pad DRAM_D19(Y9)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2(0x020E0760)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL2 (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22 
    //                DRAM_D23).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B2DS(0x020E0794)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B2DS (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22
    //               DRAM_D23).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[2] to pad DRAM_D2(AC4)
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0(0x020E0754)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL0 (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6
    //                DRAM_D7).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B0DS(0x020E0784)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B0DS (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[20] to pad DRAM_D20(Y7)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2(0x020E0760)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL2 (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22 
    //                DRAM_D23).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B2DS(0x020E0794)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B2DS (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22
    //               DRAM_D23).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[21] to pad DRAM_D21(Y8)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2(0x020E0760)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL2 (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22 
    //                DRAM_D23).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B2DS(0x020E0794)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B2DS (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22
    //               DRAM_D23).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[22] to pad DRAM_D22(AC8)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2(0x020E0760)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL2 (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22 
    //                DRAM_D23).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B2DS(0x020E0794)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B2DS (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22
    //               DRAM_D23).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[23] to pad DRAM_D23(AA9)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2(0x020E0760)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL2 (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22 
    //                DRAM_D23).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B2DS(0x020E0794)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B2DS (Pads: DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D20 DRAM_D21 DRAM_D22
    //               DRAM_D23).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B2DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[24] to pad DRAM_D24(AE9)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3(0x020E0764)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL3 (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30 
    //                DRAM_D31).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B3DS(0x020E079C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B3DS (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30
    //               DRAM_D31).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[25] to pad DRAM_D25(Y10)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3(0x020E0764)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL3 (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30 
    //                DRAM_D31).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B3DS(0x020E079C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B3DS (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30
    //               DRAM_D31).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[26] to pad DRAM_D26(AE11)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3(0x020E0764)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL3 (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30 
    //                DRAM_D31).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B3DS(0x020E079C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B3DS (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30
    //               DRAM_D31).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[27] to pad DRAM_D27(AB11)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3(0x020E0764)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL3 (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30 
    //                DRAM_D31).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B3DS(0x020E079C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B3DS (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30
    //               DRAM_D31).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[28] to pad DRAM_D28(AC9)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3(0x020E0764)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL3 (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30 
    //                DRAM_D31).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B3DS(0x020E079C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B3DS (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30
    //               DRAM_D31).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[29] to pad DRAM_D29(AD9)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3(0x020E0764)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL3 (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30 
    //                DRAM_D31).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B3DS(0x020E079C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B3DS (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30
    //               DRAM_D31).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[3] to pad DRAM_D3(AA5)
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0(0x020E0754)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL0 (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6
    //                DRAM_D7).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B0DS(0x020E0784)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B0DS (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[30] to pad DRAM_D30(AD11)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3(0x020E0764)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL3 (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30 
    //                DRAM_D31).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B3DS(0x020E079C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B3DS (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30
    //               DRAM_D31).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[31] to pad DRAM_D31(AC11)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3(0x020E0764)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL3 (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30 
    //                DRAM_D31).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B3DS(0x020E079C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B3DS (Pads: DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D30
    //               DRAM_D31).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B3DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[32] to pad DRAM_D32(AA17)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4(0x020E076C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL4 (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 
    //                DRAM_D39).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B4DS(0x020E07A0)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B4DS (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //               DRAM_D39).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[33] to pad DRAM_D33(AA18)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4(0x020E076C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL4 (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 
    //                DRAM_D39).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B4DS(0x020E07A0)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B4DS (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //               DRAM_D39).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[34] to pad DRAM_D34(AC18)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4(0x020E076C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL4 (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 
    //                DRAM_D39).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B4DS(0x020E07A0)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B4DS (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //               DRAM_D39).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[35] to pad DRAM_D35(AE19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4(0x020E076C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL4 (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 
    //                DRAM_D39).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B4DS(0x020E07A0)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B4DS (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //               DRAM_D39).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[36] to pad DRAM_D36(Y17)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4(0x020E076C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL4 (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 
    //                DRAM_D39).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B4DS(0x020E07A0)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B4DS (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //               DRAM_D39).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[37] to pad DRAM_D37(Y18)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4(0x020E076C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL4 (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 
    //                DRAM_D39).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B4DS(0x020E07A0)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B4DS (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //               DRAM_D39).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[38] to pad DRAM_D38(AB19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4(0x020E076C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL4 (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 
    //                DRAM_D39).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B4DS(0x020E07A0)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B4DS (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //               DRAM_D39).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[39] to pad DRAM_D39(AC19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4(0x020E076C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL4 (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 
    //                DRAM_D39).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B4DS(0x020E07A0)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B4DS (Pads: DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //               DRAM_D39).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B4DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[4] to pad DRAM_D4(AC1)
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0(0x020E0754)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL0 (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6
    //                DRAM_D7).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B0DS(0x020E0784)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B0DS (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[40] to pad DRAM_D40(Y19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5(0x020E0778)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL5 (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 
    //                DRAM_D47).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B5DS(0x020E07A4)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B5DS (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46
    //               DRAM_D47).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[41] to pad DRAM_D41(AB20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5(0x020E0778)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL5 (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 
    //                DRAM_D47).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B5DS(0x020E07A4)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B5DS (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46
    //               DRAM_D47).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[42] to pad DRAM_D42(AB21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5(0x020E0778)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL5 (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 
    //                DRAM_D47).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B5DS(0x020E07A4)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B5DS (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46
    //               DRAM_D47).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[43] to pad DRAM_D43(AD21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5(0x020E0778)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL5 (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 
    //                DRAM_D47).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B5DS(0x020E07A4)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B5DS (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46
    //               DRAM_D47).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[44] to pad DRAM_D44(Y20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5(0x020E0778)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL5 (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 
    //                DRAM_D47).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B5DS(0x020E07A4)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B5DS (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46
    //               DRAM_D47).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[45] to pad DRAM_D45(AA20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5(0x020E0778)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL5 (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 
    //                DRAM_D47).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B5DS(0x020E07A4)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B5DS (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46
    //               DRAM_D47).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[46] to pad DRAM_D46(AE21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5(0x020E0778)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL5 (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 
    //                DRAM_D47).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B5DS(0x020E07A4)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B5DS (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46
    //               DRAM_D47).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[47] to pad DRAM_D47(AC21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5(0x020E0778)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL5 (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 
    //                DRAM_D47).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B5DS(0x020E07A4)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B5DS (Pads: DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46
    //               DRAM_D47).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B5DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[48] to pad DRAM_D48(AC22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6(0x020E077C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL6 (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 
    //                DRAM_D55).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B6DS(0x020E07A8)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B6DS (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54
    //               DRAM_D55).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[49] to pad DRAM_D49(AE22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6(0x020E077C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL6 (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 
    //                DRAM_D55).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B6DS(0x020E07A8)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B6DS (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54
    //               DRAM_D55).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[5] to pad DRAM_D5(AD1)
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0(0x020E0754)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL0 (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6
    //                DRAM_D7).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B0DS(0x020E0784)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B0DS (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[50] to pad DRAM_D50(AE24)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6(0x020E077C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL6 (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 
    //                DRAM_D55).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B6DS(0x020E07A8)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B6DS (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54
    //               DRAM_D55).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[51] to pad DRAM_D51(AC24)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6(0x020E077C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL6 (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 
    //                DRAM_D55).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B6DS(0x020E07A8)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B6DS (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54
    //               DRAM_D55).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[52] to pad DRAM_D52(AB22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6(0x020E077C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL6 (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 
    //                DRAM_D55).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B6DS(0x020E07A8)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B6DS (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54
    //               DRAM_D55).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[53] to pad DRAM_D53(AC23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6(0x020E077C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL6 (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 
    //                DRAM_D55).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B6DS(0x020E07A8)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B6DS (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54
    //               DRAM_D55).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[54] to pad DRAM_D54(AD25)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6(0x020E077C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL6 (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 
    //                DRAM_D55).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B6DS(0x020E07A8)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B6DS (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54
    //               DRAM_D55).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[55] to pad DRAM_D55(AC25)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(0x00000030);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6(0x020E077C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL6 (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 
    //                DRAM_D55).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B6DS(0x020E07A8)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B6DS (Pads: DRAM_D48 DRAM_D49 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54
    //               DRAM_D55).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B6DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_D[56] to pad DRAM_D56(AB25)
    // HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B7DS(0x020E0748)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B7DS (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62
    //               DRAM_D63).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7(0x020E0780)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL7 (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62 
    //                DRAM_D63).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[57] to pad DRAM_D57(AA21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B7DS(0x020E0748)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B7DS (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62
    //               DRAM_D63).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7(0x020E0780)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL7 (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62 
    //                DRAM_D63).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[58] to pad DRAM_D58(Y25)
    // HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B7DS(0x020E0748)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B7DS (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62
    //               DRAM_D63).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7(0x020E0780)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL7 (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62 
    //                DRAM_D63).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[59] to pad DRAM_D59(Y22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B7DS(0x020E0748)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B7DS (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62
    //               DRAM_D63).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7(0x020E0780)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL7 (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62 
    //                DRAM_D63).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[6] to pad DRAM_D6(AB4)
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0(0x020E0754)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL0 (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6
    //                DRAM_D7).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B0DS(0x020E0784)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B0DS (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[60] to pad DRAM_D60(AB23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B7DS(0x020E0748)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B7DS (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62
    //               DRAM_D63).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7(0x020E0780)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL7 (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62 
    //                DRAM_D63).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[61] to pad DRAM_D61(AA23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B7DS(0x020E0748)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B7DS (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62
    //               DRAM_D63).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7(0x020E0780)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL7 (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62 
    //                DRAM_D63).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[62] to pad DRAM_D62(Y23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B7DS(0x020E0748)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B7DS (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62
    //               DRAM_D63).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7(0x020E0780)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL7 (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62 
    //                DRAM_D63).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[63] to pad DRAM_D63(W25)
    // HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B7DS(0x020E0748)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B7DS (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62
    //               DRAM_D63).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B7DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7(0x020E0780)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL7 (Pads: DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D60 DRAM_D61 DRAM_D62 
    //                DRAM_D63).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[7] to pad DRAM_D7(AE4)
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0(0x020E0754)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL0 (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6
    //                DRAM_D7).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B0DS(0x020E0784)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B0DS (Pads: DRAM_D0 DRAM_D1 DRAM_D2 DRAM_D3 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B0DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[8] to pad DRAM_D8(AD5)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1(0x020E075C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL1 (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //                DRAM_D9).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B1DS(0x020E0788)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B1DS (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //               DRAM_D9).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_D[9] to pad DRAM_D9(AE5)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(0x00000030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1(0x020E075C)
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for group: TERM_CTL1 (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //                DRAM_D9).
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    HW_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x020E0774)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                    DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                    DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //                    DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //                    DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //                    DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_B1DS(0x020E0788)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: B1DS (Pads: DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D8
    //               DRAM_D9).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_B1DS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_DQM[0] to pad DRAM_DQM0(AC3)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0(0x020E05AC)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_DQM0.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_DQM0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_DQM0.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_DQM0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_DQM[1] to pad DRAM_DQM1(AC6)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1(0x020E05B4)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_DQM1.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_DQM1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_DQM1.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_DQM1.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_DQM[2] to pad DRAM_DQM2(AB8)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2(0x020E0528)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_DQM2.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_DQM2.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_DQM2.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_DQM2.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_DQM[3] to pad DRAM_DQM3(AE10)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3(0x020E0520)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_DQM3.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_DQM3.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_DQM3.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_DQM3.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_DQM[4] to pad DRAM_DQM4(AB18)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4(0x020E0514)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_DQM4.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_DQM4.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_DQM4.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_DQM4.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_DQM[5] to pad DRAM_DQM5(AC20)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5(0x020E0510)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_DQM5.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_DQM5.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_DQM5.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_DQM5.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_DQM[6] to pad DRAM_DQM6(AD24)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6(0x020E05BC)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_DQM6.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_DQM6.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_DQM6.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_DQM6.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_DQM[7] to pad DRAM_DQM7(Y21)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7(0x020E05C4)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_DQM7.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_DQM7.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //                 NOTE: 10 100KOhm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_DQM7.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_DQM7.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_ODT[0] to pad DRAM_SDODT0(AC16)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_WR(0x00003030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0(0x020E059C)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_SDODT0.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_SDODT0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDODT0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDODT0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DRAM_SDODT0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDODT0.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDODT0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_ODT[1] to pad DRAM_SDODT1(AB17)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_WR(0x00003030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1(0x020E05A0)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_SDODT1.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_SDODT1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDODT1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDODT1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DRAM_SDODT1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDODT1.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDODT1.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));

    // Config mmdc.DRAM_RAS to pad DRAM_RAS(AB15)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS(0x020E0578)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_RAS.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_RAS.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_RAS.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_RAS.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_RESET to pad DRAM_RESET(Y6)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_WR(0x00083030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET(0x020E057C)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for pad: DRAM_RESET.
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_RESET.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_RESET.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_RESET.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_RESET.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DRAM_RESET.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_RESET.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_RESET.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_SEL(DDR_SEL_LPDDR2) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DSE(DSE_40OHM));

    // Config mmdc.DRAM_SDBA[0] to pad DRAM_SDBA0(AC15)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0(0x020E0580)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_SDBA0.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_SDBA0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDBA0.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_SDBA[1] to pad DRAM_SDBA1(Y15)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1(0x020E0584)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_SDBA1.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_SDBA1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDBA1.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_ADDDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_ADDDS(0x020E074C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: ADDDS (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //               DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_SDBA0 DRAM_SDBA1).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_ADDDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_SDBA[2] to pad DRAM_SDBA2(AB12)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_WR(0x0000B000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2(0x020E058C)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_SDBA2.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_SDBA2.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDBA2.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DRAM_SDBA2.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDBA2.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_CTLDS(0x020E078C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: CTLDS (Pads: DRAM_CS0 DRAM_CS1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDWE).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_SDCKE[0] to pad DRAM_SDCKE0(Y11)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_WR(0x00003000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0(0x020E0590)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_SDCKE0.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_SDCKE0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDCKE0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDCKE0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DRAM_SDCKE0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDCKE0.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_CTLDS(0x020E078C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: CTLDS (Pads: DRAM_CS0 DRAM_CS1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDWE).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_SDCKE[1] to pad DRAM_SDCKE1(AA11)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_WR(0x00003000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1(0x020E0598)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_SDCKE1.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_SDCKE1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDCKE1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDCKE1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: DRAM_SDCKE1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDCKE1.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_CTLDS(0x020E078C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: CTLDS (Pads: DRAM_CS0 DRAM_CS1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDWE).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE(DSE_40OHM));

    // Config mmdc.DRAM_SDCLK_0 to pad DRAM_SDCLK_0(AD15)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0(0x020E0588)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_SDCLK_0.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_SDCLK_0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDCLK_0.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDCLK_0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_SDCLK_1 to pad DRAM_SDCLK_1(AD14)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_WR(0x00008030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1(0x020E0594)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_SDCLK_1.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_SDCLK_1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDCLK_1.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDCLK_1.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));

    // Config mmdc.DRAM_SDQS[0] to pad DRAM_SDQS0(AE3)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_WR(0x00002030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0(0x020E05A8)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Read Only Field
    //                    NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDQS0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDQS0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Select one out of next values for pad: DRAM_SDQS0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDQS0.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDQS0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL(0x020E0750)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE_CTL (Pads: DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4
    //                    DRAM_SDQS5 DRAM_SDQS6 DRAM_SDQS7).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));

    // Config mmdc.DRAM_SDQS[1] to pad DRAM_SDQS1(AD6)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_WR(0x00002030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1(0x020E05B0)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Read Only Field
    //                    NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDQS1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDQS1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Select one out of next values for pad: DRAM_SDQS1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDQS1.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDQS1.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL(0x020E0750)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE_CTL (Pads: DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4
    //                    DRAM_SDQS5 DRAM_SDQS6 DRAM_SDQS7).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));

    // Config mmdc.DRAM_SDQS[2] to pad DRAM_SDQS2(AD8)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_WR(0x00002030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2(0x020E0524)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Read Only Field
    //                    NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDQS2.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDQS2.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Select one out of next values for pad: DRAM_SDQS2.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDQS2.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDQS2.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL(0x020E0750)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE_CTL (Pads: DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4
    //                    DRAM_SDQS5 DRAM_SDQS6 DRAM_SDQS7).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));

    // Config mmdc.DRAM_SDQS[3] to pad DRAM_SDQS3(AC10)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_WR(0x00002030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3(0x020E051C)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Read Only Field
    //                    NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDQS3.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDQS3.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Select one out of next values for pad: DRAM_SDQS3.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDQS3.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDQS3.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL(0x020E0750)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE_CTL (Pads: DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4
    //                    DRAM_SDQS5 DRAM_SDQS6 DRAM_SDQS7).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));

    // Config mmdc.DRAM_SDQS[4] to pad DRAM_SDQS4(AD18)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_WR(0x00002030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4(0x020E0518)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Read Only Field
    //                    NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDQS4.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDQS4.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Select one out of next values for pad: DRAM_SDQS4.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDQS4.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDQS4.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL(0x020E0750)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE_CTL (Pads: DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4
    //                    DRAM_SDQS5 DRAM_SDQS6 DRAM_SDQS7).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));

    // Config mmdc.DRAM_SDQS[5] to pad DRAM_SDQS5(AD20)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_WR(0x00002030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5(0x020E050C)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Read Only Field
    //                    NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDQS5.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDQS5.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Select one out of next values for pad: DRAM_SDQS5.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDQS5.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDQS5.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL(0x020E0750)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE_CTL (Pads: DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4
    //                    DRAM_SDQS5 DRAM_SDQS6 DRAM_SDQS7).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));

    // Config mmdc.DRAM_SDQS[6] to pad DRAM_SDQS6(AD23)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_WR(0x00002030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6(0x020E05B8)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Read Only Field
    //                    NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDQS6.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDQS6.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Select one out of next values for pad: DRAM_SDQS6.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDQS6.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDQS6.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL(0x020E0750)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE_CTL (Pads: DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4
    //                    DRAM_SDQS5 DRAM_SDQS6 DRAM_SDQS7).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));

    // Config mmdc.DRAM_SDQS[7] to pad DRAM_SDQS7(AA25)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_WR(0x00002030);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7(0x020E05C0)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Read Only Field
    //                    NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: DRAM_SDQS7.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for pad: DRAM_SDQS7.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Select one out of next values for pad: DRAM_SDQS7.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDQS7.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: DRAM_SDQS7.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_DSE(DSE_40OHM));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL(0x020E0750)
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for group: DDRMODE_CTL (Pads: DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4
    //                    DRAM_SDQS5 DRAM_SDQS6 DRAM_SDQS7).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x020E0770)
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //              DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //              DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33 DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38
    //              DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45 DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5
    //              DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57 DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61
    //              DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6
    //              DRAM_SDQS7).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));

    // Config mmdc.DRAM_SDWE to pad DRAM_SDWE(AB16)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_WR(0x00008000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00080000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00002000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00001000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(0x00000030);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE(0x020E05A4)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   DDR_INPUT [17] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                    Select one out of next values for pad: DRAM_SDWE.
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_DISABLED
    //              Select one out of next values for pad: DRAM_SDWE.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //                 Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //              Read Only Field
    //              NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   ODT [10:8] - On Die Termination Field Reset: ODT_OFF
    //                Select one out of next values for pad: DRAM_SDWE.
    //     ODT_OFF (0) - Off
    //     ODT_120OHM (1) - 120 Ohm ODT
    //     ODT_60OHM (2) - 60 Ohm ODT
    //     ODT_40OHM (3) - 40 Ohm ODT
    //     ODT_30OHM (4) - 30 Ohm ODT
    //     ODT_RES5 (5) - Reserved
    //     ODT_20OHM (6) - 20 Ohm ODT
    //     ODT_RES7 (7) - Reserved
    //   DSE [5:3] - Drive Strength Field Reset: DSE_DISABLED
    //               Read Only Field
    //               NOTE: Can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
    //     DSE_DISABLED (0) - Output driver disabled.
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_DDR_INPUT(DDR_INPUT_CMOS) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_ODT(ODT_OFF));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x020E0798)
    //   DDR_SEL [19:18] - DDR Select Field Reset: DDR_SEL_LPDDR2
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //                     DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //                     DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //                     DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //                     DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1
    //                     DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5
    //                     DRAM_SDQS6 DRAM_SDQS7 DRAM_SDWE).
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_LPDDR2));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x020E0768)
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_PULL
    //              Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x020E0758)
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //              DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //              DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //              DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D32 DRAM_D33
    //              DRAM_D34 DRAM_D35 DRAM_D36 DRAM_D37 DRAM_D38 DRAM_D39 DRAM_D4 DRAM_D40 DRAM_D41 DRAM_D42 DRAM_D43 DRAM_D44 DRAM_D45
    //              DRAM_D46 DRAM_D47 DRAM_D48 DRAM_D49 DRAM_D5 DRAM_D50 DRAM_D51 DRAM_D52 DRAM_D53 DRAM_D54 DRAM_D55 DRAM_D56 DRAM_D57
    //              DRAM_D58 DRAM_D59 DRAM_D6 DRAM_D60 DRAM_D61 DRAM_D62 DRAM_D63 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2
    //              DRAM_DQM3 DRAM_DQM4 DRAM_DQM5 DRAM_DQM6 DRAM_DQM7 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_CTLDS(0x020E078C)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for group: CTLDS (Pads: DRAM_CS0 DRAM_CS1 DRAM_SDBA2 DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDWE).
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    HW_IOMUXC_SW_PAD_CTL_GRP_CTLDS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE(DSE_40OHM));
}
