--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml endProduct.twx endProduct.ncd -o endProduct.twr
endProduct.pcf

Design file:              endProduct.ncd
Physical constraint file: endProduct.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_50MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN_EAST    |    1.123(R)|    0.319(R)|Clk_50MHz_BUFGP   |   0.000|
BTN_SOUTH   |    6.936(R)|   -0.100(R)|Clk_50MHz_BUFGP   |   0.000|
BTN_WEST    |    4.734(R)|    0.617(R)|Clk_50MHz_BUFGP   |   0.000|
LCD_D<3>    |   -0.040(R)|    1.255(R)|Clk_50MHz_BUFGP   |   0.000|
SDC_MISO    |    0.840(R)|    0.543(R)|Clk_50MHz_BUFGP   |   0.000|
SPI_MISO    |    0.975(R)|    0.431(R)|Clk_50MHz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk_50MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DAC_CS      |    8.446(R)|Clk_50MHz_BUFGP   |   0.000|
LCD_D<0>    |   11.165(R)|Clk_50MHz_BUFGP   |   0.000|
LCD_D<1>    |   11.205(R)|Clk_50MHz_BUFGP   |   0.000|
LCD_D<2>    |   10.085(R)|Clk_50MHz_BUFGP   |   0.000|
LCD_D<3>    |   10.453(R)|Clk_50MHz_BUFGP   |   0.000|
LCD_E       |    7.703(R)|Clk_50MHz_BUFGP   |   0.000|
LCD_RS      |    9.356(R)|Clk_50MHz_BUFGP   |   0.000|
LCD_RW      |    9.492(R)|Clk_50MHz_BUFGP   |   0.000|
SDC_MOSI    |   11.429(R)|Clk_50MHz_BUFGP   |   0.000|
SDC_SCK     |    9.427(R)|Clk_50MHz_BUFGP   |   0.000|
SDC_SS      |    8.519(R)|Clk_50MHz_BUFGP   |   0.000|
SPI_MOSI    |    8.547(R)|Clk_50MHz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   11.235|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Clk_50MHz      |SPI_SCK        |    7.651|
---------------+---------------+---------+


Analysis completed Thu May 16 14:12:09 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4543 MB



