[options]
mode bmc
expect pass,fail
append 0
depth 15
skip 14

[engines]
smtbmc boolector

[script]
read -sv insn_add_ch0.sv /home/fuqizhang/formal_verification/riscv-formal-yosys/riscv-formal/cores/e203_hbirdv2/../../cores/e203_hbirdv2/wrapper.sv /home/fuqizhang/formal_verification/riscv-formal-yosys/riscv-formal/cores/e203_hbirdv2/../../cores/e203_hbirdv2/e203_hbirdv2.v /home/fuqizhang/formal_verification/riscv-formal-yosys/riscv-formal/cores/e203_hbirdv2/../../cores/e203_hbirdv2/rtl/e203/general/*.v
prep -flatten -nordff -top rvfi_testbench
chformal -early

[files]
/home/fuqizhang/formal_verification/riscv-formal-yosys/riscv-formal/cores/e203_hbirdv2/../../checks/rvfi_macros.vh
/home/fuqizhang/formal_verification/riscv-formal-yosys/riscv-formal/cores/e203_hbirdv2/../../checks/rvfi_channel.sv
/home/fuqizhang/formal_verification/riscv-formal-yosys/riscv-formal/cores/e203_hbirdv2/../../checks/rvfi_testbench.sv
/home/fuqizhang/formal_verification/riscv-formal-yosys/riscv-formal/cores/e203_hbirdv2/../../checks/rvfi_insn_check.sv
/home/fuqizhang/formal_verification/riscv-formal-yosys/riscv-formal/cores/e203_hbirdv2/../../insns/insn_add.v

[file defines.sv]
`define RISCV_FORMAL
`define RISCV_FORMAL_NRET 1
`define RISCV_FORMAL_XLEN 32
`define RISCV_FORMAL_ILEN 32
`define RISCV_FORMAL_RESET_CYCLES 1
`define RISCV_FORMAL_CHECK_CYCLE 15
`define RISCV_FORMAL_CHANNEL_IDX 0
`define RISCV_FORMAL_CHECKER rvfi_insn_check
`define RISCV_FORMAL_INSN_MODEL rvfi_insn_add
`define RISCV_FORMAL_COMPRESSED
`define RISCV_FORMAL_ALIGNED_MEM
`define RISCV_FORMAL_ALTOPS
`define RISCV_FORMAL_UMODE
`define PICORV32_TESTBUG_NONE
`define DEBUGNETS
`include "rvfi_macros.vh"

[file insn_add_ch0.sv]
`include "defines.sv"
`include "rvfi_channel.sv"
`include "rvfi_testbench.sv"
`include "rvfi_insn_check.sv"
`include "insn_add.v"
