{"Title": "Hardware Acceleration of SIKE on Low-End FPGAs", "Authors": ["c. a. lara-nino", "a. diaz-perez", "m. morales-sandoval"], "Pub Date": "2023-05-26", "Abstract": "in this letter we present the design and implementation results of two hardware accelerators for the supersingular isogeny key encapsulation  sike  suite. these designs aim at enabling quantum safe cryptography solutions for constrained platforms by offloading the cost of bulk arithmetic from the main processor. one of the proposed architectures has area reduction as the main implementation goal  the second design improves the former on the energy footprint. this software\u201a\u00e4\u00echardware co design addresses the challenges of performing bulk arithmetic in software and reducing the control complexity in hardware thus minimizing the communication overheads found on simple arithmetic accelerators. compared to other designs in the literature the proposed architectures do not rely on in fabric memory and processing units a key point for porting such solutions to any implementation technology such as field programmable gate arrays  fpgas .", "Doi": "10.1109/LES.2022.3175016", "Key Words": ["coprocessor", "field-programmable gate array (fpga)", "hardware/software co-design", "low area", "low energy", "supersingular isogeny key encapsulation (sike)", "vhdl"]}