{"sha": "7bff636b072cb0d8c6efde03593cdfb289d99c85", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6N2JmZjYzNmIwNzJjYjBkOGM2ZWZkZTAzNTkzY2RmYjI4OWQ5OWM4NQ==", "commit": {"author": {"name": "John David Anglin", "email": "dave.anglin@nrc-cnrc.gc.ca", "date": "2004-01-22T17:51:25Z"}, "committer": {"name": "John David Anglin", "email": "danglin@gcc.gnu.org", "date": "2004-01-22T17:51:25Z"}, "message": "re PR target/13713 (gnat1 segmentation fault in stage 3 on hppa-linux)\n\n\tPR target/13713\n\tPR target/13324\n\t* pa.md (movstrsi_prereload, movstrsi_postreload, movstrdi_prereload,\n\tmovstrdi_postreload, clrstrsi_prereload, clrstrsi_postreload,\n\tclrstrdi_prereload, clrstrdi_postreload): Fix constraints.\n\nFrom-SVN: r76365", "tree": {"sha": "cbb6fbc874f8d2a155f0788436b7a2595c687d24", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cbb6fbc874f8d2a155f0788436b7a2595c687d24"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7bff636b072cb0d8c6efde03593cdfb289d99c85", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7bff636b072cb0d8c6efde03593cdfb289d99c85", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7bff636b072cb0d8c6efde03593cdfb289d99c85", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7bff636b072cb0d8c6efde03593cdfb289d99c85/comments", "author": null, "committer": null, "parents": [{"sha": "980e61bb2ed877d8265eca526ebb0cb33dc99ab6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/980e61bb2ed877d8265eca526ebb0cb33dc99ab6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/980e61bb2ed877d8265eca526ebb0cb33dc99ab6"}], "stats": {"total": 36, "additions": 22, "deletions": 14}, "files": [{"sha": "69346c60a7ebcd448a18ee81db1a82627d6685b9", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7bff636b072cb0d8c6efde03593cdfb289d99c85/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7bff636b072cb0d8c6efde03593cdfb289d99c85/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7bff636b072cb0d8c6efde03593cdfb289d99c85", "patch": "@@ -1,3 +1,11 @@\n+2004-01-22  John David Anglin  <dave.anglin@nrc-cnrc.gc.ca>\n+\n+\tPR target/13713\n+\tPR target/13324\n+\t* pa.md (movstrsi_prereload, movstrsi_postreload, movstrdi_prereload,\n+\tmovstrdi_postreload, clrstrsi_prereload, clrstrsi_postreload,\n+\tclrstrdi_prereload, clrstrdi_postreload): Fix constraints.\n+\n 2004-01-22  Daniel Jacobowitz  <drow@mvista.com>\n \n \t* config/arm/arm.c: Include \"debug.h\"."}, {"sha": "9d06f34a159a74e5cd7e997fc041f64dadca2b76", "filename": "gcc/config/pa/pa.md", "status": "modified", "additions": 14, "deletions": 14, "changes": 28, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7bff636b072cb0d8c6efde03593cdfb289d99c85/gcc%2Fconfig%2Fpa%2Fpa.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7bff636b072cb0d8c6efde03593cdfb289d99c85/gcc%2Fconfig%2Fpa%2Fpa.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpa%2Fpa.md?ref=7bff636b072cb0d8c6efde03593cdfb289d99c85", "patch": "@@ -3194,7 +3194,7 @@\n (define_insn \"movstrsi_prereload\"\n   [(set (mem:BLK (match_operand:SI 0 \"register_operand\" \"r,r\"))\n \t(mem:BLK (match_operand:SI 1 \"register_operand\" \"r,r\")))\n-   (clobber (match_operand:SI 2 \"register_operand\" \"=r,r\"))\t;loop cnt/tmp\n+   (clobber (match_operand:SI 2 \"register_operand\" \"=&r,&r\"))\t;loop cnt/tmp\n    (clobber (match_operand:SI 3 \"register_operand\" \"=&r,&r\"))\t;item tmp1\n    (clobber (match_operand:SI 6 \"register_operand\" \"=&r,&r\"))\t;item tmp2\n    (clobber (match_operand:SI 7 \"register_operand\" \"=&r,&r\"))\t;item tmp3\n@@ -3263,9 +3263,9 @@\n }\")\n \n (define_insn \"movstrsi_postreload\"\n-  [(set (mem:BLK (match_operand:SI 0 \"register_operand\" \"r,r\"))\n-\t(mem:BLK (match_operand:SI 1 \"register_operand\" \"r,r\")))\n-   (clobber (match_operand:SI 2 \"register_operand\" \"=r,r\"))\t;loop cnt/tmp\n+  [(set (mem:BLK (match_operand:SI 0 \"register_operand\" \"+r,r\"))\n+\t(mem:BLK (match_operand:SI 1 \"register_operand\" \"+r,r\")))\n+   (clobber (match_operand:SI 2 \"register_operand\" \"=&r,&r\"))\t;loop cnt/tmp\n    (clobber (match_operand:SI 3 \"register_operand\" \"=&r,&r\"))\t;item tmp1\n    (clobber (match_operand:SI 6 \"register_operand\" \"=&r,&r\"))\t;item tmp2\n    (clobber (match_dup 0))\n@@ -3360,7 +3360,7 @@\n (define_insn \"movstrdi_prereload\"\n   [(set (mem:BLK (match_operand:DI 0 \"register_operand\" \"r,r\"))\n \t(mem:BLK (match_operand:DI 1 \"register_operand\" \"r,r\")))\n-   (clobber (match_operand:DI 2 \"register_operand\" \"=r,r\"))\t;loop cnt/tmp\n+   (clobber (match_operand:DI 2 \"register_operand\" \"=&r,&r\"))\t;loop cnt/tmp\n    (clobber (match_operand:DI 3 \"register_operand\" \"=&r,&r\"))\t;item tmp1\n    (clobber (match_operand:DI 6 \"register_operand\" \"=&r,&r\"))\t;item tmp2\n    (clobber (match_operand:DI 7 \"register_operand\" \"=&r,&r\"))\t;item tmp3\n@@ -3429,9 +3429,9 @@\n }\")\n \n (define_insn \"movstrdi_postreload\"\n-  [(set (mem:BLK (match_operand:DI 0 \"register_operand\" \"r,r\"))\n-\t(mem:BLK (match_operand:DI 1 \"register_operand\" \"r,r\")))\n-   (clobber (match_operand:DI 2 \"register_operand\" \"=r,r\"))\t;loop cnt/tmp\n+  [(set (mem:BLK (match_operand:DI 0 \"register_operand\" \"+r,r\"))\n+\t(mem:BLK (match_operand:DI 1 \"register_operand\" \"+r,r\")))\n+   (clobber (match_operand:DI 2 \"register_operand\" \"=&r,&r\"))\t;loop cnt/tmp\n    (clobber (match_operand:DI 3 \"register_operand\" \"=&r,&r\"))\t;item tmp1\n    (clobber (match_operand:DI 6 \"register_operand\" \"=&r,&r\"))\t;item tmp2\n    (clobber (match_dup 0))\n@@ -3482,7 +3482,7 @@\n (define_insn \"clrstrsi_prereload\"\n   [(set (mem:BLK (match_operand:SI 0 \"register_operand\" \"r,r\"))\n \t(const_int 0))\n-   (clobber (match_operand:SI 1 \"register_operand\" \"=r,r\"))\t;loop cnt/tmp\n+   (clobber (match_operand:SI 1 \"register_operand\" \"=&r,&r\"))\t;loop cnt/tmp\n    (clobber (match_operand:SI 4 \"register_operand\" \"=&r,&r\"))\t;tmp1\n    (use (match_operand:SI 2 \"arith_operand\" \"J,1\"))\t ;byte count\n    (use (match_operand:SI 3 \"const_int_operand\" \"n,n\"))] ;alignment\n@@ -3530,9 +3530,9 @@\n }\")\n \n (define_insn \"clrstrsi_postreload\"\n-  [(set (mem:BLK (match_operand:SI 0 \"register_operand\" \"r,r\"))\n+  [(set (mem:BLK (match_operand:SI 0 \"register_operand\" \"+r,r\"))\n \t(const_int 0))\n-   (clobber (match_operand:SI 1 \"register_operand\" \"=r,r\"))\t;loop cnt/tmp\n+   (clobber (match_operand:SI 1 \"register_operand\" \"=&r,&r\"))\t;loop cnt/tmp\n    (clobber (match_dup 0))\n    (use (match_operand:SI 2 \"arith_operand\" \"J,1\"))\t ;byte count\n    (use (match_operand:SI 3 \"const_int_operand\" \"n,n\"))  ;alignment\n@@ -3580,7 +3580,7 @@\n (define_insn \"clrstrdi_prereload\"\n   [(set (mem:BLK (match_operand:DI 0 \"register_operand\" \"r,r\"))\n \t(const_int 0))\n-   (clobber (match_operand:DI 1 \"register_operand\" \"=r,r\"))\t;loop cnt/tmp\n+   (clobber (match_operand:DI 1 \"register_operand\" \"=&r,&r\"))\t;loop cnt/tmp\n    (clobber (match_operand:DI 4 \"register_operand\" \"=&r,&r\"))\t;item tmp1\n    (use (match_operand:DI 2 \"arith_operand\" \"J,1\"))\t ;byte count\n    (use (match_operand:DI 3 \"const_int_operand\" \"n,n\"))] ;alignment\n@@ -3628,9 +3628,9 @@\n }\")\n \n (define_insn \"clrstrdi_postreload\"\n-  [(set (mem:BLK (match_operand:DI 0 \"register_operand\" \"r,r\"))\n+  [(set (mem:BLK (match_operand:DI 0 \"register_operand\" \"+r,r\"))\n \t(const_int 0))\n-   (clobber (match_operand:DI 1 \"register_operand\" \"=r,r\"))\t;loop cnt/tmp\n+   (clobber (match_operand:DI 1 \"register_operand\" \"=&r,&r\"))\t;loop cnt/tmp\n    (clobber (match_dup 0))\n    (use (match_operand:DI 2 \"arith_operand\" \"J,1\"))\t ;byte count\n    (use (match_operand:DI 3 \"const_int_operand\" \"n,n\"))  ;alignment"}]}