`timescale 1 ps/ 1 ps

module floating_point_16bit_relu_tb();

// test vector input registers
reg [15:0] relu_in;

// wires
wire [15:0]  relu_out;

// port map - connection between master ports and signals/registers
floating_point_16bit_relu i1 (.relu_in(relu_in), .relu_out(relu_out));

initial begin

relu_in = 16'b0000000000000000; // Zero
#100
relu_in = 16'b0100011001000000; // +6.25
#100
relu_in = 16'b1100110010000000; // -18.0
#100
relu_in = 16'b0100100011000000; // +9.5
#100
relu_in = 16'b0101100000110001; // +134.125
#100
relu_in = 16'b1100000010000000; // -2.25
#100
relu_in = 16'b0101011011101011; // +110.6875
#100
relu_in = 16'b0101100100110011; // +166.375
#100
relu_in = 16'b1101011011010011; // -109.1875
#100
relu_in = 16'b0101010111010010; // +93.125
#100
relu_in = 16'b1100101111111111; // -15.9921
#100
relu_in = 16'b1101100111011001; // -187.125
#100
relu_in = 16'b1100101111111111; // -15.9921
#100
relu_in = 16'b1101101111111111; // -255.875
#100
relu_in = 16'b1101011011110011; // -111.1875
#100
relu_in = 16'b0100001010110001; // +3.3457
#100
relu_in = 16'b0100011010110001; // +6.6914
#100
relu_in = 16'b0000000000000000; // Zero
#100
relu_in = 16'b0100111001010100; // +25.31
#100
relu_in = 16'b0101001100100000; // +57.01
#100
relu_in = 16'b0010111110111110; // +0.121
#100
relu_in = 16'b0011110010000000; // +1.125
#100
relu_in = 16'b1100000010000001; // -2.251
#100
relu_in = 16'b0101010010111011; // +75.68
#100
relu_in = 16'b0011110000100110; // +1.037
#100
relu_in = 16'b1100100100011000; // -10.187
#100
relu_in = 16'b0101010110110010; // +91.12
#100
relu_in = 16'b1100010100010011; // -5.075
#100
relu_in = 16'b1100011100000011; // -7.0125
#100
relu_in = 16'b1100101111111111; // -15.99
#100
relu_in = 16'b0100111001000000; // +25.001
#100
relu_in = 16'b1100100110010111; // -11.18
#100
relu_in = 16'b0100101010101100; // +13.345
#100
relu_in = 16'b0100110000101100; // +16.691
#100;

end

endmodule

