<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>xdmapcie: XDmaPcie_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">xdmapcie
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_dma_pcie___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XDmaPcie_Config Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains IP hardware configuration information.  
 <a href="struct_x_dma_pcie___config.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a05db311d17be7c1b6e270fa80fba9e16"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_pcie___config.html#a05db311d17be7c1b6e270fa80fba9e16">DeviceId</a></td></tr>
<tr class="memdesc:a05db311d17be7c1b6e270fa80fba9e16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique ID of PCIe IP.  <a href="#a05db311d17be7c1b6e270fa80fba9e16"></a><br/></td></tr>
<tr class="separator:a05db311d17be7c1b6e270fa80fba9e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11981cd817dda09fa8ffb1e4b6c524bd"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_pcie___config.html#a11981cd817dda09fa8ffb1e4b6c524bd">BaseAddress</a></td></tr>
<tr class="memdesc:a11981cd817dda09fa8ffb1e4b6c524bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register base address.  <a href="#a11981cd817dda09fa8ffb1e4b6c524bd"></a><br/></td></tr>
<tr class="separator:a11981cd817dda09fa8ffb1e4b6c524bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbfd4139360acfa0164369df56161dd2"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_pcie___config.html#afbfd4139360acfa0164369df56161dd2">IncludeBarOffsetReg</a></td></tr>
<tr class="memdesc:afbfd4139360acfa0164369df56161dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">     Are BAR Offset registers built in
</pre><p> hardware  <a href="#afbfd4139360acfa0164369df56161dd2"></a><br/></td></tr>
<tr class="separator:afbfd4139360acfa0164369df56161dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab67ad06680c60071c889da0a04852a96"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_pcie___config.html#ab67ad06680c60071c889da0a04852a96">IncludeRootComplex</a></td></tr>
<tr class="memdesc:ab67ad06680c60071c889da0a04852a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is IP built as root complex.  <a href="#ab67ad06680c60071c889da0a04852a96"></a><br/></td></tr>
<tr class="separator:ab67ad06680c60071c889da0a04852a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154ea2174bdb4f7e8b9ef9e11f857c4e"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_pcie___config.html#a154ea2174bdb4f7e8b9ef9e11f857c4e">NpMemBaseAddr</a></td></tr>
<tr class="memdesc:a154ea2174bdb4f7e8b9ef9e11f857c4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">non prefetchable memory base address  <a href="#a154ea2174bdb4f7e8b9ef9e11f857c4e"></a><br/></td></tr>
<tr class="separator:a154ea2174bdb4f7e8b9ef9e11f857c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650a11a48e2f0cb8cb5b4b7a258d7bd3"><td class="memItemLeft" align="right" valign="top">u64&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_pcie___config.html#a650a11a48e2f0cb8cb5b4b7a258d7bd3">PMemBaseAddr</a></td></tr>
<tr class="memdesc:a650a11a48e2f0cb8cb5b4b7a258d7bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">prefetchable memory base address  <a href="#a650a11a48e2f0cb8cb5b4b7a258d7bd3"></a><br/></td></tr>
<tr class="separator:a650a11a48e2f0cb8cb5b4b7a258d7bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaff93f64f134d510ad5c5e5a326be9b"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_pcie___config.html#aaaff93f64f134d510ad5c5e5a326be9b">NpMemMaxAddr</a></td></tr>
<tr class="memdesc:aaaff93f64f134d510ad5c5e5a326be9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">non prefetchable memory max base address  <a href="#aaaff93f64f134d510ad5c5e5a326be9b"></a><br/></td></tr>
<tr class="separator:aaaff93f64f134d510ad5c5e5a326be9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d5c228c7cf3895651024e470317eab"><td class="memItemLeft" align="right" valign="top">u64&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_pcie___config.html#a22d5c228c7cf3895651024e470317eab">PMemMaxAddr</a></td></tr>
<tr class="memdesc:a22d5c228c7cf3895651024e470317eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">prefetchable memory max base address  <a href="#a22d5c228c7cf3895651024e470317eab"></a><br/></td></tr>
<tr class="separator:a22d5c228c7cf3895651024e470317eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains IP hardware configuration information. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a11981cd817dda09fa8ffb1e4b6c524bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XDmaPcie_Config::BaseAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register base address. </p>

<p>Referenced by <a class="el" href="xdmapcie__rc__enumerate__example_8c.html#aa1e7ab3bea37defba5bf6590492c9b3c">PcieInitRootComplex()</a>, <a class="el" href="xdmapcie_8h.html#a557a92506060fd460154426bd8c4870c">XDmaPcie_CfgInitialize()</a>, <a class="el" href="xdmapcie__intr_8c.html#a1ba2488b5b13dfebf7a3df93c300d67e">XDmaPcie_ClearPendingInterrupts()</a>, <a class="el" href="xdmapcie_8h.html#a8ae44f206a94bf40daea49281112b46d">XDmaPcie_ClearRootPortErrFIFOMsg()</a>, <a class="el" href="xdmapcie_8h.html#a1a9e71d1904e3b6bfca811f5baec640c">XDmaPcie_ClearRootPortIntFIFOReg()</a>, <a class="el" href="xdmapcie__intr_8c.html#a3130feda681a6630a2c1d0cb77a2d868">XDmaPcie_DisableGlobalInterrupt()</a>, <a class="el" href="xdmapcie__intr_8c.html#a086244f1e8866721dbb016893814281a">XDmaPcie_DisableInterrupts()</a>, <a class="el" href="xdmapcie__intr_8c.html#a60093f2ef3dd433de9da51dadc1e46bc">XDmaPcie_EnableGlobalInterrupt()</a>, <a class="el" href="xdmapcie__intr_8c.html#a034dab86e9626ac44e222373d056f693">XDmaPcie_EnableInterrupts()</a>, <a class="el" href="xdmapcie_8h.html#a83357e666376be50d018b3e0d2d07acf">XDmaPcie_GetBridgeInfo()</a>, <a class="el" href="xdmapcie__intr_8c.html#a7f0db923538acc2ee66a3011f1abf32c">XDmaPcie_GetEnabledInterrupts()</a>, <a class="el" href="xdmapcie_8h.html#a2c9b0cae150260c8ee67c21c3e7cd372">XDmaPcie_GetLocalBusBar2PcieBar()</a>, <a class="el" href="xdmapcie__intr_8c.html#afbcdc92c0afe5f15363ceea6dd2472be">XDmaPcie_GetPendingInterrupts()</a>, <a class="el" href="xdmapcie_8h.html#a3533208a920e43d2e9442ca9b02a22a3">XDmaPcie_GetPhyStatusCtrl()</a>, <a class="el" href="xdmapcie_8h.html#a5f24eea699cbc956a9705034c5f12607">XDmaPcie_GetRequesterId()</a>, <a class="el" href="xdmapcie_8h.html#afc77bc991235ea37d13d7bd07032584e">XDmaPcie_GetRootPortErrFIFOMsg()</a>, <a class="el" href="xdmapcie_8h.html#a54d41c333a761b1c8decb59c19f1ffc6">XDmaPcie_GetRootPortIntFIFOReg()</a>, <a class="el" href="xdmapcie_8h.html#a2baa98cfc13d1f4d209267e80808e3b8">XDmaPcie_GetRootPortStatusCtrl()</a>, <a class="el" href="xdmapcie_8h.html#ac61d1050938321b594087912a2272efb">XDmaPcie_GetVsecCapability()</a>, <a class="el" href="xdmapcie_8h.html#acf9acbd19090d9147cdad13913354fa6">XDmaPcie_GetVsecHeader()</a>, <a class="el" href="xdmapcie_8h.html#a0b168437da7bb05a2cdcbc2267df272d">XDmaPcie_ReadLocalConfigSpace()</a>, <a class="el" href="xdmapcie_8h.html#adac6261cddb63084c8ee87518e99edef">XDmaPcie_ReadRemoteConfigSpace()</a>, <a class="el" href="xdmapcie_8h.html#af399300a4c8de88e4545ec848acfbca3">XDmaPcie_SetLocalBusBar2PcieBar()</a>, <a class="el" href="xdmapcie_8h.html#a1641602833f00b16132be700a66e2f93">XDmaPcie_SetRootPortMSIBase()</a>, <a class="el" href="xdmapcie_8h.html#a1f829c82bb17dcc56648246fafa2eaa5">XDmaPcie_SetRootPortStatusCtrl()</a>, <a class="el" href="xdmapcie_8h.html#aeedb6585a8dcbcc40443e7b90932ad6c">XDmaPcie_WriteLocalConfigSpace()</a>, and <a class="el" href="xdmapcie_8h.html#ad47beee6caa44ae3f91979be9cd531bf">XDmaPcie_WriteRemoteConfigSpace()</a>.</p>

</div>
</div>
<a class="anchor" id="a05db311d17be7c1b6e270fa80fba9e16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XDmaPcie_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique ID of PCIe IP. </p>

</div>
</div>
<a class="anchor" id="afbfd4139360acfa0164369df56161dd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDmaPcie_Config::IncludeBarOffsetReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">     Are BAR Offset registers built in
</pre><p> hardware </p>

<p>Referenced by <a class="el" href="xdmapcie_8h.html#a2c9b0cae150260c8ee67c21c3e7cd372">XDmaPcie_GetLocalBusBar2PcieBar()</a>, and <a class="el" href="xdmapcie_8h.html#af399300a4c8de88e4545ec848acfbca3">XDmaPcie_SetLocalBusBar2PcieBar()</a>.</p>

</div>
</div>
<a class="anchor" id="ab67ad06680c60071c889da0a04852a96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDmaPcie_Config::IncludeRootComplex</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is IP built as root complex. </p>

<p>Referenced by <a class="el" href="xdmapcie__rc__enumerate__example_8c.html#aa1e7ab3bea37defba5bf6590492c9b3c">PcieInitRootComplex()</a>, <a class="el" href="xdmapcie_8h.html#a8ae44f206a94bf40daea49281112b46d">XDmaPcie_ClearRootPortErrFIFOMsg()</a>, <a class="el" href="xdmapcie_8h.html#a1a9e71d1904e3b6bfca811f5baec640c">XDmaPcie_ClearRootPortIntFIFOReg()</a>, <a class="el" href="xdmapcie_8h.html#afc77bc991235ea37d13d7bd07032584e">XDmaPcie_GetRootPortErrFIFOMsg()</a>, <a class="el" href="xdmapcie_8h.html#a54d41c333a761b1c8decb59c19f1ffc6">XDmaPcie_GetRootPortIntFIFOReg()</a>, <a class="el" href="xdmapcie_8h.html#a2baa98cfc13d1f4d209267e80808e3b8">XDmaPcie_GetRootPortStatusCtrl()</a>, <a class="el" href="xdmapcie_8h.html#adac6261cddb63084c8ee87518e99edef">XDmaPcie_ReadRemoteConfigSpace()</a>, <a class="el" href="xdmapcie_8h.html#a1641602833f00b16132be700a66e2f93">XDmaPcie_SetRootPortMSIBase()</a>, <a class="el" href="xdmapcie_8h.html#a1f829c82bb17dcc56648246fafa2eaa5">XDmaPcie_SetRootPortStatusCtrl()</a>, <a class="el" href="xdmapcie_8h.html#aeedb6585a8dcbcc40443e7b90932ad6c">XDmaPcie_WriteLocalConfigSpace()</a>, and <a class="el" href="xdmapcie_8h.html#ad47beee6caa44ae3f91979be9cd531bf">XDmaPcie_WriteRemoteConfigSpace()</a>.</p>

</div>
</div>
<a class="anchor" id="a154ea2174bdb4f7e8b9ef9e11f857c4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDmaPcie_Config::NpMemBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>non prefetchable memory base address </p>

</div>
</div>
<a class="anchor" id="aaaff93f64f134d510ad5c5e5a326be9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDmaPcie_Config::NpMemMaxAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>non prefetchable memory max base address </p>

</div>
</div>
<a class="anchor" id="a650a11a48e2f0cb8cb5b4b7a258d7bd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u64 XDmaPcie_Config::PMemBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>prefetchable memory base address </p>

</div>
</div>
<a class="anchor" id="a22d5c228c7cf3895651024e470317eab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u64 XDmaPcie_Config::PMemMaxAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>prefetchable memory max base address </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
