<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p62" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_62{left:96px;bottom:48px;letter-spacing:0.08px;}
#t2_62{left:590px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.11px;}
#t3_62{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_62{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_62{left:96px;bottom:1038px;letter-spacing:0.18px;}
#t6_62{left:147px;bottom:1038px;letter-spacing:0.16px;word-spacing:0.04px;}
#t7_62{left:96px;bottom:1003px;letter-spacing:0.12px;word-spacing:-0.73px;}
#t8_62{left:96px;bottom:982px;letter-spacing:0.12px;word-spacing:-0.53px;}
#t9_62{left:475px;bottom:982px;}
#ta_62{left:481px;bottom:982px;letter-spacing:0.1px;word-spacing:-0.46px;}
#tb_62{left:96px;bottom:960px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tc_62{left:96px;bottom:930px;}
#td_62{left:124px;bottom:930px;letter-spacing:0.14px;word-spacing:-0.5px;}
#te_62{left:124px;bottom:908px;letter-spacing:0.15px;word-spacing:-0.43px;}
#tf_62{left:96px;bottom:881px;}
#tg_62{left:124px;bottom:881px;letter-spacing:0.13px;word-spacing:-0.44px;}
#th_62{left:96px;bottom:853px;}
#ti_62{left:124px;bottom:853px;letter-spacing:-0.05px;word-spacing:-0.29px;}
#tj_62{left:124px;bottom:832px;letter-spacing:-0.07px;word-spacing:-0.14px;}
#tk_62{left:96px;bottom:805px;}
#tl_62{left:124px;bottom:805px;letter-spacing:0.07px;word-spacing:-0.34px;}
#tm_62{left:124px;bottom:783px;letter-spacing:0.14px;word-spacing:-0.29px;}
#tn_62{left:96px;bottom:756px;}
#to_62{left:124px;bottom:756px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tp_62{left:124px;bottom:734px;letter-spacing:0.15px;word-spacing:-0.56px;}
#tq_62{left:96px;bottom:699px;letter-spacing:0.1px;word-spacing:-0.41px;}
#tr_62{left:96px;bottom:678px;letter-spacing:0.11px;word-spacing:-0.38px;}
#ts_62{left:96px;bottom:656px;letter-spacing:0.15px;word-spacing:-1.06px;}
#tt_62{left:370px;bottom:656px;letter-spacing:0.17px;word-spacing:-1.23px;}
#tu_62{left:601px;bottom:656px;letter-spacing:0.11px;word-spacing:-1px;}
#tv_62{left:96px;bottom:635px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tw_62{left:96px;bottom:600px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tx_62{left:96px;bottom:578px;letter-spacing:0.11px;word-spacing:-0.88px;}
#ty_62{left:96px;bottom:557px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tz_62{left:96px;bottom:522px;letter-spacing:0.11px;word-spacing:-0.52px;}
#t10_62{left:445px;bottom:522px;}
#t11_62{left:451px;bottom:522px;letter-spacing:0.13px;word-spacing:-0.58px;}
#t12_62{left:96px;bottom:500px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t13_62{left:96px;bottom:479px;letter-spacing:0.1px;word-spacing:-0.37px;}
#t14_62{left:96px;bottom:458px;letter-spacing:0.12px;word-spacing:-0.39px;}
#t15_62{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_62{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_62{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s3_62{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_62{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s5_62{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_62{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts62" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg62Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg62" style="-webkit-user-select: none;"><object width="935" height="1210" data="62/62.svg" type="image/svg+xml" id="pdf62" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_62" class="t s1_62">26 </span><span id="t2_62" class="t s1_62">General-Purpose Programming </span>
<span id="t3_62" class="t s1_62">AMD64 Technology </span><span id="t4_62" class="t s1_62">24592—Rev. 3.23—October 2020 </span>
<span id="t5_62" class="t s2_62">3.1.2 </span><span id="t6_62" class="t s2_62">64-Bit-Mode Registers </span>
<span id="t7_62" class="t s3_62">In 64-bit mode, eight new GPRs are added to the eight legacy GPRs, all 16 GPRs are 64 bits wide, and </span>
<span id="t8_62" class="t s3_62">the low bytes of all registers are accessible. Figure 3</span><span id="t9_62" class="t s4_62">-</span><span id="ta_62" class="t s3_62">3 on page 27 shows the GPRs, flags register, and </span>
<span id="tb_62" class="t s3_62">instruction-pointer register available in 64-bit mode. The GPRs include: </span>
<span id="tc_62" class="t s5_62">• </span><span id="td_62" class="t s3_62">Sixteen 8-bit low-byte registers (AL, BL, CL, DL, SIL, DIL, BPL, SPL, R8B, R9B, R10B, R11B, </span>
<span id="te_62" class="t s3_62">R12B, R13B, R14B, R15B). </span>
<span id="tf_62" class="t s5_62">• </span><span id="tg_62" class="t s3_62">Four 8-bit high-byte registers (AH, BH, CH, DH), addressable only when no REX prefix is used. </span>
<span id="th_62" class="t s5_62">• </span><span id="ti_62" class="t s3_62">Sixteen 16-bit registers (AX, BX, CX, DX, DI, SI, BP, SP, R8W, R9W, R10W, R11W, R12W, </span>
<span id="tj_62" class="t s3_62">R13W, R14W, R15W). </span>
<span id="tk_62" class="t s5_62">• </span><span id="tl_62" class="t s3_62">Sixteen 32-bit registers (EAX, EBX, ECX, EDX, EDI, ESI, EBP, ESP, R8D, R9D, R10D, R11D, </span>
<span id="tm_62" class="t s3_62">R12D, R13D, R14D, R15D). </span>
<span id="tn_62" class="t s5_62">• </span><span id="to_62" class="t s3_62">Sixteen 64-bit registers (RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, R8, R9, R10, R11, R12, </span>
<span id="tp_62" class="t s3_62">R13, R14, R15). </span>
<span id="tq_62" class="t s3_62">The size of register used by an instruction depends on the effective operand size or, for certain </span>
<span id="tr_62" class="t s3_62">instructions, the opcode, address size, or stack size. For most instructions, access to the extended </span>
<span id="ts_62" class="t s3_62">GPRs requires a REX prefix (Section </span><span id="tt_62" class="t s3_62">3.5.2, “REX Prefixes,” on page </span><span id="tu_62" class="t s3_62">79). The four high-byte registers </span>
<span id="tv_62" class="t s3_62">(AH, BH, CH, DH) available in legacy mode are not addressable when a REX prefix is used. </span>
<span id="tw_62" class="t s3_62">In general, byte and word operands are stored in the low 8 or 16 bits of GPRs without modifying their </span>
<span id="tx_62" class="t s3_62">high 56 or 48 bits, respectively. Doubleword operands, however, are normally stored in the low 32 bits </span>
<span id="ty_62" class="t s3_62">of GPRs and zero-extended to 64 bits. </span>
<span id="tz_62" class="t s3_62">The 64-bit RFLAGS register, shown in Figure 3</span><span id="t10_62" class="t s4_62">-</span><span id="t11_62" class="t s3_62">3 on page 27, contains the legacy EFLAGS in its low </span>
<span id="t12_62" class="t s3_62">32-bit range. The high 32 bits are reserved. They can be written with anything but they always read as </span>
<span id="t13_62" class="t s3_62">zero (RAZ). The 64-bit RIP instruction-pointer register contains the address of the next instruction to </span>
<span id="t14_62" class="t s3_62">be executed, as described in Section 3.1.5, “Instruction Pointer Register,” on page 36. </span>
<span id="t15_62" class="t s6_62">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
