m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/simulation/modelsim
vSEG10_COUNT
Z1 !s110 1611462560
!i10b 1
!s100 C8EJg7oNj`ZkNPdZfoZzP3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IFA7CGCo4DHeRK568h7WHH3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1611455341
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/SEG10_COUNT.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/SEG10_COUNT.v
!i122 0
L0 4 59
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1611462560.000000
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/SEG10_COUNT.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/SEG10_COUNT.v|
!i113 1
Z6 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT
Z7 tCvgOpt 0
n@s@e@g10_@c@o@u@n@t
vSEG10_COUNT_vlg_tst
R1
!i10b 1
!s100 ZI3S2?GN6Kf3QGIML^A?02
R2
ID0Cz`Z4iOR[_HTHgK02ZY0
R3
R0
w1611455666
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/simulation/modelsim/SEG10_COUNT.vt
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/simulation/modelsim/SEG10_COUNT.vt
!i122 1
L0 29 36
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/simulation/modelsim/SEG10_COUNT.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/simulation/modelsim|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/simulation/modelsim/SEG10_COUNT.vt|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/SEG10_COUNT/simulation/modelsim
R7
n@s@e@g10_@c@o@u@n@t_vlg_tst
