{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704222835919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704222835919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 22:43:55 2024 " "Processing started: Tue Jan 02 22:43:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704222835919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704222835919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off finalsyst -c finalsyst " "Command: quartus_eda --read_settings_files=off --write_settings_files=off finalsyst -c finalsyst" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704222835919 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "transmiter1/sublpm.qip " "Tcl Script File transmiter1/sublpm.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE transmiter1/sublpm.qip " "set_global_assignment -name QIP_FILE transmiter1/sublpm.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704222836014 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1704222836014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1704222836168 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalsyst_7_1200mv_125c_slow.vo F:/CA5/simulation/modelsim/ simulation " "Generated file finalsyst_7_1200mv_125c_slow.vo in folder \"F:/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704222836231 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalsyst_7_1200mv_-40c_slow.vo F:/CA5/simulation/modelsim/ simulation " "Generated file finalsyst_7_1200mv_-40c_slow.vo in folder \"F:/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704222836255 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalsyst_min_1200mv_-40c_fast.vo F:/CA5/simulation/modelsim/ simulation " "Generated file finalsyst_min_1200mv_-40c_fast.vo in folder \"F:/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704222836263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalsyst.vo F:/CA5/simulation/modelsim/ simulation " "Generated file finalsyst.vo in folder \"F:/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704222836295 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalsyst_7_1200mv_125c_v_slow.sdo F:/CA5/simulation/modelsim/ simulation " "Generated file finalsyst_7_1200mv_125c_v_slow.sdo in folder \"F:/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704222836310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalsyst_7_1200mv_-40c_v_slow.sdo F:/CA5/simulation/modelsim/ simulation " "Generated file finalsyst_7_1200mv_-40c_v_slow.sdo in folder \"F:/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704222836310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalsyst_min_1200mv_-40c_v_fast.sdo F:/CA5/simulation/modelsim/ simulation " "Generated file finalsyst_min_1200mv_-40c_v_fast.sdo in folder \"F:/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704222836326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalsyst_v.sdo F:/CA5/simulation/modelsim/ simulation " "Generated file finalsyst_v.sdo in folder \"F:/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704222836342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704222836375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 22:43:56 2024 " "Processing ended: Tue Jan 02 22:43:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704222836375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704222836375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704222836375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704222836375 ""}
