<h4><strong>Step 1:</strong></h4><div class="answer"> <p> </p> <p>(a)</p> <p>The output is low when an even number of oneâ€™s exists in inputs.</p> <p>Draw the truth table for three-input even-parity checker.</p> <p> Table 1</p> <p> <img src="images/3657-13-50P-i1.png" /></p> <p>From table 1, write the Boolean expression for<img src="images/3657-13-50P-i2.png" />.</p> <p> <img src="images/3657-13-50P-i3.png" /> </p> <p>Thus, the Boolean expression for three-input even-parity checker is,</p> <p> <img src="images/3657-13-50P-i4.png" />.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>(b)</p> <p>The pull-down network can be most directly synthesized by expressing<img src="images/3657-13-50P-i5.png" />as a function of un-complemented variables. If any complemented variables are appear in the expression, additional inverters are required to generate the network.</p> <p>The number of NMOS transistors required for pull-down network is,</p> <p> <img src="images/3657-13-50P-i6.png" /> </p> <p>Draw the pull-down network directly from the expression for<img src="images/3657-13-50P-i7.png" />.</p> <p> <img src="images/3657-13-50P-i8.png" alt="Picture 1" /></p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>(c)</p> <p>The Boolean expression can be simplified as follows.</p> <p> <img src="images/3657-13-50P-i9.png" /> </p> <p>The number of NMOS transistors required for pull-down network is,</p> <p> <img src="images/3657-13-50P-i10.png" /> </p> <p>Redraw the pull-down network directly from the expression for<img src="images/3657-13-50P-i11.png" />.</p> <p> <img src="images/3657-13-50P-i12.png" alt="Picture 2" /></p> <p> </div><h4><strong>Step 4:</strong></h4><div class="answer">(d)</p> <p>The pull up network is dual of pull down network. The pull-up network can be most directly synthesized by expressing<img src="images/3657-13-50P-i13.png" />as a function of un-complemented variables and then applying the un-complemented variables to the gates of the PMOS transistors. If any complemented variables are appear in the expression, additional inverters are required to generate the network.</p> <p>Draw the pull-up network for active-low output of even-parity checker.</p> <p> <img src="images/3657-13-50P-i14.png" alt="Picture 7" /></p> </div><h4><strong>Step 5:</strong></h4><div class="answer"> <p>Sketch the complete CMOS realization for active-low output of even-parity checker.</p> <p> <img src="images/3657-13-50P-i15.png" alt="Picture 8" /></p> <p>Thus, the complete CMOS realization for active-low output of even-parity checker is sketched as shown in Figure 4.</p></div>