---
INIDISP:
  Offset: 0x2100
  Description: Screen display register
  Notes: |
    x000bbbb
    x: 0 = Screen on, 1 = Screen off
    b: Brightness
OBSEL:
  Offset: 0x2101
  Description: OAM size register
  Notes: |
    sssnnbbb
    s: Size select
      000: 8x8/16x16
      001: 8x8/32x32
      010: 8x8/64x64
      011: 16x16/32x32
      100: 16x16/64x64
      101: 32x32/64x64
    n: Name selection
    b: Base address
OAMADDL:
  Offset: 0x2102
  Description: OAM address register Low
OAMADDH:
  Offset: 0x2103
  Description: OAM address register High
OAMDATA:
  Offset: 0x2104
  Description: OAM data register
BGMODE:
  Offset: 0x2105
  Description: Screen mode register
MOSAIC:
  Offset: 0x2106
  Description: Screen pixelation register
  Notes: |
    xxxxabcd
    x: Pixel size (0: smallest; 0xF: largest)
    a: BG4
    b: BG3
    c: BG2
    d: BG1
BG1SC:
  Offset: 0x2107
  Description: BG1 VRAM location register
BG2SC:
  Offset: 0x2108
  Description: BG2 VRAM location register
BG3SC:
  Offset: 0x2109
  Description: BG3 VRAM location register
BG4SC:
  Offset: 0x210a
  Description: BG4 VRAM location register
BG12NBA:
  Offset: 0x210b
  Description: BG1 & BG2 VRAM location register
BG34NBA:
  Offset: 0x210c
  Description: BG3 & BG4 VRAM location register
BG1HOFS:
  Offset: 0x210d
  Description: BG1 horizontal scroll register
BG1VOFS:
  Offset: 0x210e
  Description: BG1 vertical scroll register
BG2HOFS:
  Offset: 0x210f
  Description: BG2 horizontal scroll register
BG2VOFS:
  Offset: 0x2110
  Description: BG2 vertical scroll register
BG3HOFS:
  Offset: 0x2111
  Description: BG3 horizontal scroll register
BG3VOFS:
  Offset: 0x2112
  Description: BG3 vertical scroll register
BG4HOFS:
  Offset: 0x2113
  Description: BG4 horizontal scroll register
BG4VOFS:
  Offset: 0x2114
  Description: BG4 vertical scroll register
VMAIN:
  Offset: 0x2115
  Description: Video port control
VMADDL:
  Offset: 0x2116
  Description: Video port address Low
VMADDH:
  Offset: 0x2117
  Description: Video port address High
VMDATAL:
  Offset: 0x2118
  Description: Video port data Low
VMDATAH:
  Offset: 0x2119
  Description: Video port data High
M7SEL:
  Offset: 0x211a
  Description: MODE7 settings register
M7A:
  Offset: 0x211b
  Description: COS (COSINE) rotate angle / X Expansion
M7B:
  Offset: 0x211c
  Description: 'SIN (SIN)    rotate angle / X Expansion'
M7C:
  Offset: 0x211d
  Description: 'SIN (SIN)    rotate angle / Y Expansion'
M7D:
  Offset: 0x211e
  Description: COS (COSINE) rotate angle / Y Expansion
M7X:
  Offset: 0x211f
  Description: Center position X (13-bit data only)
M7Y:
  Offset: 0x2120
  Description: Center position Y (13-bit data only)
CGADD:
  Offset: 0x2121
  Description: 'Colour # (or palette) selection register'
CGDATA:
  Offset: 0x2122
  Description: Colour data register
W12SEL:
  Offset: 0x2123
  Description: Window mask settings register (BG1+2)
W34SEL:
  Offset: 0x2124
  Description: Window mask settings register (BG3+4)
WOBJSEL:
  Offset: 0x2125
  Description: Window mask settings register (OBJ)
WH0:
  Offset: 0x2126
  Description: Window 1 left position register
WH1:
  Offset: 0x2127
  Description: Window 1 right position register
WH2:
  Offset: 0x2128
  Description: Window 2 left position register
WH3:
  Offset: 0x2129
  Description: Window 2 right position register
WBGLOG:
  Offset: 0x212a
  Description: Mask logic settings for Window 1 & 2 per screen
WOBJLOG:
  Offset: 0x212b
  Description: Mask logic settings for Colour Windows & OBJ Windows
TM:
  Offset: 0x212c
  Description: Main screen designation
TD:
  Offset: 0x212d
  Description: Sub-screen designation
TMW:
  Offset: 0x212e
  Description: Window mask main screen designation register
TSW:
  Offset: 0x212f
  Description: Window mask sub screen designation register
CGWSEL:
  Offset: 0x2130
  Description: Fixed color addition or screen addition register
  Notes: |
    aabb00cd
    a: Main
    b: Sub
    a/b:
      00: Always
      01: Inside window only
      10: Outside window only
      11: Always
    c: 0 = Fixed colour, 1 = Sub screen
    d: Direct colour data
CGADSUB:
  Offset: 0x2131
  Description: Addition/subtraction for screens, BGs, & OBJs
0x2132:
  name: COLDATA
  description: Fixed colour data for fixed colour +/-
SETINI:
  Offset: 0x2133
  Description: Screen mode/video select register
MPYL:
  Offset: 0x2134
  Description: Multiplication result register Low
MPYM:
  Offset: 0x2135
  Description: Multiplication result register Mid
MPYH:
  Offset: 0x2136
  Description: Multiplication result register High
SLHV:
  Offset: 0x2137
  Description: Software latch for horizontal/vertical counter
OAMDATAREAD:
  Offset: 0x2138
  Description: Read data from OAM
VMDATALREAD:
  Offset: 0x2139
  Description: Read data from VRAM Low
VMDATAHREAD:
  Offset: 0x213a
  Description: Read data from VRAM High
CGDATAREAD:
  Offset: 0x213b
  Description: Read data from CG-RAM
OPHCT:
  Offset: 0x213c
  Description: Horizontal scanline location
OPVCT:
  Offset: 0x213d
  Description: Vertical scanline location
STAT77:
  Offset: 0x213e
  Description: PPU status flag & version number
STAT78:
  Offset: 0x213f
  Description: PPU status flag & version number 2
APUI00:
  Offset: 0x2140
  Description: SPC-700 I/O Register 0
APUI01:
  Offset: 0x2141
  Description: SPC-700 I/O Register 1
APUI02:
  Offset: 0x2142
  Description: SPC-700 I/O Register 2
APUI03:
  Offset: 0x2143
  Description: SPC-700 I/O Register 3
WMDATA:
  Offset: 0x2180
  Description: Read/write WRAM register
WMADDL:
  Offset: 0x2181
  Description: WRAM data register Low
WMADDM:
  Offset: 0x2182
  Description: WRAM data register Mid
WMADDH:
  Offset: 0x2183
  Description: WRAM data register High
NMITIMEN:
  Offset: 0x4200
  Description: NMI, V/H COUNT, AND JOYPAD ENABLE
WRIO:
  Offset: 0x4201
  Description: Programmable I/O port (out-port)
WRMPYA:
  Offset: 0x4202
  Description: Multiplicand A
WRMPYB:
  Description: Multiplier B
  Offset: 0x4203
WRDIVL:
  Description: Dividend C Low
  Offset: 0x4204
WRDIVH:
  description: Dividend C High
  Offset: 0x4205
WRDIVB:
  Description: Divisor B
  Offset: 0x4206
HTIMEL:
  Offset: 0x4207
  Description: Video horizontal IRQ beam position/pointer Low
HTIMEH:
  Offset: 0x4208
  Description: Video horizontal IRQ beam position/pointer High
VTIMEL:
  Offset: 0x4209
  Description: Video vertical IRQ beam position/pointer Low
VTIMEH:
  Offset: 0x420a
  Description: Video vertical IRQ beam position/pointer High
MDMAEN:
  Offset: 0x420b
  Description: DMA enable register
HDMAEN:
  Offset: 0x420c
  Description: HDMA enable register
MEMSEL:
  Offset: 0x420d
  Description: Cycle speed register
RDNMI:
  Offset: 0x4210
  Description: NMI register
TIMEUP:
  Offset: 0x4211
  Description: Video IRQ register
  Notes: |
    i0000000
    i: 0 = IRQ disabled, 1 = IRQ enabled
HVBJOY:
  Offset: 0x4212
  Description: Status Register
RDIO:
  Offset: 0x4213
  Description: Programmable I/O port (in-port)
RDDIVL:
  Offset: 0x4214
  Description: Quotient of Divide Result Low
RDDIVH:
  Offset: 0x4215
  Description: Quotient of Divide Result High
RDMPYL:
  Offset: 0x4216
  Description: Multiplication/Division Result Low
RDMPYH:
  Offset: 0x4217
  Description: Multiplication/Division Result High
JOY1L:
  Offset: 0x4218
  Description: 'Joypad #1 Status Low'
JOY1H:
  Offset: 0x4219
  Description: 'Joypad #1 Status High'
JOY2L:
  Offset: 0x421a
  Description: 'Joypad #2 Status Low'
JOY2H:
  Offset: 0x421b
  Description: 'Joypad #2 Status High'
JOY3L:
  Offset: 0x421c
  Description: 'Joypad #3 Status Low'
JOY3H:
  Offset: 0x421d
  Description: 'Joypad #3 Status High'
JOY4L:
  Offset: 0x421e
  Description: 'Joypad #4 Status Low'
JOY4H:
  Offset: 0x421f
  Description: 'Joypad #4 Status High'
DMAP0:
  Offset: 0x4300
  Description: DMA Channel 0 Control register
  Notes: &DMAP |
    vh0cbaaa
    v: Direction. 0 for CPU->PPU, 1 for PPU->CPU
    h: 0 for absolute addressing, 1 for indirect. HDMA only.
    c: 0 for auto address increment, 1 for fixed address
    b: 0 for automatic increment, 1 for automatic decrement
    a: Transfer type
      000 - one address, write twice
      001 - two addresses
      010 - one address, write once
      011 - two addresses, write twice
      100 - four addresses
BBAD0:
  Offset: 0x4301
  Description: DMA Channel 0 Destination register
A1T0L:
  Offset: 0x4302
  Description: DMA Channel 0 Source address Low
A1T0H:
  Offset: 0x4303
  Description: DMA Channel 0 Source address High
A1B0:
  Offset: 0x4304
  Description: DMA Channel 0 Source Bank address
DAS0L:
  Offset: 0x4305
  Description: DMA Channel 0 transfer size & HDMA address register
DMAP1:
  Offset: 0x4310
  Description: DMA Channel 1 Control register
  Notes: *DMAP
BBAD1:
  Offset: 0x4311
  Description: DMA Channel 1 Destination register
A1T1L:
  Offset: 0x4312
  Description: DMA Channel 1 Source address Low
A1T1H:
  Offset: 0x4313
  Description: DMA Channel 1 Source address High
A1B1:
  Offset: 0x4314
  Description: DMA Channel 1 Source Bank address
DAS1L:
  Offset: 0x4315
  Description: DMA Channel 1 transfer size & HDMA address register
DMAP2:
  Offset: 0x4320
  Description: DMA Channel 2 Control register
  Notes: *DMAP
BBAD2:
  Offset: 0x4321
  Description: DMA Channel 2 Destination register
A1T2L:
  Offset: 0x4322
  Description: DMA Channel 2 Source address Low
A1T2H:
  Offset: 0x4323
  Description: DMA Channel 2 Source address High
A1B2:
  Offset: 0x4324
  Description: DMA Channel 2 Source Bank address
DAS2L:
  Offset: 0x4325
  Description: DMA Channel 2 transfer size & HDMA address register
DMAP3:
  Offset: 0x4330
  Description: DMA Channel 3 Control register
  Notes: *DMAP
BBAD3:
  Offset: 0x4331
  Description: DMA Channel 3 Destination register
A1T3L:
  Offset: 0x4332
  Description: DMA Channel 3 Source address Low
A1T3H:
  Offset: 0x4333
  Description: DMA Channel 3 Source address High
A1B3:
  Offset: 0x4334
  Description: DMA Channel 3 Source Bank address
DAS3L:
  Offset: 0x4335
  Description: DMA Channel 3 transfer size & HDMA address register
DMAP4:
  Offset: 0x4340
  Description: DMA Channel 4 Control register
  Notes: *DMAP
BBAD4:
  Offset: 0x4341
  Description: DMA Channel 4 Destination register
A1T4L:
  Offset: 0x4342
  Description: DMA Channel 4 Source address Low
A1T4H:
  Offset: 0x4343
  Description: DMA Channel 4 Source address High
A1B4:
  Offset: 0x4344
  Description: DMA Channel 4 Source Bank address
DAS4L:
  Offset: 0x4345
  Description: DMA Channel 4 transfer size & HDMA address register
DMAP5:
  Offset: 0x4350
  Description: DMA Channel 5 Control register
BBAD5:
  Offset: 0x4351
  Description: DMA Channel 5 Destination register
A1T5L:
  Offset: 0x4352
  Description: DMA Channel 5 Source address Low
A1T5H:
  Offset: 0x4353
  Description: DMA Channel 5 Source address High
A1B5:
  Offset: 0x4354
  Description: DMA Channel 5 Source Bank address
DAS5L:
  Offset: 0x4355
  Description: DMA Channel 5 transfer size & HDMA address register
DMAP6:
  Offset: 0x4360
  Description: DMA Channel 6 Control register
  Notes: *DMAP
BBAD6:
  Offset: 0x4361
  Description: DMA Channel 6 Destination register
A1T6L:
  Offset: 0x4362
  Description: DMA Channel 6 Source address Low
A1T6H:
  Offset: 0x4363
  Description: DMA Channel 6 Source address High
A1B6:
  Offset: 0x4364
  Description: DMA Channel 6 Source Bank address
DAS6L:
  Offset: 0x4365
  Description: DMA Channel 6 transfer size & HDMA address register
DMAP7:
  Offset: 0x4370
  Description: DMA Channel 7 Control register
  Notes: *DMAP
BBAD7:
  Offset: 0x4371
  Description: DMA Channel 7 Destination register
A1T7L:
  Offset: 0x4372
  Description: DMA Channel 7 Source address Low
A1T7H:
  Offset: 0x4373
  Description: DMA Channel 7 Source address High
A1B7:
  Offset: 0x4374
  Description: DMA Channel 7 Source Bank address
DAS7L:
  Offset: 0x4375
  Description: DMA Channel 7 transfer size & HDMA address register
...
