#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001af7403e200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001af7403fbe0 .scope module, "blur_img_tb" "blur_img_tb" 3 10;
 .timescale -9 -12;
P_000001af7403e390 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000001af7403e3c8 .param/l "HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000001af7403e400 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000001000000>;
v000001af7409b280_0 .net "center_addr_x", 5 0, v000001af7409b820_0;  1 drivers
v000001af7409cc20_0 .net "center_addr_y", 5 0, v000001af7409c900_0;  1 drivers
v000001af7409ccc0_0 .var "clk_in", 0 0;
v000001af7409b960_0 .net "pixel_in", 7 0, L_000001af74034e70;  1 drivers
v000001af7409ce00_0 .net "pixel_out", 7 0, v000001af7409a6d0_0;  1 drivers
v000001af7409b1e0_0 .net "read_addr", 11 0, L_000001af7409b460;  1 drivers
v000001af7409c360_0 .net "read_addr_valid", 0 0, v000001af7409cf40_0;  1 drivers
v000001af7409ba00_0 .net "resize_done", 0 0, v000001af7409baa0_0;  1 drivers
v000001af7409c5e0_0 .var "rst_in", 0 0;
v000001af7409cea0_0 .var "start_in", 0 0;
v000001af7409c0e0_0 .net "write_addr", 9 0, v000001af7409a270_0;  1 drivers
v000001af7409b500_0 .net "write_valid", 0 0, v000001af7409a090_0;  1 drivers
S_000001af7403fd70 .scope module, "image" "xilinx_single_port_ram_read_first" 3 38, 4 10 0, S_000001af7403fbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001af73f5b010 .param/str "INIT_FILE" 0 4 14, "util/image.mem";
P_000001af73f5b048 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001af73f5b080 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_000001af73f5b0b8 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
v000001af74013e70 .array "BRAM", 0 4095, 7 0;
v000001af73fe3550_0 .net "addra", 11 0, L_000001af7409b460;  alias, 1 drivers
v000001af7409ab30_0 .net "clka", 0 0, v000001af7409ccc0_0;  1 drivers
L_000001af740d0088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001af7409a630_0 .net "dina", 7 0, L_000001af740d0088;  1 drivers
v000001af7409aa90_0 .net "douta", 7 0, L_000001af74034e70;  alias, 1 drivers
v000001af7409a130_0 .net "ena", 0 0, v000001af7409cf40_0;  alias, 1 drivers
v000001af7409a1d0_0 .var "ram_data", 7 0;
L_000001af740d0118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001af7409abd0_0 .net "regcea", 0 0, L_000001af740d0118;  1 drivers
v000001af7409a310_0 .net "rsta", 0 0, v000001af7409c5e0_0;  1 drivers
L_000001af740d00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001af7409ae50_0 .net "wea", 0 0, L_000001af740d00d0;  1 drivers
S_000001af74032af0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_000001af7403fd70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001af74032af0
v000001af7403cfe0_0 .var/i "depth", 31 0;
TD_blur_img_tb.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001af7403cfe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001af7403cfe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001af7403cfe0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001af74032c80 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_000001af7403fd70;
 .timescale -9 -12;
L_000001af74034e70 .functor BUFZ 8, v000001af7403e090_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001af7403e090_0 .var "douta_reg", 7 0;
E_000001af7400b9d0 .event posedge, v000001af7409ab30_0;
S_000001af74023a80 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_000001af7403fd70;
 .timescale -9 -12;
S_000001af74023c10 .scope module, "resize" "image_half_full" 3 49, 5 4 0, S_000001af7403fbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 6 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 6 "old_center_addr_y_used";
P_000001af74023da0 .param/l "BIT_DEPTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001af74023dd8 .param/l "OLD_HEIGHT" 0 5 7, +C4<00000000000000000000000001000000>;
P_000001af74023e10 .param/l "OLD_WIDTH" 0 5 6, +C4<00000000000000000000000001000000>;
v000001af7409a4f0_0 .net *"_ivl_0", 31 0, L_000001af7409be60;  1 drivers
v000001af7409a590_0 .net *"_ivl_11", 31 0, L_000001af7409c400;  1 drivers
v000001af7409a770_0 .net *"_ivl_12", 31 0, L_000001af7409bbe0;  1 drivers
L_000001af740d0160 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af7409a8b0_0 .net *"_ivl_3", 25 0, L_000001af740d0160;  1 drivers
v000001af7409a950_0 .net *"_ivl_4", 31 0, L_000001af7409bb40;  1 drivers
L_000001af740d01a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af7409aef0_0 .net *"_ivl_7", 25 0, L_000001af740d01a8;  1 drivers
L_000001af740d01f0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001af7409af90_0 .net/2u *"_ivl_8", 31 0, L_000001af740d01f0;  1 drivers
v000001af7409cb80_0 .var "busy", 0 0;
v000001af7409ca40_0 .var "center_addr_x", 5 0;
v000001af7409b640_0 .var "center_addr_y", 5 0;
v000001af7409b6e0_0 .net "clk_in", 0 0, v000001af7409ccc0_0;  alias, 1 drivers
v000001af7409cae0_0 .net "ext_pixel_in", 7 0, L_000001af74034e70;  alias, 1 drivers
v000001af7409c9a0_0 .net "ext_pixel_out", 7 0, v000001af7409a6d0_0;  alias, 1 drivers
v000001af7409b320_0 .net "ext_read_addr", 11 0, L_000001af7409b460;  alias, 1 drivers
v000001af7409cf40_0 .var "ext_read_addr_valid", 0 0;
v000001af7409b140_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001af7409b780_0 .net "ext_write_addr", 9 0, v000001af7409a270_0;  alias, 1 drivers
v000001af7409b3c0_0 .net "ext_write_valid", 0 0, v000001af7409a090_0;  alias, 1 drivers
v000001af7409b820_0 .var "old_center_addr_x_used", 5 0;
v000001af7409c900_0 .var "old_center_addr_y_used", 5 0;
v000001af7409baa0_0 .var "resize_done", 0 0;
v000001af7409b8c0_0 .var "resize_in", 7 0;
v000001af7409c4a0_0 .var "resize_in_valid", 0 0;
v000001af7409cd60_0 .net "rst_in", 0 0, v000001af7409c5e0_0;  alias, 1 drivers
v000001af7409b0a0_0 .net "start_in", 0 0, v000001af7409cea0_0;  1 drivers
L_000001af7409be60 .concat [ 6 26 0 0], v000001af7409ca40_0, L_000001af740d0160;
L_000001af7409bb40 .concat [ 6 26 0 0], v000001af7409b640_0, L_000001af740d01a8;
L_000001af7409c400 .arith/mult 32, L_000001af7409bb40, L_000001af740d01f0;
L_000001af7409bbe0 .arith/sum 32, L_000001af7409be60, L_000001af7409c400;
L_000001af7409b460 .part L_000001af7409bbe0, 0, 12;
S_000001af73fe2ce0 .scope module, "downsizer" "image_half" 5 96, 6 4 0, S_000001af74023c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 6 "data_x_in";
    .port_info 4 /INPUT 6 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 10 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_000001af73f59350 .param/l "BIT_DEPTH" 0 6 5, +C4<00000000000000000000000000001000>;
P_000001af73f59388 .param/l "NEW_WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
v000001af7409ac70_0 .net "clk_in", 0 0, v000001af7409ccc0_0;  alias, 1 drivers
v000001af7409a270_0 .var "data_addr_out", 9 0;
v000001af7409a3b0_0 .net "data_in", 7 0, v000001af7409b8c0_0;  1 drivers
v000001af7409a6d0_0 .var "data_out", 7 0;
v000001af7409ad10_0 .net "data_valid_in", 0 0, v000001af7409c4a0_0;  1 drivers
v000001af7409a090_0 .var "data_valid_out", 0 0;
v000001af7409adb0_0 .net "data_x_in", 5 0, v000001af7409b820_0;  alias, 1 drivers
v000001af7409a9f0_0 .net "data_y_in", 5 0, v000001af7409c900_0;  alias, 1 drivers
v000001af7409a450_0 .var "done_out", 0 0;
v000001af7409a810_0 .net "rst_in", 0 0, v000001af7409c5e0_0;  alias, 1 drivers
    .scope S_000001af74023a80;
T_1 ;
    %vpi_call/w 4 33 "$readmemh", P_000001af73f5b010, v000001af74013e70, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001af74032c80;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001af7403e090_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_000001af74032c80;
T_3 ;
    %wait E_000001af7400b9d0;
    %load/vec4 v000001af7409a310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001af7403e090_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001af7409abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001af7409a1d0_0;
    %assign/vec4 v000001af7403e090_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001af7403fd70;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001af7409a1d0_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_000001af7403fd70;
T_5 ;
    %wait E_000001af7400b9d0;
    %load/vec4 v000001af7409a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001af7409ae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001af7409a630_0;
    %load/vec4 v000001af73fe3550_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af74013e70, 0, 4;
T_5.2 ;
    %load/vec4 v000001af73fe3550_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001af74013e70, 4;
    %assign/vec4 v000001af7409a1d0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001af73fe2ce0;
T_6 ;
    %wait E_000001af7400b9d0;
    %load/vec4 v000001af7409a810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001af7409a6d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001af7409a270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af7409a090_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001af7409ad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001af7409adb0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.6, 4;
    %load/vec4 v000001af7409a9f0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001af7409a3b0_0;
    %assign/vec4 v000001af7409a6d0_0, 0;
    %load/vec4 v000001af7409a9f0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %load/vec4 v000001af7409adb0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 10;
    %assign/vec4 v000001af7409a270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af7409a090_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af7409a090_0, 0;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af7409a450_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af7409a090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af7409a450_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001af74023c10;
T_7 ;
    %wait E_000001af7400b9d0;
    %load/vec4 v000001af7409cf40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001af7409b140_0, 4, 5;
    %load/vec4 v000001af7409b140_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001af7409b140_0, 4, 5;
    %jmp T_7;
    .thread T_7;
    .scope S_000001af74023c10;
T_8 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001af7409ca40_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001af7409b640_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001af7409b820_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001af7409c900_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af7409baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af7409cb80_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001af74023c10;
T_9 ;
    %wait E_000001af7400b9d0;
    %load/vec4 v000001af7409cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001af7409ca40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001af7409b640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af7409cb80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001af7409cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af7409cf40_0, 0;
T_9.2 ;
    %load/vec4 v000001af7409baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af7409baa0_0, 0;
T_9.4 ;
    %load/vec4 v000001af7409c4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af7409c4a0_0, 0;
T_9.6 ;
    %load/vec4 v000001af7409b0a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.10, 8;
    %load/vec4 v000001af7409cb80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.10;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v000001af7409b0a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.13, 8;
    %load/vec4 v000001af7409b140_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.13;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v000001af7409b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af7409cb80_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af7409c4a0_0, 0;
    %load/vec4 v000001af7409cae0_0;
    %assign/vec4 v000001af7409b8c0_0, 0;
    %load/vec4 v000001af7409ca40_0;
    %assign/vec4 v000001af7409b820_0, 0;
    %load/vec4 v000001af7409b640_0;
    %assign/vec4 v000001af7409c900_0, 0;
    %load/vec4 v000001af7409ca40_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v000001af7409b640_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af7409baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af7409cb80_0, 0;
    %jmp T_9.19;
T_9.18 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001af7409ca40_0, 0;
    %load/vec4 v000001af7409b640_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001af7409b640_0, 0;
T_9.19 ;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v000001af7409ca40_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001af7409ca40_0, 0;
T_9.17 ;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af7409cf40_0, 0;
T_9.11 ;
T_9.8 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001af7403fbe0;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v000001af7409ccc0_0;
    %nor/r;
    %store/vec4 v000001af7409ccc0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001af7403fbe0;
T_11 ;
    %vpi_call/w 3 67 "$dumpfile", "img_resize_full.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001af7403fbe0 {0 0 0};
    %vpi_call/w 3 69 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af7409ccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af7409c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af7409cea0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af7409ccc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af7409c5e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af7409ccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af7409c5e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af7409cea0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af7409cea0_0, 0, 1;
    %delay 140000000, 0;
    %vpi_call/w 3 86 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/image_resize_full_tb.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/image_half_full.sv";
    "hdl/image_half.sv";
