

================================================================
== Vivado HLS Report for 'fc3'
================================================================
* Date:           Sat Jun 20 14:08:35 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.719|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3231|  3231|  3231|  3231|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- fc_layer3_label10   |  2688|  2688|        32|          -|          -|    84|    no    |
        | + fc_layer3_label42  |    30|    30|         3|          -|          -|    10|    no    |
        |- fc_layer1_label15   |   200|   200|        20|          -|          -|    10|    no    |
        |- fc_layer1_label16   |   340|   340|        34|          -|          -|    10|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
	6  / (exitcond7)
3 --> 
	4  / (!exitcond9)
	2  / (exitcond9)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond8)
	26  / (exitcond8)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	6  / true
26 --> 
	27  / (!exitcond)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	26  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str155, i32 0, i32 0, [1 x i8]* @p_str156, [1 x i8]* @p_str157, [1 x i8]* @p_str158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str159, [1 x i8]* @p_str160)"   --->   Operation 60 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [1 x i8]* @p_str172)"   --->   Operation 61 'specinterface' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%output_V = alloca [10 x i16], align 2" [lenet_hls/full_connected.cpp:170]   --->   Operation 62 'alloca' 'output_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [10 x i16]* %output_V, i64 0, i64 0" [lenet_hls/full_connected.cpp:170]   --->   Operation 63 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.32ns)   --->   "store i16 0, i16* %output_V_addr, align 16" [lenet_hls/full_connected.cpp:170]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader288" [lenet_hls/full_connected.cpp:173]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_3, %2 ], [ 0, %_ZN8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 66 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.48ns)   --->   "%exitcond7 = icmp eq i7 %j, -44" [lenet_hls/full_connected.cpp:173]   --->   Operation 67 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 68 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.87ns)   --->   "%j_3 = add i7 %j, 1" [lenet_hls/full_connected.cpp:173]   --->   Operation 69 'add' 'j_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader287.preheader, label %0" [lenet_hls/full_connected.cpp:173]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str529) nounwind" [lenet_hls/full_connected.cpp:173]   --->   Operation 71 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str529)" [lenet_hls/full_connected.cpp:173]   --->   Operation 72 'specregionbegin' 'tmp_23' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (3.63ns)   --->   "%tmp_V_12 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [lenet_hls/full_connected.cpp:174]   --->   Operation 73 'read' 'tmp_V_12' <Predicate = (!exitcond7)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j, i3 0)" [lenet_hls/full_connected.cpp:173]   --->   Operation 74 'bitconcatenate' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [lenet_hls/full_connected.cpp:173]   --->   Operation 75 'zext' 'p_shl_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %j, i1 false)" [lenet_hls/full_connected.cpp:173]   --->   Operation 76 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %tmp_1 to i11" [lenet_hls/full_connected.cpp:176]   --->   Operation 77 'zext' 'p_shl1_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.73ns)   --->   "%tmp_2 = add i11 %p_shl1_cast, %p_shl_cast" [lenet_hls/full_connected.cpp:176]   --->   Operation 78 'add' 'tmp_2' <Predicate = (!exitcond7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = sext i16 %tmp_V_12 to i27" [lenet_hls/full_connected.cpp:176]   --->   Operation 79 'sext' 'tmp_s' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.76ns)   --->   "br label %1" [lenet_hls/full_connected.cpp:175]   --->   Operation 80 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_2 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader287" [lenet_hls/full_connected.cpp:183]   --->   Operation 81 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_3, %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 82 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.30ns)   --->   "%exitcond9 = icmp eq i4 %i, -6" [lenet_hls/full_connected.cpp:175]   --->   Operation 83 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 84 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.73ns)   --->   "%i_3 = add i4 %i, 1" [lenet_hls/full_connected.cpp:175]   --->   Operation 85 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %2, label %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [lenet_hls/full_connected.cpp:175]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i4 %i to i11" [lenet_hls/full_connected.cpp:176]   --->   Operation 87 'zext' 'tmp_27_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.63ns)   --->   "%tmp_4 = add i11 %tmp_27_cast, %tmp_2" [lenet_hls/full_connected.cpp:176]   --->   Operation 88 'add' 'tmp_4' <Predicate = (!exitcond9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i11 %tmp_4 to i64" [lenet_hls/full_connected.cpp:176]   --->   Operation 89 'zext' 'tmp_4_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%fc3_layer_weights_V_s = getelementptr [840 x i11]* @fc3_layer_weights_V, i64 0, i64 %tmp_4_cast" [lenet_hls/full_connected.cpp:176]   --->   Operation 90 'getelementptr' 'fc3_layer_weights_V_s' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (3.25ns)   --->   "%fc3_layer_weights_V_1 = load i11* %fc3_layer_weights_V_s, align 2" [lenet_hls/full_connected.cpp:176]   --->   Operation 91 'load' 'fc3_layer_weights_V_1' <Predicate = (!exitcond9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str529, i32 %tmp_23)" [lenet_hls/full_connected.cpp:179]   --->   Operation 92 'specregionend' 'empty_58' <Predicate = (exitcond9)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader288" [lenet_hls/full_connected.cpp:173]   --->   Operation 93 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_27 = zext i4 %i to i64" [lenet_hls/full_connected.cpp:176]   --->   Operation 94 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%fc3_layer_weights_V_1 = load i11* %fc3_layer_weights_V_s, align 2" [lenet_hls/full_connected.cpp:176]   --->   Operation 95 'load' 'fc3_layer_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_27" [lenet_hls/full_connected.cpp:176]   --->   Operation 96 'getelementptr' 'output_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i16* %output_V_addr_2, align 2" [lenet_hls/full_connected.cpp:176]   --->   Operation 97 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 8.70>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str630) nounwind" [lenet_hls/full_connected.cpp:175]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%r_V = sext i11 %fc3_layer_weights_V_1 to i27" [lenet_hls/full_connected.cpp:176]   --->   Operation 99 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_2 = mul i27 %tmp_s, %r_V" [lenet_hls/full_connected.cpp:176]   --->   Operation 100 'mul' 'r_V_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i16* %output_V_addr_2, align 2" [lenet_hls/full_connected.cpp:176]   --->   Operation 101 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %p_Val2_5, i11 0)" [lenet_hls/full_connected.cpp:176]   --->   Operation 102 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i27 %r_V_2, %lhs_V" [lenet_hls/full_connected.cpp:176]   --->   Operation 103 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %ret_V, i32 11, i32 26)" [lenet_hls/full_connected.cpp:176]   --->   Operation 104 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.32ns)   --->   "store i16 %tmp_29, i16* %output_V_addr_2, align 2" [lenet_hls/full_connected.cpp:176]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br label %1" [lenet_hls/full_connected.cpp:175]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.25>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%soft_max_value = phi float [ %soft_max_value_1, %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ], [ 0.000000e+00, %.preheader287.preheader ]"   --->   Operation 107 'phi' 'soft_max_value' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%i1 = phi i4 [ %i_4, %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ], [ 0, %.preheader287.preheader ]"   --->   Operation 108 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.30ns)   --->   "%exitcond8 = icmp eq i4 %i1, -6" [lenet_hls/full_connected.cpp:183]   --->   Operation 109 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 110 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i1, 1" [lenet_hls/full_connected.cpp:183]   --->   Operation 111 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader.preheader, label %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv" [lenet_hls/full_connected.cpp:183]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_24 = zext i4 %i1 to i64" [lenet_hls/full_connected.cpp:184]   --->   Operation 113 'zext' 'tmp_24' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_24" [lenet_hls/full_connected.cpp:184]   --->   Operation 114 'getelementptr' 'output_V_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_6 : Operation 115 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* %output_V_addr_1, align 2" [lenet_hls/full_connected.cpp:184]   --->   Operation 115 'load' 'p_Val2_s' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%fc3_layer_bias_V_add = getelementptr [10 x i8]* @fc3_layer_bias_V, i64 0, i64 %tmp_24" [lenet_hls/full_connected.cpp:184]   --->   Operation 116 'getelementptr' 'fc3_layer_bias_V_add' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i8* %fc3_layer_bias_V_add, align 1" [lenet_hls/full_connected.cpp:184]   --->   Operation 117 'load' 'p_Val2_1' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_6 : Operation 118 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet_hls/full_connected.cpp:190]   --->   Operation 118 'br' <Predicate = (exitcond8)> <Delay = 1.76>

State 7 <SV = 3> <Delay = 7.65>
ST_7 : Operation 119 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* %output_V_addr_1, align 2" [lenet_hls/full_connected.cpp:184]   --->   Operation 119 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 120 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i8* %fc3_layer_bias_V_add, align 1" [lenet_hls/full_connected.cpp:184]   --->   Operation 120 'load' 'p_Val2_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%p_Val2_1_cast = sext i8 %p_Val2_1 to i16" [lenet_hls/full_connected.cpp:184]   --->   Operation 121 'sext' 'p_Val2_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (2.07ns)   --->   "%tmp_V_13 = add i16 %p_Val2_1_cast, %p_Val2_s" [lenet_hls/full_connected.cpp:184]   --->   Operation 122 'add' 'tmp_V_13' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (2.32ns)   --->   "store i16 %tmp_V_13, i16* %output_V_addr_1, align 2" [lenet_hls/full_connected.cpp:184]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_13, i32 15)" [lenet_hls/full_connected.cpp:186]   --->   Operation 124 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.28>
ST_8 : Operation 125 [1/1] (2.42ns)   --->   "%tmp_25 = icmp eq i16 %tmp_V_13, 0" [lenet_hls/full_connected.cpp:186]   --->   Operation 125 'icmp' 'tmp_25' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (2.07ns)   --->   "%tmp_V = sub i16 0, %tmp_V_13" [lenet_hls/full_connected.cpp:186]   --->   Operation 126 'sub' 'tmp_V' <Predicate = (p_Result_14)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.80ns)   --->   "%tmp_V_14 = select i1 %p_Result_14, i16 %tmp_V, i16 %tmp_V_13" [lenet_hls/full_connected.cpp:186]   --->   Operation 127 'select' 'tmp_V_14' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_14, i32 15, i32 0) nounwind" [lenet_hls/full_connected.cpp:186]   --->   Operation 128 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [lenet_hls/full_connected.cpp:186]   --->   Operation 129 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_15, i1 true) nounwind" [lenet_hls/full_connected.cpp:186]   --->   Operation 130 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i32 %l to i8" [lenet_hls/full_connected.cpp:186]   --->   Operation 131 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 8.55>
ST_9 : Operation 132 [1/1] (2.55ns)   --->   "%tmp_28 = sub nsw i32 16, %l" [lenet_hls/full_connected.cpp:186]   --->   Operation 132 'sub' 'tmp_28' <Predicate = (!tmp_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i32 %tmp_28 to i16" [lenet_hls/full_connected.cpp:186]   --->   Operation 133 'trunc' 'tmp_32' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %tmp_28" [lenet_hls/full_connected.cpp:186]   --->   Operation 134 'add' 'lsb_index' <Predicate = (!tmp_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [lenet_hls/full_connected.cpp:186]   --->   Operation 135 'partselect' 'tmp_34' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_34, 0" [lenet_hls/full_connected.cpp:186]   --->   Operation 136 'icmp' 'icmp' <Predicate = (!tmp_25)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i32 %tmp_28 to i5" [lenet_hls/full_connected.cpp:186]   --->   Operation 137 'trunc' 'tmp_36' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.78ns)   --->   "%tmp_37 = sub i5 9, %tmp_36" [lenet_hls/full_connected.cpp:186]   --->   Operation 138 'sub' 'tmp_37' <Predicate = (!tmp_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_38 = zext i5 %tmp_37 to i16" [lenet_hls/full_connected.cpp:186]   --->   Operation 139 'zext' 'tmp_38' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_46 = lshr i16 -1, %tmp_38" [lenet_hls/full_connected.cpp:186]   --->   Operation 140 'lshr' 'tmp_46' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%p_Result_4 = and i16 %tmp_V_14, %tmp_46" [lenet_hls/full_connected.cpp:186]   --->   Operation 141 'and' 'p_Result_4' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (2.66ns) (out node of the LUT)   --->   "%tmp_31 = icmp ne i16 %p_Result_4, 0" [lenet_hls/full_connected.cpp:186]   --->   Operation 142 'icmp' 'tmp_31' <Predicate = (!tmp_25)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%a = and i1 %icmp, %tmp_31" [lenet_hls/full_connected.cpp:186]   --->   Operation 143 'and' 'a' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [lenet_hls/full_connected.cpp:186]   --->   Operation 144 'bitselect' 'tmp_54' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%rev = xor i1 %tmp_54, true" [lenet_hls/full_connected.cpp:186]   --->   Operation 145 'xor' 'rev' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (2.07ns)   --->   "%tmp_35 = add i16 -24, %tmp_32" [lenet_hls/full_connected.cpp:186]   --->   Operation 146 'add' 'tmp_35' <Predicate = (!tmp_25)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_14, i16 %tmp_35)" [lenet_hls/full_connected.cpp:186]   --->   Operation 147 'bitselect' 'p_Result_5' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_39 = and i1 %p_Result_5, %rev" [lenet_hls/full_connected.cpp:186]   --->   Operation 148 'and' 'tmp_39' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_40 = or i1 %tmp_39, %a" [lenet_hls/full_connected.cpp:186]   --->   Operation 149 'or' 'tmp_40' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_41 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_40)" [lenet_hls/full_connected.cpp:186]   --->   Operation 150 'bitconcatenate' 'tmp_41' <Predicate = (!tmp_25)> <Delay = 0.97>
ST_9 : Operation 151 [1/1] (2.47ns)   --->   "%tmp_42 = icmp sgt i32 %lsb_index, 0" [lenet_hls/full_connected.cpp:186]   --->   Operation 151 'icmp' 'tmp_42' <Predicate = (!tmp_25)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 6.97>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m = zext i16 %tmp_V_14 to i64" [lenet_hls/full_connected.cpp:186]   --->   Operation 152 'zext' 'm' <Predicate = (!tmp_42 & !tmp_25)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m_cast = zext i16 %tmp_V_14 to i32" [lenet_hls/full_connected.cpp:186]   --->   Operation 153 'zext' 'm_cast' <Predicate = (tmp_42 & !tmp_25)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (2.55ns)   --->   "%tmp_43 = add nsw i32 -25, %tmp_28" [lenet_hls/full_connected.cpp:186]   --->   Operation 154 'add' 'tmp_43' <Predicate = (tmp_42 & !tmp_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%tmp_44 = lshr i32 %m_cast, %tmp_43" [lenet_hls/full_connected.cpp:186]   --->   Operation 155 'lshr' 'tmp_44' <Predicate = (tmp_42 & !tmp_25)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%tmp_50_cast = zext i32 %tmp_44 to i64" [lenet_hls/full_connected.cpp:186]   --->   Operation 156 'zext' 'tmp_50_cast' <Predicate = (tmp_42 & !tmp_25)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (2.55ns)   --->   "%tmp_48 = sub i32 25, %tmp_28" [lenet_hls/full_connected.cpp:186]   --->   Operation 157 'sub' 'tmp_48' <Predicate = (!tmp_42 & !tmp_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%tmp_49 = zext i32 %tmp_48 to i64" [lenet_hls/full_connected.cpp:186]   --->   Operation 158 'zext' 'tmp_49' <Predicate = (!tmp_42 & !tmp_25)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%tmp_50 = shl i64 %m, %tmp_49" [lenet_hls/full_connected.cpp:186]   --->   Operation 159 'shl' 'tmp_50' <Predicate = (!tmp_42 & !tmp_25)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m_4 = select i1 %tmp_42, i64 %tmp_50_cast, i64 %tmp_50" [lenet_hls/full_connected.cpp:186]   --->   Operation 160 'select' 'm_4' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%tmp_51 = zext i32 %tmp_41 to i64" [lenet_hls/full_connected.cpp:186]   --->   Operation 161 'zext' 'tmp_51' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_5 = add i64 %tmp_51, %m_4" [lenet_hls/full_connected.cpp:186]   --->   Operation 162 'add' 'm_5' <Predicate = (!tmp_25)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_5, i32 1, i32 63)" [lenet_hls/full_connected.cpp:186]   --->   Operation 163 'partselect' 'm_s' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_5, i32 25)" [lenet_hls/full_connected.cpp:186]   --->   Operation 164 'bitselect' 'tmp_68' <Predicate = (!tmp_25)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 5.61>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%m_11 = zext i63 %m_s to i64" [lenet_hls/full_connected.cpp:186]   --->   Operation 165 'zext' 'm_11' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.24ns)   --->   "%tmp_100_cast_cast_ca = select i1 %tmp_68, i8 127, i8 126" [lenet_hls/full_connected.cpp:186]   --->   Operation 166 'select' 'tmp_100_cast_cast_ca' <Predicate = (!tmp_25)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_52 = sub i8 5, %tmp_79" [lenet_hls/full_connected.cpp:186]   --->   Operation 167 'sub' 'tmp_52' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 168 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_3_trunc = add i8 %tmp_52, %tmp_100_cast_cast_ca" [lenet_hls/full_connected.cpp:186]   --->   Operation 168 'add' 'p_Repl2_3_trunc' <Predicate = (!tmp_25)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_53 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_14, i8 %p_Repl2_3_trunc)" [lenet_hls/full_connected.cpp:186]   --->   Operation 169 'bitconcatenate' 'tmp_53' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_16 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_11, i9 %tmp_53, i32 23, i32 31)" [lenet_hls/full_connected.cpp:186]   --->   Operation 170 'partset' 'p_Result_16' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i64 %p_Result_16 to i32" [lenet_hls/full_connected.cpp:186]   --->   Operation 171 'trunc' 'tmp_81' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_57 = bitcast i32 %tmp_81 to float" [lenet_hls/full_connected.cpp:186]   --->   Operation 172 'bitcast' 'tmp_57' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.69ns)   --->   "%x_assign = select i1 %tmp_25, float 0.000000e+00, float %tmp_57" [lenet_hls/full_connected.cpp:186]   --->   Operation 173 'select' 'x_assign' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 8> <Delay = 7.68>
ST_12 : Operation 174 [9/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186]   --->   Operation 174 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 9> <Delay = 7.68>
ST_13 : Operation 175 [8/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186]   --->   Operation 175 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 10> <Delay = 7.68>
ST_14 : Operation 176 [7/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186]   --->   Operation 176 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 11> <Delay = 7.68>
ST_15 : Operation 177 [6/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186]   --->   Operation 177 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 12> <Delay = 7.68>
ST_16 : Operation 178 [5/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186]   --->   Operation 178 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 13> <Delay = 7.68>
ST_17 : Operation 179 [4/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186]   --->   Operation 179 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 14> <Delay = 7.68>
ST_18 : Operation 180 [3/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186]   --->   Operation 180 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 15> <Delay = 7.68>
ST_19 : Operation 181 [2/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186]   --->   Operation 181 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 16> <Delay = 7.68>
ST_20 : Operation 182 [1/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186]   --->   Operation 182 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 17> <Delay = 7.25>
ST_21 : Operation 183 [5/5] (7.25ns)   --->   "%soft_max_value_1 = fadd float %tmp_i_i, %soft_max_value" [lenet_hls/full_connected.cpp:186]   --->   Operation 183 'fadd' 'soft_max_value_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 7.25>
ST_22 : Operation 184 [4/5] (7.25ns)   --->   "%soft_max_value_1 = fadd float %tmp_i_i, %soft_max_value" [lenet_hls/full_connected.cpp:186]   --->   Operation 184 'fadd' 'soft_max_value_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 7.25>
ST_23 : Operation 185 [3/5] (7.25ns)   --->   "%soft_max_value_1 = fadd float %tmp_i_i, %soft_max_value" [lenet_hls/full_connected.cpp:186]   --->   Operation 185 'fadd' 'soft_max_value_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 7.25>
ST_24 : Operation 186 [2/5] (7.25ns)   --->   "%soft_max_value_1 = fadd float %tmp_i_i, %soft_max_value" [lenet_hls/full_connected.cpp:186]   --->   Operation 186 'fadd' 'soft_max_value_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 7.25>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str731) nounwind" [lenet_hls/full_connected.cpp:183]   --->   Operation 187 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/5] (7.25ns)   --->   "%soft_max_value_1 = fadd float %tmp_i_i, %soft_max_value" [lenet_hls/full_connected.cpp:186]   --->   Operation 188 'fadd' 'soft_max_value_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader287" [lenet_hls/full_connected.cpp:183]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 3> <Delay = 2.32>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%i2 = phi i4 [ %i_5, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 190 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i2, -6" [lenet_hls/full_connected.cpp:190]   --->   Operation 191 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 192 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (1.73ns)   --->   "%i_5 = add i4 %i2, 1" [lenet_hls/full_connected.cpp:190]   --->   Operation 193 'add' 'i_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %_ifconv" [lenet_hls/full_connected.cpp:190]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_26 = zext i4 %i2 to i64" [lenet_hls/full_connected.cpp:192]   --->   Operation 195 'zext' 'tmp_26' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_26" [lenet_hls/full_connected.cpp:192]   --->   Operation 196 'getelementptr' 'output_V_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 197 [2/2] (2.32ns)   --->   "%tmp_V_15 = load i16* %output_V_addr_3, align 2" [lenet_hls/full_connected.cpp:192]   --->   Operation 197 'load' 'tmp_V_15' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/full_connected.cpp:195]   --->   Operation 198 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 8.60>
ST_27 : Operation 199 [1/2] (2.32ns)   --->   "%tmp_V_15 = load i16* %output_V_addr_3, align 2" [lenet_hls/full_connected.cpp:192]   --->   Operation 199 'load' 'tmp_V_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 200 [1/1] (2.42ns)   --->   "%tmp_30 = icmp eq i16 %tmp_V_15, 0" [lenet_hls/full_connected.cpp:192]   --->   Operation 200 'icmp' 'tmp_30' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_15, i32 15)" [lenet_hls/full_connected.cpp:192]   --->   Operation 201 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 202 [1/1] (2.07ns)   --->   "%tmp_V_2 = sub i16 0, %tmp_V_15" [lenet_hls/full_connected.cpp:192]   --->   Operation 202 'sub' 'tmp_V_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 203 [1/1] (0.80ns)   --->   "%tmp_V_16 = select i1 %p_Result_17, i16 %tmp_V_2, i16 %tmp_V_15" [lenet_hls/full_connected.cpp:192]   --->   Operation 203 'select' 'tmp_V_16' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @llvm.part.select.i16(i16 %tmp_V_16, i32 15, i32 0) nounwind" [lenet_hls/full_connected.cpp:192]   --->   Operation 204 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_18 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_3)" [lenet_hls/full_connected.cpp:192]   --->   Operation 205 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 206 [1/1] (3.39ns)   --->   "%l_3 = call i32 @llvm.cttz.i32(i32 %p_Result_18, i1 true) nounwind" [lenet_hls/full_connected.cpp:192]   --->   Operation 206 'cttz' 'l_3' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i32 %l_3 to i8" [lenet_hls/full_connected.cpp:192]   --->   Operation 207 'trunc' 'tmp_96' <Predicate = true> <Delay = 0.00>

State 28 <SV = 5> <Delay = 8.55>
ST_28 : Operation 208 [1/1] (2.55ns)   --->   "%tmp_33 = sub nsw i32 16, %l_3" [lenet_hls/full_connected.cpp:192]   --->   Operation 208 'sub' 'tmp_33' <Predicate = (!tmp_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i32 %tmp_33 to i16" [lenet_hls/full_connected.cpp:192]   --->   Operation 209 'trunc' 'tmp_85' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (2.55ns)   --->   "%lsb_index_1 = add nsw i32 -24, %tmp_33" [lenet_hls/full_connected.cpp:192]   --->   Operation 210 'add' 'lsb_index_1' <Predicate = (!tmp_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_88 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [lenet_hls/full_connected.cpp:192]   --->   Operation 211 'partselect' 'tmp_88' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (2.47ns)   --->   "%icmp1 = icmp sgt i31 %tmp_88, 0" [lenet_hls/full_connected.cpp:192]   --->   Operation 212 'icmp' 'icmp1' <Predicate = (!tmp_30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i32 %tmp_33 to i5" [lenet_hls/full_connected.cpp:192]   --->   Operation 213 'trunc' 'tmp_89' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (1.78ns)   --->   "%tmp_90 = sub i5 9, %tmp_89" [lenet_hls/full_connected.cpp:192]   --->   Operation 214 'sub' 'tmp_90' <Predicate = (!tmp_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_91 = zext i5 %tmp_90 to i16" [lenet_hls/full_connected.cpp:192]   --->   Operation 215 'zext' 'tmp_91' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_92 = lshr i16 -1, %tmp_91" [lenet_hls/full_connected.cpp:192]   --->   Operation 216 'lshr' 'tmp_92' <Predicate = (!tmp_30)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%p_Result_10 = and i16 %tmp_V_16, %tmp_92" [lenet_hls/full_connected.cpp:192]   --->   Operation 217 'and' 'p_Result_10' <Predicate = (!tmp_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 218 [1/1] (2.66ns) (out node of the LUT)   --->   "%tmp_45 = icmp ne i16 %p_Result_10, 0" [lenet_hls/full_connected.cpp:192]   --->   Operation 218 'icmp' 'tmp_45' <Predicate = (!tmp_30)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%a_1 = and i1 %icmp1, %tmp_45" [lenet_hls/full_connected.cpp:192]   --->   Operation 219 'and' 'a_1' <Predicate = (!tmp_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [lenet_hls/full_connected.cpp:192]   --->   Operation 220 'bitselect' 'tmp_94' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%rev1 = xor i1 %tmp_94, true" [lenet_hls/full_connected.cpp:192]   --->   Operation 221 'xor' 'rev1' <Predicate = (!tmp_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 222 [1/1] (2.07ns)   --->   "%tmp_47 = add i16 -24, %tmp_85" [lenet_hls/full_connected.cpp:192]   --->   Operation 222 'add' 'tmp_47' <Predicate = (!tmp_30)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_16, i16 %tmp_47)" [lenet_hls/full_connected.cpp:192]   --->   Operation 223 'bitselect' 'p_Result_7' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_55 = and i1 %p_Result_7, %rev1" [lenet_hls/full_connected.cpp:192]   --->   Operation 224 'and' 'tmp_55' <Predicate = (!tmp_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_60 = or i1 %tmp_55, %a_1" [lenet_hls/full_connected.cpp:192]   --->   Operation 225 'or' 'tmp_60' <Predicate = (!tmp_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 226 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_56 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_60)" [lenet_hls/full_connected.cpp:192]   --->   Operation 226 'bitconcatenate' 'tmp_56' <Predicate = (!tmp_30)> <Delay = 0.97>
ST_28 : Operation 227 [1/1] (2.47ns)   --->   "%tmp_58 = icmp sgt i32 %lsb_index_1, 0" [lenet_hls/full_connected.cpp:192]   --->   Operation 227 'icmp' 'tmp_58' <Predicate = (!tmp_30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 6> <Delay = 6.97>
ST_29 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_3 = zext i16 %tmp_V_16 to i64" [lenet_hls/full_connected.cpp:192]   --->   Operation 228 'zext' 'm_3' <Predicate = (!tmp_58 & !tmp_30)> <Delay = 0.00>
ST_29 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_3_cast = zext i16 %tmp_V_16 to i32" [lenet_hls/full_connected.cpp:192]   --->   Operation 229 'zext' 'm_3_cast' <Predicate = (tmp_58 & !tmp_30)> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (2.55ns)   --->   "%tmp_59 = add nsw i32 -25, %tmp_33" [lenet_hls/full_connected.cpp:192]   --->   Operation 230 'add' 'tmp_59' <Predicate = (tmp_58 & !tmp_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%tmp_61 = lshr i32 %m_3_cast, %tmp_59" [lenet_hls/full_connected.cpp:192]   --->   Operation 231 'lshr' 'tmp_61' <Predicate = (tmp_58 & !tmp_30)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%tmp_65_cast = zext i32 %tmp_61 to i64" [lenet_hls/full_connected.cpp:192]   --->   Operation 232 'zext' 'tmp_65_cast' <Predicate = (tmp_58 & !tmp_30)> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (2.55ns)   --->   "%tmp_62 = sub i32 25, %tmp_33" [lenet_hls/full_connected.cpp:192]   --->   Operation 233 'sub' 'tmp_62' <Predicate = (!tmp_58 & !tmp_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%tmp_63 = zext i32 %tmp_62 to i64" [lenet_hls/full_connected.cpp:192]   --->   Operation 234 'zext' 'tmp_63' <Predicate = (!tmp_58 & !tmp_30)> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%tmp_64 = shl i64 %m_3, %tmp_63" [lenet_hls/full_connected.cpp:192]   --->   Operation 235 'shl' 'tmp_64' <Predicate = (!tmp_58 & !tmp_30)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %tmp_58, i64 %tmp_65_cast, i64 %tmp_64" [lenet_hls/full_connected.cpp:192]   --->   Operation 236 'select' 'm_7' <Predicate = (!tmp_30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%tmp_65 = zext i32 %tmp_56 to i64" [lenet_hls/full_connected.cpp:192]   --->   Operation 237 'zext' 'tmp_65' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i64 %tmp_65, %m_7" [lenet_hls/full_connected.cpp:192]   --->   Operation 238 'add' 'm_8' <Predicate = (!tmp_30)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%m_1 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)" [lenet_hls/full_connected.cpp:192]   --->   Operation 239 'partselect' 'm_1' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 25)" [lenet_hls/full_connected.cpp:192]   --->   Operation 240 'bitselect' 'tmp_95' <Predicate = (!tmp_30)> <Delay = 0.00>

State 30 <SV = 7> <Delay = 5.61>
ST_30 : Operation 241 [1/1] (0.00ns)   --->   "%m_12 = zext i63 %m_1 to i64" [lenet_hls/full_connected.cpp:192]   --->   Operation 241 'zext' 'm_12' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_30 : Operation 242 [1/1] (1.24ns)   --->   "%tmp_104_cast_cast_ca = select i1 %tmp_95, i8 127, i8 126" [lenet_hls/full_connected.cpp:192]   --->   Operation 242 'select' 'tmp_104_cast_cast_ca' <Predicate = (!tmp_30)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_66 = sub i8 5, %tmp_96" [lenet_hls/full_connected.cpp:192]   --->   Operation 243 'sub' 'tmp_66' <Predicate = (!tmp_30)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 244 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_5_trunc = add i8 %tmp_66, %tmp_104_cast_cast_ca" [lenet_hls/full_connected.cpp:192]   --->   Operation 244 'add' 'p_Repl2_5_trunc' <Predicate = (!tmp_30)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_67 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_17, i8 %p_Repl2_5_trunc)" [lenet_hls/full_connected.cpp:192]   --->   Operation 245 'bitconcatenate' 'tmp_67' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_30 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_19 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_12, i9 %tmp_67, i32 23, i32 31)" [lenet_hls/full_connected.cpp:192]   --->   Operation 246 'partset' 'p_Result_19' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_30 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_97 = trunc i64 %p_Result_19 to i32" [lenet_hls/full_connected.cpp:192]   --->   Operation 247 'trunc' 'tmp_97' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_30 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_69 = bitcast i32 %tmp_97 to float" [lenet_hls/full_connected.cpp:192]   --->   Operation 248 'bitcast' 'tmp_69' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_30 : Operation 249 [1/1] (0.69ns)   --->   "%x_assign_1 = select i1 %tmp_30, float 0.000000e+00, float %tmp_69" [lenet_hls/full_connected.cpp:192]   --->   Operation 249 'select' 'x_assign_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 8> <Delay = 7.68>
ST_31 : Operation 250 [9/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192]   --->   Operation 250 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 9> <Delay = 7.68>
ST_32 : Operation 251 [8/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192]   --->   Operation 251 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 10> <Delay = 7.68>
ST_33 : Operation 252 [7/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192]   --->   Operation 252 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 11> <Delay = 7.68>
ST_34 : Operation 253 [6/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192]   --->   Operation 253 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 12> <Delay = 7.68>
ST_35 : Operation 254 [5/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192]   --->   Operation 254 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 13> <Delay = 7.68>
ST_36 : Operation 255 [4/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192]   --->   Operation 255 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 14> <Delay = 7.68>
ST_37 : Operation 256 [3/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192]   --->   Operation 256 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 15> <Delay = 7.68>
ST_38 : Operation 257 [2/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192]   --->   Operation 257 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 16> <Delay = 7.68>
ST_39 : Operation 258 [1/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192]   --->   Operation 258 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 17> <Delay = 6.07>
ST_40 : Operation 259 [16/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 259 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 18> <Delay = 6.07>
ST_41 : Operation 260 [15/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 260 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 19> <Delay = 6.07>
ST_42 : Operation 261 [14/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 261 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 20> <Delay = 6.07>
ST_43 : Operation 262 [13/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 262 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 21> <Delay = 6.07>
ST_44 : Operation 263 [12/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 263 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 22> <Delay = 6.07>
ST_45 : Operation 264 [11/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 264 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 23> <Delay = 6.07>
ST_46 : Operation 265 [10/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 265 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 24> <Delay = 6.07>
ST_47 : Operation 266 [9/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 266 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 25> <Delay = 6.07>
ST_48 : Operation 267 [8/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 267 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 26> <Delay = 6.07>
ST_49 : Operation 268 [7/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 268 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 27> <Delay = 6.07>
ST_50 : Operation 269 [6/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 269 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 28> <Delay = 6.07>
ST_51 : Operation 270 [5/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 270 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 29> <Delay = 6.07>
ST_52 : Operation 271 [4/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 271 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 30> <Delay = 6.07>
ST_53 : Operation 272 [3/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 272 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 31> <Delay = 6.07>
ST_54 : Operation 273 [2/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 273 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 32> <Delay = 6.07>
ST_55 : Operation 274 [1/16] (6.07ns)   --->   "%v_assign = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/full_connected.cpp:192]   --->   Operation 274 'fdiv' 'v_assign' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 33> <Delay = 8.33>
ST_56 : Operation 275 [1/1] (5.54ns)   --->   "%d_assign = fpext float %v_assign to double" [lenet_hls/full_connected.cpp:192]   --->   Operation 275 'fpext' 'd_assign' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 276 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [lenet_hls/full_connected.cpp:192]   --->   Operation 276 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_98 = trunc i64 %ireg_V to i63" [lenet_hls/full_connected.cpp:192]   --->   Operation 277 'trunc' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 278 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [lenet_hls/full_connected.cpp:192]   --->   Operation 278 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 279 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [lenet_hls/full_connected.cpp:192]   --->   Operation 279 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i64 %ireg_V to i52" [lenet_hls/full_connected.cpp:192]   --->   Operation 280 'trunc' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 281 [1/1] (2.78ns)   --->   "%tmp_72 = icmp eq i63 %tmp_98, 0" [lenet_hls/full_connected.cpp:192]   --->   Operation 281 'icmp' 'tmp_72' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 34> <Delay = 8.71>
ST_57 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_70 = zext i11 %exp_tmp_V to i12" [lenet_hls/full_connected.cpp:192]   --->   Operation 282 'zext' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_71 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_100)" [lenet_hls/full_connected.cpp:192]   --->   Operation 283 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_21 = zext i53 %tmp_71 to i54" [lenet_hls/full_connected.cpp:192]   --->   Operation 284 'zext' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 285 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_21" [lenet_hls/full_connected.cpp:192]   --->   Operation 285 'sub' 'man_V_1' <Predicate = (p_Result_20)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 286 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_20, i54 %man_V_1, i54 %p_Result_21" [lenet_hls/full_connected.cpp:192]   --->   Operation 286 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 287 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_70" [lenet_hls/full_connected.cpp:192]   --->   Operation 287 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 288 [1/1] (1.99ns)   --->   "%tmp_73 = icmp sgt i12 %F2, 11" [lenet_hls/full_connected.cpp:192]   --->   Operation 288 'icmp' 'tmp_73' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 289 [1/1] (1.54ns)   --->   "%tmp_74 = add i12 -11, %F2" [lenet_hls/full_connected.cpp:192]   --->   Operation 289 'add' 'tmp_74' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 290 [1/1] (1.54ns)   --->   "%tmp_75 = sub i12 11, %F2" [lenet_hls/full_connected.cpp:192]   --->   Operation 290 'sub' 'tmp_75' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 291 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_73, i12 %tmp_74, i12 %tmp_75" [lenet_hls/full_connected.cpp:192]   --->   Operation 291 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 292 [1/1] (1.99ns)   --->   "%tmp_76 = icmp eq i12 %F2, 11" [lenet_hls/full_connected.cpp:192]   --->   Operation 292 'icmp' 'tmp_76' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i54 %man_V_2 to i16" [lenet_hls/full_connected.cpp:192]   --->   Operation 293 'trunc' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 294 [1/1] (1.99ns)   --->   "%tmp_77 = icmp ult i12 %sh_amt, 54" [lenet_hls/full_connected.cpp:192]   --->   Operation 294 'icmp' 'tmp_77' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [lenet_hls/full_connected.cpp:192]   --->   Operation 295 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 296 [1/1] (1.55ns)   --->   "%icmp2 = icmp eq i8 %tmp_102, 0" [lenet_hls/full_connected.cpp:192]   --->   Operation 296 'icmp' 'icmp2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%ireg_V_to_int = bitcast float %v_assign to i32" [lenet_hls/full_connected.cpp:192]   --->   Operation 297 'bitcast' 'ireg_V_to_int' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_to_int, i32 31)" [lenet_hls/full_connected.cpp:192]   --->   Operation 298 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_82 = select i1 %tmp_104, i16 -1, i16 0" [lenet_hls/full_connected.cpp:192]   --->   Operation 299 'select' 'tmp_82' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_72, true" [lenet_hls/full_connected.cpp:192]   --->   Operation 300 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_76, %sel_tmp1" [lenet_hls/full_connected.cpp:192]   --->   Operation 301 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 302 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_72, %tmp_76" [lenet_hls/full_connected.cpp:192]   --->   Operation 302 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [lenet_hls/full_connected.cpp:192]   --->   Operation 303 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 304 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_73, %sel_tmp6" [lenet_hls/full_connected.cpp:192]   --->   Operation 304 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_77, true" [lenet_hls/full_connected.cpp:192]   --->   Operation 305 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 306 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [lenet_hls/full_connected.cpp:192]   --->   Operation 306 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_77" [lenet_hls/full_connected.cpp:192]   --->   Operation 307 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_73" [lenet_hls/full_connected.cpp:192]   --->   Operation 308 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %sel_tmp21_demorgan, true" [lenet_hls/full_connected.cpp:192]   --->   Operation 309 'xor' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 310 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %icmp2, %sel_tmp3" [lenet_hls/full_connected.cpp:192]   --->   Operation 310 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp" [lenet_hls/full_connected.cpp:192]   --->   Operation 311 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 312 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp9, i16 %tmp_82, i16 %tmp_101" [lenet_hls/full_connected.cpp:192]   --->   Operation 312 'select' 'newSel1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp2" [lenet_hls/full_connected.cpp:192]   --->   Operation 313 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 314 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [lenet_hls/full_connected.cpp:192]   --->   Operation 314 'or' 'or_cond2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 35> <Delay = 5.41>
ST_58 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sh_amt_cast2 = sext i12 %sh_amt to i16" [lenet_hls/full_connected.cpp:192]   --->   Operation 315 'sext' 'sh_amt_cast2' <Predicate = (sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00>
ST_58 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [lenet_hls/full_connected.cpp:192]   --->   Operation 316 'sext' 'sh_amt_cast' <Predicate = (!sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00>
ST_58 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_78 = zext i32 %sh_amt_cast to i54" [lenet_hls/full_connected.cpp:192]   --->   Operation 317 'zext' 'tmp_78' <Predicate = (!sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00>
ST_58 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_80 = ashr i54 %man_V_2, %tmp_78" [lenet_hls/full_connected.cpp:192]   --->   Operation 318 'ashr' 'tmp_80' <Predicate = (!sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_103 = trunc i54 %tmp_80 to i16" [lenet_hls/full_connected.cpp:192]   --->   Operation 319 'trunc' 'tmp_103' <Predicate = (!sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00>
ST_58 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_83 = shl i16 %tmp_101, %sh_amt_cast2" [lenet_hls/full_connected.cpp:192]   --->   Operation 320 'shl' 'tmp_83' <Predicate = (sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 321 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp4, i16 %tmp_83, i16 %tmp_103" [lenet_hls/full_connected.cpp:192]   --->   Operation 321 'select' 'newSel' <Predicate = (or_cond & or_cond2)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_11)   --->   "%newSel2 = select i1 %or_cond, i16 %newSel, i16 %newSel1" [lenet_hls/full_connected.cpp:192]   --->   Operation 322 'select' 'newSel2' <Predicate = (or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 323 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_V_11 = select i1 %or_cond2, i16 %newSel2, i16 0" [lenet_hls/full_connected.cpp:192]   --->   Operation 323 'select' 'tmp_V_11' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 59 <SV = 36> <Delay = 3.63>
ST_59 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str832) nounwind" [lenet_hls/full_connected.cpp:190]   --->   Operation 324 'specloopname' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 325 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_11)" [lenet_hls/full_connected.cpp:192]   --->   Operation 325 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_59 : Operation 326 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/full_connected.cpp:190]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('output.V', lenet_hls/full_connected.cpp:170) [7]  (0 ns)
	'getelementptr' operation ('output_V_addr', lenet_hls/full_connected.cpp:170) [8]  (0 ns)
	'store' operation (lenet_hls/full_connected.cpp:170) of constant 0 on array 'output.V', lenet_hls/full_connected.cpp:170 [9]  (2.32 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (lenet_hls/full_connected.cpp:174) [20]  (3.63 ns)

 <State 3>: 4.89ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/full_connected.cpp:175) [29]  (0 ns)
	'add' operation ('tmp_4', lenet_hls/full_connected.cpp:176) [38]  (1.64 ns)
	'getelementptr' operation ('fc3_layer_weights_V_s', lenet_hls/full_connected.cpp:176) [40]  (0 ns)
	'load' operation ('fc3_layer_weights_V_1', lenet_hls/full_connected.cpp:176) on array 'fc3_layer_weights_V' [41]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc3_layer_weights_V_1', lenet_hls/full_connected.cpp:176) on array 'fc3_layer_weights_V' [41]  (3.25 ns)

 <State 5>: 8.7ns
The critical path consists of the following:
	'mul' operation of DSP[47] ('r_V_2', lenet_hls/full_connected.cpp:176) [43]  (3.36 ns)
	'add' operation of DSP[47] ('ret.V', lenet_hls/full_connected.cpp:176) [47]  (3.02 ns)
	'store' operation (lenet_hls/full_connected.cpp:176) of variable 'tmp_29', lenet_hls/full_connected.cpp:176 on array 'output.V', lenet_hls/full_connected.cpp:170 [49]  (2.32 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/full_connected.cpp:183) [58]  (0 ns)
	'getelementptr' operation ('fc3_layer_bias_V_add', lenet_hls/full_connected.cpp:184) [68]  (0 ns)
	'load' operation ('__Val2__', lenet_hls/full_connected.cpp:184) on array 'fc3_layer_bias_V' [69]  (3.25 ns)

 <State 7>: 7.65ns
The critical path consists of the following:
	'load' operation ('__Val2__', lenet_hls/full_connected.cpp:184) on array 'fc3_layer_bias_V' [69]  (3.25 ns)
	'add' operation ('tmp.V', lenet_hls/full_connected.cpp:184) [71]  (2.08 ns)
	'store' operation (lenet_hls/full_connected.cpp:184) of variable 'tmp.V', lenet_hls/full_connected.cpp:184 on array 'output.V', lenet_hls/full_connected.cpp:170 [72]  (2.32 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sub' operation ('tmp.V', lenet_hls/full_connected.cpp:186) [75]  (2.08 ns)
	'select' operation ('tmp.V', lenet_hls/full_connected.cpp:186) [76]  (0.805 ns)
	'cttz' operation ('l', lenet_hls/full_connected.cpp:186) [79]  (3.4 ns)

 <State 9>: 8.55ns
The critical path consists of the following:
	'sub' operation ('tmp_28', lenet_hls/full_connected.cpp:186) [80]  (2.55 ns)
	'add' operation ('lsb_index', lenet_hls/full_connected.cpp:186) [82]  (2.55 ns)
	'icmp' operation ('icmp', lenet_hls/full_connected.cpp:186) [84]  (2.47 ns)
	'and' operation ('a', lenet_hls/full_connected.cpp:186) [91]  (0 ns)
	'or' operation ('tmp_40', lenet_hls/full_connected.cpp:186) [97]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 10>: 6.97ns
The critical path consists of the following:
	'add' operation ('tmp_43', lenet_hls/full_connected.cpp:186) [102]  (2.55 ns)
	'lshr' operation ('tmp_44', lenet_hls/full_connected.cpp:186) [103]  (0 ns)
	'select' operation ('m', lenet_hls/full_connected.cpp:186) [108]  (0 ns)
	'add' operation ('m', lenet_hls/full_connected.cpp:186) [110]  (4.42 ns)

 <State 11>: 5.62ns
The critical path consists of the following:
	'select' operation ('tmp_100_cast_cast_ca', lenet_hls/full_connected.cpp:186) [114]  (1.25 ns)
	'add' operation ('p_Repl2_3_trunc', lenet_hls/full_connected.cpp:186) [117]  (3.67 ns)
	'select' operation ('x', lenet_hls/full_connected.cpp:186) [122]  (0.698 ns)

 <State 12>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186) [123]  (7.68 ns)

 <State 13>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186) [123]  (7.68 ns)

 <State 14>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186) [123]  (7.68 ns)

 <State 15>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186) [123]  (7.68 ns)

 <State 16>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186) [123]  (7.68 ns)

 <State 17>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186) [123]  (7.68 ns)

 <State 18>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186) [123]  (7.68 ns)

 <State 19>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186) [123]  (7.68 ns)

 <State 20>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:186) [123]  (7.68 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('soft_max_value', lenet_hls/full_connected.cpp:186) [124]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('soft_max_value', lenet_hls/full_connected.cpp:186) [124]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('soft_max_value', lenet_hls/full_connected.cpp:186) [124]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('soft_max_value', lenet_hls/full_connected.cpp:186) [124]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('soft_max_value', lenet_hls/full_connected.cpp:186) [124]  (7.26 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/full_connected.cpp:190) [129]  (0 ns)
	'getelementptr' operation ('output_V_addr_3', lenet_hls/full_connected.cpp:192) [137]  (0 ns)
	'load' operation ('tmp.V', lenet_hls/full_connected.cpp:192) on array 'output.V', lenet_hls/full_connected.cpp:170 [138]  (2.32 ns)

 <State 27>: 8.6ns
The critical path consists of the following:
	'load' operation ('tmp.V', lenet_hls/full_connected.cpp:192) on array 'output.V', lenet_hls/full_connected.cpp:170 [138]  (2.32 ns)
	'sub' operation ('tmp.V', lenet_hls/full_connected.cpp:192) [141]  (2.08 ns)
	'select' operation ('tmp.V', lenet_hls/full_connected.cpp:192) [142]  (0.805 ns)
	'cttz' operation ('l', lenet_hls/full_connected.cpp:192) [145]  (3.4 ns)

 <State 28>: 8.55ns
The critical path consists of the following:
	'sub' operation ('tmp_33', lenet_hls/full_connected.cpp:192) [146]  (2.55 ns)
	'add' operation ('lsb_index', lenet_hls/full_connected.cpp:192) [148]  (2.55 ns)
	'icmp' operation ('icmp1', lenet_hls/full_connected.cpp:192) [150]  (2.47 ns)
	'and' operation ('a', lenet_hls/full_connected.cpp:192) [157]  (0 ns)
	'or' operation ('tmp_60', lenet_hls/full_connected.cpp:192) [163]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 29>: 6.97ns
The critical path consists of the following:
	'add' operation ('tmp_59', lenet_hls/full_connected.cpp:192) [168]  (2.55 ns)
	'lshr' operation ('tmp_61', lenet_hls/full_connected.cpp:192) [169]  (0 ns)
	'select' operation ('m', lenet_hls/full_connected.cpp:192) [174]  (0 ns)
	'add' operation ('m', lenet_hls/full_connected.cpp:192) [176]  (4.42 ns)

 <State 30>: 5.62ns
The critical path consists of the following:
	'select' operation ('tmp_104_cast_cast_ca', lenet_hls/full_connected.cpp:192) [180]  (1.25 ns)
	'add' operation ('p_Repl2_5_trunc', lenet_hls/full_connected.cpp:192) [183]  (3.67 ns)
	'select' operation ('x', lenet_hls/full_connected.cpp:192) [188]  (0.698 ns)

 <State 31>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192) [189]  (7.68 ns)

 <State 32>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192) [189]  (7.68 ns)

 <State 33>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192) [189]  (7.68 ns)

 <State 34>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192) [189]  (7.68 ns)

 <State 35>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192) [189]  (7.68 ns)

 <State 36>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192) [189]  (7.68 ns)

 <State 37>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192) [189]  (7.68 ns)

 <State 38>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192) [189]  (7.68 ns)

 <State 39>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/full_connected.cpp:192) [189]  (7.68 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 42>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 43>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 44>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 45>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 46>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 47>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 48>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 49>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 50>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 51>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 52>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 53>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 54>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', lenet_hls/full_connected.cpp:192) [190]  (6.08 ns)

 <State 56>: 8.33ns
The critical path consists of the following:
	'fpext' operation ('d', lenet_hls/full_connected.cpp:192) [191]  (5.55 ns)
	'icmp' operation ('tmp_72', lenet_hls/full_connected.cpp:192) [202]  (2.79 ns)

 <State 57>: 8.72ns
The critical path consists of the following:
	'sub' operation ('F2', lenet_hls/full_connected.cpp:192) [203]  (1.55 ns)
	'icmp' operation ('tmp_73', lenet_hls/full_connected.cpp:192) [204]  (1.99 ns)
	'select' operation ('sh_amt', lenet_hls/full_connected.cpp:192) [207]  (0.697 ns)
	'icmp' operation ('icmp2', lenet_hls/full_connected.cpp:192) [214]  (1.55 ns)
	'and' operation ('sel_tmp4', lenet_hls/full_connected.cpp:192) [232]  (0.978 ns)
	'or' operation ('or_cond', lenet_hls/full_connected.cpp:192) [234]  (0.978 ns)
	'or' operation ('or_cond2', lenet_hls/full_connected.cpp:192) [238]  (0.978 ns)

 <State 58>: 5.42ns
The critical path consists of the following:
	'shl' operation ('tmp_83', lenet_hls/full_connected.cpp:192) [221]  (0 ns)
	'select' operation ('newSel', lenet_hls/full_connected.cpp:192) [233]  (4.61 ns)
	'select' operation ('newSel2', lenet_hls/full_connected.cpp:192) [237]  (0 ns)
	'select' operation ('tmp.V', lenet_hls/full_connected.cpp:192) [239]  (0.805 ns)

 <State 59>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (lenet_hls/full_connected.cpp:192) [240]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
