// Seed: 1058825854
module module_0 (
    input wire id_0,
    input uwire id_1,
    output tri1 id_2,
    input wand id_3,
    output uwire id_4,
    output wire id_5,
    input tri1 id_6,
    output wor id_7,
    output wire id_8,
    input wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    input supply1 id_13,
    output wor id_14,
    output wor id_15,
    output tri1 id_16
    , id_26,
    output wand id_17,
    input wor id_18,
    input wand id_19,
    output wire id_20,
    input supply1 id_21,
    input wor id_22,
    input tri0 id_23,
    input tri1 id_24
);
endmodule
module module_1 #(
    parameter id_31 = 32'd60,
    parameter id_32 = 32'd82
) (
    output tri0 id_0,
    input tri0 id_1
    , id_30,
    output wire id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    input wor id_9,
    input wire id_10,
    input wor id_11,
    output tri id_12,
    input supply0 id_13,
    output wire id_14,
    output tri0 id_15,
    output wire id_16,
    input wor id_17,
    output supply0 id_18,
    input supply0 id_19,
    input supply0 id_20,
    input wor id_21,
    input tri1 id_22,
    inout tri1 id_23,
    output wand id_24,
    input tri0 id_25,
    input wand id_26,
    input wand id_27,
    input wire id_28
);
  always @(negedge id_11) begin
    if (1 != 1) deassign id_0[1];
  end
  assign id_23 = 1 ? 1'd0 : 1;
  module_0(
      id_6,
      id_27,
      id_2,
      id_22,
      id_5,
      id_16,
      id_6,
      id_4,
      id_15,
      id_26,
      id_7,
      id_7,
      id_28,
      id_17,
      id_23,
      id_14,
      id_2,
      id_12,
      id_19,
      id_6,
      id_24,
      id_8,
      id_3,
      id_26,
      id_23
  ); defparam id_31.id_32 = 1;
endmodule
