ARM GAS  /tmp/ccp40k0i.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32f4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SetSysClock,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	SetSysClock:
  26              	.LFB125:
  27              		.file 1 "Lib/bsp/src/system_stm32f4xx.c"
   1:Lib/bsp/src/system_stm32f4xx.c **** /**
   2:Lib/bsp/src/system_stm32f4xx.c ****   ******************************************************************************
   3:Lib/bsp/src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:Lib/bsp/src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:Lib/bsp/src/system_stm32f4xx.c ****   * @version V1.6.1
   6:Lib/bsp/src/system_stm32f4xx.c ****   * @date    21-October-2015
   7:Lib/bsp/src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:Lib/bsp/src/system_stm32f4xx.c ****   *          This file contains the system clock configuration for STM32F4xx devices.
   9:Lib/bsp/src/system_stm32f4xx.c ****   *             
  10:Lib/bsp/src/system_stm32f4xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  11:Lib/bsp/src/system_stm32f4xx.c ****   *     user application:
  12:Lib/bsp/src/system_stm32f4xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  13:Lib/bsp/src/system_stm32f4xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  14:Lib/bsp/src/system_stm32f4xx.c ****   *                      depending on the configuration made in the clock xls tool. 
  15:Lib/bsp/src/system_stm32f4xx.c ****   *                      This function is called at startup just after reset and 
  16:Lib/bsp/src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  17:Lib/bsp/src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  18:Lib/bsp/src/system_stm32f4xx.c ****   *
  19:Lib/bsp/src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  20:Lib/bsp/src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  21:Lib/bsp/src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  22:Lib/bsp/src/system_stm32f4xx.c ****   *                                     
  23:Lib/bsp/src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  24:Lib/bsp/src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  25:Lib/bsp/src/system_stm32f4xx.c ****   *                                 during program execution.
  26:Lib/bsp/src/system_stm32f4xx.c ****   *
  27:Lib/bsp/src/system_stm32f4xx.c ****   * 2. After each device reset the HSI (16 MHz) is used as system clock source.
  28:Lib/bsp/src/system_stm32f4xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
  29:Lib/bsp/src/system_stm32f4xx.c ****   *    configure the system clock before to branch to main program.
  30:Lib/bsp/src/system_stm32f4xx.c ****   *
  31:Lib/bsp/src/system_stm32f4xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
ARM GAS  /tmp/ccp40k0i.s 			page 2


  32:Lib/bsp/src/system_stm32f4xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  33:Lib/bsp/src/system_stm32f4xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  34:Lib/bsp/src/system_stm32f4xx.c ****   *
  35:Lib/bsp/src/system_stm32f4xx.c ****   * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
  36:Lib/bsp/src/system_stm32f4xx.c ****   *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
  37:Lib/bsp/src/system_stm32f4xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  38:Lib/bsp/src/system_stm32f4xx.c ****   *    value to your own configuration.
  39:Lib/bsp/src/system_stm32f4xx.c ****   *
  40:Lib/bsp/src/system_stm32f4xx.c ****   * 5. This file configures the system clock as follows:
  41:Lib/bsp/src/system_stm32f4xx.c ****   *=============================================================================
  42:Lib/bsp/src/system_stm32f4xx.c ****   *=============================================================================
  43:Lib/bsp/src/system_stm32f4xx.c ****   *                    Supported STM32F40xxx/41xxx devices
  44:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  45:Lib/bsp/src/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  46:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  47:Lib/bsp/src/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 168000000
  48:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  49:Lib/bsp/src/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 168000000
  50:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  51:Lib/bsp/src/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  52:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  53:Lib/bsp/src/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
  54:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  55:Lib/bsp/src/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
  56:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  57:Lib/bsp/src/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
  58:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  59:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_M                                  | 25
  60:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  61:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_N                                  | 336
  62:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  63:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_P                                  | 2
  64:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  65:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
  66:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  67:Lib/bsp/src/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
  68:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  69:Lib/bsp/src/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
  70:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  71:Lib/bsp/src/system_stm32f4xx.c ****   *        I2S input clock                        | NA
  72:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  73:Lib/bsp/src/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
  74:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  75:Lib/bsp/src/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
  76:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  77:Lib/bsp/src/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
  78:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  79:Lib/bsp/src/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
  80:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  81:Lib/bsp/src/system_stm32f4xx.c ****   *        Instruction cache                      | ON
  82:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  83:Lib/bsp/src/system_stm32f4xx.c ****   *        Data cache                             | ON
  84:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  85:Lib/bsp/src/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  86:Lib/bsp/src/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
  87:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  88:Lib/bsp/src/system_stm32f4xx.c ****   *=============================================================================
ARM GAS  /tmp/ccp40k0i.s 			page 3


  89:Lib/bsp/src/system_stm32f4xx.c ****   *=============================================================================
  90:Lib/bsp/src/system_stm32f4xx.c ****   *                    Supported STM32F42xxx/43xxx devices
  91:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  92:Lib/bsp/src/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  93:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  94:Lib/bsp/src/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 180000000
  95:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  96:Lib/bsp/src/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 180000000
  97:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  98:Lib/bsp/src/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  99:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 100:Lib/bsp/src/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
 101:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 102:Lib/bsp/src/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
 103:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 104:Lib/bsp/src/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
 105:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 106:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_M                                  | 25
 107:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 108:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_N                                  | 360
 109:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 110:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_P                                  | 2
 111:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 112:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 113:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 114:Lib/bsp/src/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 115:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 116:Lib/bsp/src/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 117:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 118:Lib/bsp/src/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 119:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 120:Lib/bsp/src/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 121:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 122:Lib/bsp/src/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 123:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 124:Lib/bsp/src/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
 125:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 126:Lib/bsp/src/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 127:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 128:Lib/bsp/src/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 129:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 130:Lib/bsp/src/system_stm32f4xx.c ****   *        Data cache                             | ON
 131:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 132:Lib/bsp/src/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 133:Lib/bsp/src/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 134:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 135:Lib/bsp/src/system_stm32f4xx.c ****   *=============================================================================
 136:Lib/bsp/src/system_stm32f4xx.c ****   *=============================================================================
 137:Lib/bsp/src/system_stm32f4xx.c ****   *                         Supported STM32F401xx devices
 138:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 139:Lib/bsp/src/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
 140:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 141:Lib/bsp/src/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 84000000
 142:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 143:Lib/bsp/src/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 84000000
 144:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 145:Lib/bsp/src/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
ARM GAS  /tmp/ccp40k0i.s 			page 4


 146:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 147:Lib/bsp/src/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 2
 148:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 149:Lib/bsp/src/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 1
 150:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 151:Lib/bsp/src/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
 152:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 153:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_M                                  | 25
 154:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 155:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_N                                  | 336
 156:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 157:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_P                                  | 4
 158:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 159:Lib/bsp/src/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 160:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 161:Lib/bsp/src/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 162:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 163:Lib/bsp/src/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 164:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 165:Lib/bsp/src/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 166:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 167:Lib/bsp/src/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 168:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 169:Lib/bsp/src/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 170:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 171:Lib/bsp/src/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 2
 172:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 173:Lib/bsp/src/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 174:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 175:Lib/bsp/src/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 176:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 177:Lib/bsp/src/system_stm32f4xx.c ****   *        Data cache                             | ON
 178:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 179:Lib/bsp/src/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 180:Lib/bsp/src/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 181:Lib/bsp/src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 182:Lib/bsp/src/system_stm32f4xx.c ****   *=============================================================================      
 183:Lib/bsp/src/system_stm32f4xx.c ****   ****************************************************************************** 
 184:Lib/bsp/src/system_stm32f4xx.c ****   * @attention
 185:Lib/bsp/src/system_stm32f4xx.c ****   *
 186:Lib/bsp/src/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
 187:Lib/bsp/src/system_stm32f4xx.c ****   *
 188:Lib/bsp/src/system_stm32f4xx.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
 189:Lib/bsp/src/system_stm32f4xx.c ****   * You may not use this file except in compliance with the License.
 190:Lib/bsp/src/system_stm32f4xx.c ****   * You may obtain a copy of the License at:
 191:Lib/bsp/src/system_stm32f4xx.c ****   *
 192:Lib/bsp/src/system_stm32f4xx.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
 193:Lib/bsp/src/system_stm32f4xx.c ****   *
 194:Lib/bsp/src/system_stm32f4xx.c ****   * Unless required by applicable law or agreed to in writing, software 
 195:Lib/bsp/src/system_stm32f4xx.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
 196:Lib/bsp/src/system_stm32f4xx.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 197:Lib/bsp/src/system_stm32f4xx.c ****   * See the License for the specific language governing permissions and
 198:Lib/bsp/src/system_stm32f4xx.c ****   * limitations under the License.
 199:Lib/bsp/src/system_stm32f4xx.c ****   *
 200:Lib/bsp/src/system_stm32f4xx.c ****   ******************************************************************************
 201:Lib/bsp/src/system_stm32f4xx.c ****   */
 202:Lib/bsp/src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccp40k0i.s 			page 5


 203:Lib/bsp/src/system_stm32f4xx.c **** /** @addtogroup CMSIS
 204:Lib/bsp/src/system_stm32f4xx.c ****   * @{
 205:Lib/bsp/src/system_stm32f4xx.c ****   */
 206:Lib/bsp/src/system_stm32f4xx.c **** 
 207:Lib/bsp/src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
 208:Lib/bsp/src/system_stm32f4xx.c ****   * @{
 209:Lib/bsp/src/system_stm32f4xx.c ****   */  
 210:Lib/bsp/src/system_stm32f4xx.c ****   
 211:Lib/bsp/src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
 212:Lib/bsp/src/system_stm32f4xx.c ****   * @{
 213:Lib/bsp/src/system_stm32f4xx.c ****   */
 214:Lib/bsp/src/system_stm32f4xx.c **** 
 215:Lib/bsp/src/system_stm32f4xx.c **** #include "stm32f4xx.h"
 216:Lib/bsp/src/system_stm32f4xx.c **** 
 217:Lib/bsp/src/system_stm32f4xx.c **** /**
 218:Lib/bsp/src/system_stm32f4xx.c ****   * @}
 219:Lib/bsp/src/system_stm32f4xx.c ****   */
 220:Lib/bsp/src/system_stm32f4xx.c **** 
 221:Lib/bsp/src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
 222:Lib/bsp/src/system_stm32f4xx.c ****   * @{
 223:Lib/bsp/src/system_stm32f4xx.c ****   */
 224:Lib/bsp/src/system_stm32f4xx.c **** 
 225:Lib/bsp/src/system_stm32f4xx.c **** /**
 226:Lib/bsp/src/system_stm32f4xx.c ****   * @}
 227:Lib/bsp/src/system_stm32f4xx.c ****   */
 228:Lib/bsp/src/system_stm32f4xx.c **** 
 229:Lib/bsp/src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
 230:Lib/bsp/src/system_stm32f4xx.c ****   * @{
 231:Lib/bsp/src/system_stm32f4xx.c ****   */
 232:Lib/bsp/src/system_stm32f4xx.c **** 
 233:Lib/bsp/src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
 234:Lib/bsp/src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM mounted
 235:Lib/bsp/src/system_stm32f4xx.c ****      on STM324xG_EVAL/STM324x7I_EVAL/STM324x9I_EVAL boards as data memory  */
 236:Lib/bsp/src/system_stm32f4xx.c ****      
 237:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)
 238:Lib/bsp/src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
 239:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx */
 240:Lib/bsp/src/system_stm32f4xx.c **** 
 241:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F427_437xx) || defined (STM32F429_439xx)
 242:Lib/bsp/src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 243:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx */ 
 244:Lib/bsp/src/system_stm32f4xx.c **** 
 245:Lib/bsp/src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 246:Lib/bsp/src/system_stm32f4xx.c ****      Internal SRAM. */
 247:Lib/bsp/src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 248:Lib/bsp/src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 249:Lib/bsp/src/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 250:Lib/bsp/src/system_stm32f4xx.c **** /******************************************************************************/
 251:Lib/bsp/src/system_stm32f4xx.c **** 
 252:Lib/bsp/src/system_stm32f4xx.c **** /************************* PLL Parameters *************************************/
 253:Lib/bsp/src/system_stm32f4xx.c **** /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
 254:Lib/bsp/src/system_stm32f4xx.c **** #define PLL_M      8  //25
 255:Lib/bsp/src/system_stm32f4xx.c **** /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
 256:Lib/bsp/src/system_stm32f4xx.c **** #define PLL_Q      7
 257:Lib/bsp/src/system_stm32f4xx.c **** 
 258:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F40_41xxx)
 259:Lib/bsp/src/system_stm32f4xx.c **** #define PLL_N      336
ARM GAS  /tmp/ccp40k0i.s 			page 6


 260:Lib/bsp/src/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 261:Lib/bsp/src/system_stm32f4xx.c **** #define PLL_P      2
 262:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F40_41xxx */
 263:Lib/bsp/src/system_stm32f4xx.c **** 
 264:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F427_437xx) || defined (STM32F429_439xx)
 265:Lib/bsp/src/system_stm32f4xx.c **** #define PLL_N      360
 266:Lib/bsp/src/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 267:Lib/bsp/src/system_stm32f4xx.c **** #define PLL_P      2
 268:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx */
 269:Lib/bsp/src/system_stm32f4xx.c **** 
 270:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F401xx)
 271:Lib/bsp/src/system_stm32f4xx.c **** #define PLL_N      336
 272:Lib/bsp/src/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 273:Lib/bsp/src/system_stm32f4xx.c **** #define PLL_P      4
 274:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F401xx */
 275:Lib/bsp/src/system_stm32f4xx.c **** 
 276:Lib/bsp/src/system_stm32f4xx.c **** /******************************************************************************/
 277:Lib/bsp/src/system_stm32f4xx.c **** 
 278:Lib/bsp/src/system_stm32f4xx.c **** /**
 279:Lib/bsp/src/system_stm32f4xx.c ****   * @}
 280:Lib/bsp/src/system_stm32f4xx.c ****   */
 281:Lib/bsp/src/system_stm32f4xx.c **** 
 282:Lib/bsp/src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 283:Lib/bsp/src/system_stm32f4xx.c ****   * @{
 284:Lib/bsp/src/system_stm32f4xx.c ****   */
 285:Lib/bsp/src/system_stm32f4xx.c **** 
 286:Lib/bsp/src/system_stm32f4xx.c **** /**
 287:Lib/bsp/src/system_stm32f4xx.c ****   * @}
 288:Lib/bsp/src/system_stm32f4xx.c ****   */
 289:Lib/bsp/src/system_stm32f4xx.c **** 
 290:Lib/bsp/src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 291:Lib/bsp/src/system_stm32f4xx.c ****   * @{
 292:Lib/bsp/src/system_stm32f4xx.c ****   */
 293:Lib/bsp/src/system_stm32f4xx.c **** 
 294:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F40_41xxx)
 295:Lib/bsp/src/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 168000000;
 296:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F40_41xxx */
 297:Lib/bsp/src/system_stm32f4xx.c **** 
 298:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F427_437xx) || defined (STM32F429_439xx)
 299:Lib/bsp/src/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 180000000;
 300:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx */
 301:Lib/bsp/src/system_stm32f4xx.c **** 
 302:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F401xx)
 303:Lib/bsp/src/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 84000000;
 304:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F401xx */
 305:Lib/bsp/src/system_stm32f4xx.c **** 
 306:Lib/bsp/src/system_stm32f4xx.c ****   __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 307:Lib/bsp/src/system_stm32f4xx.c **** 
 308:Lib/bsp/src/system_stm32f4xx.c **** /**
 309:Lib/bsp/src/system_stm32f4xx.c ****   * @}
 310:Lib/bsp/src/system_stm32f4xx.c ****   */
 311:Lib/bsp/src/system_stm32f4xx.c **** 
 312:Lib/bsp/src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 313:Lib/bsp/src/system_stm32f4xx.c ****   * @{
 314:Lib/bsp/src/system_stm32f4xx.c ****   */
 315:Lib/bsp/src/system_stm32f4xx.c **** 
 316:Lib/bsp/src/system_stm32f4xx.c **** static void SetSysClock(void);
ARM GAS  /tmp/ccp40k0i.s 			page 7


 317:Lib/bsp/src/system_stm32f4xx.c **** 
 318:Lib/bsp/src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 319:Lib/bsp/src/system_stm32f4xx.c **** static void SystemInit_ExtMemCtl(void); 
 320:Lib/bsp/src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 321:Lib/bsp/src/system_stm32f4xx.c **** 
 322:Lib/bsp/src/system_stm32f4xx.c **** /**
 323:Lib/bsp/src/system_stm32f4xx.c ****   * @}
 324:Lib/bsp/src/system_stm32f4xx.c ****   */
 325:Lib/bsp/src/system_stm32f4xx.c **** 
 326:Lib/bsp/src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 327:Lib/bsp/src/system_stm32f4xx.c ****   * @{
 328:Lib/bsp/src/system_stm32f4xx.c ****   */
 329:Lib/bsp/src/system_stm32f4xx.c **** 
 330:Lib/bsp/src/system_stm32f4xx.c **** /**
 331:Lib/bsp/src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 332:Lib/bsp/src/system_stm32f4xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 333:Lib/bsp/src/system_stm32f4xx.c ****   *         SystemFrequency variable.
 334:Lib/bsp/src/system_stm32f4xx.c ****   * @param  None
 335:Lib/bsp/src/system_stm32f4xx.c ****   * @retval None
 336:Lib/bsp/src/system_stm32f4xx.c ****   */
 337:Lib/bsp/src/system_stm32f4xx.c **** void SystemInit(void)
 338:Lib/bsp/src/system_stm32f4xx.c **** {
 339:Lib/bsp/src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 340:Lib/bsp/src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 341:Lib/bsp/src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 342:Lib/bsp/src/system_stm32f4xx.c ****   #endif
 343:Lib/bsp/src/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 344:Lib/bsp/src/system_stm32f4xx.c ****   /* Set HSION bit */
 345:Lib/bsp/src/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
 346:Lib/bsp/src/system_stm32f4xx.c **** 
 347:Lib/bsp/src/system_stm32f4xx.c ****   /* Reset CFGR register */
 348:Lib/bsp/src/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
 349:Lib/bsp/src/system_stm32f4xx.c **** 
 350:Lib/bsp/src/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 351:Lib/bsp/src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 352:Lib/bsp/src/system_stm32f4xx.c **** 
 353:Lib/bsp/src/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 354:Lib/bsp/src/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
 355:Lib/bsp/src/system_stm32f4xx.c **** 
 356:Lib/bsp/src/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 357:Lib/bsp/src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 358:Lib/bsp/src/system_stm32f4xx.c **** 
 359:Lib/bsp/src/system_stm32f4xx.c ****   /* Disable all interrupts */
 360:Lib/bsp/src/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
 361:Lib/bsp/src/system_stm32f4xx.c **** 
 362:Lib/bsp/src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 363:Lib/bsp/src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 364:Lib/bsp/src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 365:Lib/bsp/src/system_stm32f4xx.c ****          
 366:Lib/bsp/src/system_stm32f4xx.c ****   /* Configure the System clock source, PLL Multiplier and Divider factors, 
 367:Lib/bsp/src/system_stm32f4xx.c ****      AHB/APBx prescalers and Flash settings ----------------------------------*/
 368:Lib/bsp/src/system_stm32f4xx.c ****   SetSysClock();
 369:Lib/bsp/src/system_stm32f4xx.c **** 
 370:Lib/bsp/src/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 371:Lib/bsp/src/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 372:Lib/bsp/src/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 373:Lib/bsp/src/system_stm32f4xx.c **** #else
ARM GAS  /tmp/ccp40k0i.s 			page 8


 374:Lib/bsp/src/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 375:Lib/bsp/src/system_stm32f4xx.c **** #endif
 376:Lib/bsp/src/system_stm32f4xx.c **** }
 377:Lib/bsp/src/system_stm32f4xx.c **** 
 378:Lib/bsp/src/system_stm32f4xx.c **** /**
 379:Lib/bsp/src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 380:Lib/bsp/src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 381:Lib/bsp/src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 382:Lib/bsp/src/system_stm32f4xx.c ****   *         other parameters.
 383:Lib/bsp/src/system_stm32f4xx.c ****   *           
 384:Lib/bsp/src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 385:Lib/bsp/src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 386:Lib/bsp/src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 387:Lib/bsp/src/system_stm32f4xx.c ****   *     
 388:Lib/bsp/src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 389:Lib/bsp/src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 390:Lib/bsp/src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 391:Lib/bsp/src/system_stm32f4xx.c ****   *             
 392:Lib/bsp/src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 393:Lib/bsp/src/system_stm32f4xx.c ****   *                                              
 394:Lib/bsp/src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 395:Lib/bsp/src/system_stm32f4xx.c ****   *                          
 396:Lib/bsp/src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 397:Lib/bsp/src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 398:Lib/bsp/src/system_stm32f4xx.c ****   *         
 399:Lib/bsp/src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 400:Lib/bsp/src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 401:Lib/bsp/src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 402:Lib/bsp/src/system_stm32f4xx.c ****   *    
 403:Lib/bsp/src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 404:Lib/bsp/src/system_stm32f4xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 405:Lib/bsp/src/system_stm32f4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 406:Lib/bsp/src/system_stm32f4xx.c ****   *              have wrong result.
 407:Lib/bsp/src/system_stm32f4xx.c ****   *                
 408:Lib/bsp/src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 409:Lib/bsp/src/system_stm32f4xx.c ****   *           value for HSE crystal.
 410:Lib/bsp/src/system_stm32f4xx.c ****   *     
 411:Lib/bsp/src/system_stm32f4xx.c ****   * @param  None
 412:Lib/bsp/src/system_stm32f4xx.c ****   * @retval None
 413:Lib/bsp/src/system_stm32f4xx.c ****   */
 414:Lib/bsp/src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 415:Lib/bsp/src/system_stm32f4xx.c **** {
 416:Lib/bsp/src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 417:Lib/bsp/src/system_stm32f4xx.c ****   
 418:Lib/bsp/src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 419:Lib/bsp/src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 420:Lib/bsp/src/system_stm32f4xx.c **** 
 421:Lib/bsp/src/system_stm32f4xx.c ****   switch (tmp)
 422:Lib/bsp/src/system_stm32f4xx.c ****   {
 423:Lib/bsp/src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 424:Lib/bsp/src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 425:Lib/bsp/src/system_stm32f4xx.c ****       break;
 426:Lib/bsp/src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 427:Lib/bsp/src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 428:Lib/bsp/src/system_stm32f4xx.c ****       break;
 429:Lib/bsp/src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 430:Lib/bsp/src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccp40k0i.s 			page 9


 431:Lib/bsp/src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 432:Lib/bsp/src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 433:Lib/bsp/src/system_stm32f4xx.c ****          */    
 434:Lib/bsp/src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 435:Lib/bsp/src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 436:Lib/bsp/src/system_stm32f4xx.c ****       
 437:Lib/bsp/src/system_stm32f4xx.c ****       if (pllsource != 0)
 438:Lib/bsp/src/system_stm32f4xx.c ****       {
 439:Lib/bsp/src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 440:Lib/bsp/src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 441:Lib/bsp/src/system_stm32f4xx.c ****       }
 442:Lib/bsp/src/system_stm32f4xx.c ****       else
 443:Lib/bsp/src/system_stm32f4xx.c ****       {
 444:Lib/bsp/src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 445:Lib/bsp/src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 446:Lib/bsp/src/system_stm32f4xx.c ****       }
 447:Lib/bsp/src/system_stm32f4xx.c **** 
 448:Lib/bsp/src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 449:Lib/bsp/src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 450:Lib/bsp/src/system_stm32f4xx.c ****       break;
 451:Lib/bsp/src/system_stm32f4xx.c ****     default:
 452:Lib/bsp/src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 453:Lib/bsp/src/system_stm32f4xx.c ****       break;
 454:Lib/bsp/src/system_stm32f4xx.c ****   }
 455:Lib/bsp/src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 456:Lib/bsp/src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 457:Lib/bsp/src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 458:Lib/bsp/src/system_stm32f4xx.c ****   /* HCLK frequency */
 459:Lib/bsp/src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 460:Lib/bsp/src/system_stm32f4xx.c **** }
 461:Lib/bsp/src/system_stm32f4xx.c **** 
 462:Lib/bsp/src/system_stm32f4xx.c **** /**
 463:Lib/bsp/src/system_stm32f4xx.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
 464:Lib/bsp/src/system_stm32f4xx.c ****   *         AHB/APBx prescalers and Flash settings
 465:Lib/bsp/src/system_stm32f4xx.c ****   * @Note   This function should be called only once the RCC clock configuration  
 466:Lib/bsp/src/system_stm32f4xx.c ****   *         is reset to the default reset state (done in SystemInit() function).   
 467:Lib/bsp/src/system_stm32f4xx.c ****   * @param  None
 468:Lib/bsp/src/system_stm32f4xx.c ****   * @retval None
 469:Lib/bsp/src/system_stm32f4xx.c ****   */
 470:Lib/bsp/src/system_stm32f4xx.c **** static void SetSysClock(void)
 471:Lib/bsp/src/system_stm32f4xx.c **** {
  28              		.loc 1 471 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              		.cfi_def_cfa_offset 8
 472:Lib/bsp/src/system_stm32f4xx.c **** /******************************************************************************/
 473:Lib/bsp/src/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 474:Lib/bsp/src/system_stm32f4xx.c **** /******************************************************************************/
 475:Lib/bsp/src/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  35              		.loc 1 475 3 view .LVU1
  36              		.loc 1 475 17 is_stmt 0 view .LVU2
  37 0002 0023     		movs	r3, #0
  38 0004 0193     		str	r3, [sp, #4]
  39              		.loc 1 475 37 view .LVU3
ARM GAS  /tmp/ccp40k0i.s 			page 10


  40 0006 0093     		str	r3, [sp]
 476:Lib/bsp/src/system_stm32f4xx.c ****   
 477:Lib/bsp/src/system_stm32f4xx.c ****   /* Enable HSE */
 478:Lib/bsp/src/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
  41              		.loc 1 478 3 is_stmt 1 view .LVU4
  42              		.loc 1 478 11 is_stmt 0 view .LVU5
  43 0008 344A     		ldr	r2, .L13
  44 000a 1368     		ldr	r3, [r2]
  45 000c 43F48033 		orr	r3, r3, #65536
  46 0010 1360     		str	r3, [r2]
  47              	.L3:
 479:Lib/bsp/src/system_stm32f4xx.c ****  
 480:Lib/bsp/src/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 481:Lib/bsp/src/system_stm32f4xx.c ****   do
  48              		.loc 1 481 3 is_stmt 1 discriminator 2 view .LVU6
 482:Lib/bsp/src/system_stm32f4xx.c ****   {
 483:Lib/bsp/src/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
  49              		.loc 1 483 5 discriminator 2 view .LVU7
  50              		.loc 1 483 20 is_stmt 0 discriminator 2 view .LVU8
  51 0012 324B     		ldr	r3, .L13
  52 0014 1B68     		ldr	r3, [r3]
  53              		.loc 1 483 25 discriminator 2 view .LVU9
  54 0016 03F40033 		and	r3, r3, #131072
  55              		.loc 1 483 15 discriminator 2 view .LVU10
  56 001a 0093     		str	r3, [sp]
 484:Lib/bsp/src/system_stm32f4xx.c ****     StartUpCounter++;
  57              		.loc 1 484 5 is_stmt 1 discriminator 2 view .LVU11
  58              		.loc 1 484 19 is_stmt 0 discriminator 2 view .LVU12
  59 001c 019B     		ldr	r3, [sp, #4]
  60 001e 0133     		adds	r3, r3, #1
  61 0020 0193     		str	r3, [sp, #4]
 485:Lib/bsp/src/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
  62              		.loc 1 485 10 is_stmt 1 discriminator 2 view .LVU13
  63              		.loc 1 485 22 is_stmt 0 discriminator 2 view .LVU14
  64 0022 009B     		ldr	r3, [sp]
  65              		.loc 1 485 3 discriminator 2 view .LVU15
  66 0024 1BB9     		cbnz	r3, .L2
  67              		.loc 1 485 47 discriminator 1 view .LVU16
  68 0026 019B     		ldr	r3, [sp, #4]
  69              		.loc 1 485 28 discriminator 1 view .LVU17
  70 0028 B3F5A04F 		cmp	r3, #20480
  71 002c F1D1     		bne	.L3
  72              	.L2:
 486:Lib/bsp/src/system_stm32f4xx.c **** 
 487:Lib/bsp/src/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
  73              		.loc 1 487 3 is_stmt 1 view .LVU18
  74              		.loc 1 487 11 is_stmt 0 view .LVU19
  75 002e 2B4B     		ldr	r3, .L13
  76 0030 1B68     		ldr	r3, [r3]
  77              		.loc 1 487 6 view .LVU20
  78 0032 13F4003F 		tst	r3, #131072
  79 0036 06D0     		beq	.L4
 488:Lib/bsp/src/system_stm32f4xx.c ****   {
 489:Lib/bsp/src/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
  80              		.loc 1 489 5 is_stmt 1 view .LVU21
  81              		.loc 1 489 15 is_stmt 0 view .LVU22
  82 0038 0123     		movs	r3, #1
ARM GAS  /tmp/ccp40k0i.s 			page 11


  83 003a 0093     		str	r3, [sp]
  84              	.L5:
 490:Lib/bsp/src/system_stm32f4xx.c ****   }
 491:Lib/bsp/src/system_stm32f4xx.c ****   else
 492:Lib/bsp/src/system_stm32f4xx.c ****   {
 493:Lib/bsp/src/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 494:Lib/bsp/src/system_stm32f4xx.c ****   }
 495:Lib/bsp/src/system_stm32f4xx.c **** 
 496:Lib/bsp/src/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
  85              		.loc 1 496 3 is_stmt 1 view .LVU23
  86              		.loc 1 496 17 is_stmt 0 view .LVU24
  87 003c 009B     		ldr	r3, [sp]
  88              		.loc 1 496 6 view .LVU25
  89 003e 012B     		cmp	r3, #1
  90 0040 04D0     		beq	.L12
  91              	.L1:
 497:Lib/bsp/src/system_stm32f4xx.c ****   {
 498:Lib/bsp/src/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode */
 499:Lib/bsp/src/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 500:Lib/bsp/src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 501:Lib/bsp/src/system_stm32f4xx.c **** 
 502:Lib/bsp/src/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 503:Lib/bsp/src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 504:Lib/bsp/src/system_stm32f4xx.c **** 
 505:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
 506:Lib/bsp/src/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 507:Lib/bsp/src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 508:Lib/bsp/src/system_stm32f4xx.c ****     
 509:Lib/bsp/src/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 510:Lib/bsp/src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 511:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx */
 512:Lib/bsp/src/system_stm32f4xx.c **** 
 513:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F401xx)
 514:Lib/bsp/src/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 515:Lib/bsp/src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 516:Lib/bsp/src/system_stm32f4xx.c ****     
 517:Lib/bsp/src/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 518:Lib/bsp/src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 519:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F401xx */
 520:Lib/bsp/src/system_stm32f4xx.c ****    
 521:Lib/bsp/src/system_stm32f4xx.c ****     /* Configure the main PLL */
 522:Lib/bsp/src/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 523:Lib/bsp/src/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 524:Lib/bsp/src/system_stm32f4xx.c **** 
 525:Lib/bsp/src/system_stm32f4xx.c ****     /* Enable the main PLL */
 526:Lib/bsp/src/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 527:Lib/bsp/src/system_stm32f4xx.c **** 
 528:Lib/bsp/src/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 529:Lib/bsp/src/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 530:Lib/bsp/src/system_stm32f4xx.c ****     {
 531:Lib/bsp/src/system_stm32f4xx.c ****     }
 532:Lib/bsp/src/system_stm32f4xx.c ****    
 533:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F427_437xx) || defined (STM32F429_439xx)
 534:Lib/bsp/src/system_stm32f4xx.c ****     /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
 535:Lib/bsp/src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_ODEN;
 536:Lib/bsp/src/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 537:Lib/bsp/src/system_stm32f4xx.c ****     {
ARM GAS  /tmp/ccp40k0i.s 			page 12


 538:Lib/bsp/src/system_stm32f4xx.c ****     }
 539:Lib/bsp/src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_ODSWEN;
 540:Lib/bsp/src/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 541:Lib/bsp/src/system_stm32f4xx.c ****     {
 542:Lib/bsp/src/system_stm32f4xx.c ****     }      
 543:Lib/bsp/src/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 544:Lib/bsp/src/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 545:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx  */
 546:Lib/bsp/src/system_stm32f4xx.c **** 
 547:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F40_41xxx)     
 548:Lib/bsp/src/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 549:Lib/bsp/src/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 550:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F40_41xxx  */
 551:Lib/bsp/src/system_stm32f4xx.c **** 
 552:Lib/bsp/src/system_stm32f4xx.c **** #if defined (STM32F401xx)
 553:Lib/bsp/src/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 554:Lib/bsp/src/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 555:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F401xx */
 556:Lib/bsp/src/system_stm32f4xx.c **** 
 557:Lib/bsp/src/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 558:Lib/bsp/src/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:Lib/bsp/src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 560:Lib/bsp/src/system_stm32f4xx.c **** 
 561:Lib/bsp/src/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 562:Lib/bsp/src/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 563:Lib/bsp/src/system_stm32f4xx.c ****     {
 564:Lib/bsp/src/system_stm32f4xx.c ****     }
 565:Lib/bsp/src/system_stm32f4xx.c ****   }
 566:Lib/bsp/src/system_stm32f4xx.c ****   else
 567:Lib/bsp/src/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 568:Lib/bsp/src/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 569:Lib/bsp/src/system_stm32f4xx.c ****   }
 570:Lib/bsp/src/system_stm32f4xx.c **** 
 571:Lib/bsp/src/system_stm32f4xx.c **** }
  92              		.loc 1 571 1 view .LVU26
  93 0042 02B0     		add	sp, sp, #8
  94              		.cfi_remember_state
  95              		.cfi_def_cfa_offset 0
  96              		@ sp needed
  97 0044 7047     		bx	lr
  98              	.L4:
  99              		.cfi_restore_state
 493:Lib/bsp/src/system_stm32f4xx.c ****   }
 100              		.loc 1 493 5 is_stmt 1 view .LVU27
 493:Lib/bsp/src/system_stm32f4xx.c ****   }
 101              		.loc 1 493 15 is_stmt 0 view .LVU28
 102 0046 0023     		movs	r3, #0
 103 0048 0093     		str	r3, [sp]
 104 004a F7E7     		b	.L5
 105              	.L12:
 499:Lib/bsp/src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 106              		.loc 1 499 5 is_stmt 1 view .LVU29
 499:Lib/bsp/src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 107              		.loc 1 499 18 is_stmt 0 view .LVU30
 108 004c 234B     		ldr	r3, .L13
 109 004e 1A6C     		ldr	r2, [r3, #64]
 110 0050 42F08052 		orr	r2, r2, #268435456
ARM GAS  /tmp/ccp40k0i.s 			page 13


 111 0054 1A64     		str	r2, [r3, #64]
 500:Lib/bsp/src/system_stm32f4xx.c **** 
 112              		.loc 1 500 5 is_stmt 1 view .LVU31
 500:Lib/bsp/src/system_stm32f4xx.c **** 
 113              		.loc 1 500 13 is_stmt 0 view .LVU32
 114 0056 2249     		ldr	r1, .L13+4
 115 0058 0A68     		ldr	r2, [r1]
 116 005a 42F44042 		orr	r2, r2, #49152
 117 005e 0A60     		str	r2, [r1]
 503:Lib/bsp/src/system_stm32f4xx.c **** 
 118              		.loc 1 503 5 is_stmt 1 view .LVU33
 503:Lib/bsp/src/system_stm32f4xx.c **** 
 119              		.loc 1 503 15 is_stmt 0 view .LVU34
 120 0060 9A68     		ldr	r2, [r3, #8]
 121 0062 9A60     		str	r2, [r3, #8]
 507:Lib/bsp/src/system_stm32f4xx.c ****     
 122              		.loc 1 507 5 is_stmt 1 view .LVU35
 507:Lib/bsp/src/system_stm32f4xx.c ****     
 123              		.loc 1 507 15 is_stmt 0 view .LVU36
 124 0064 9A68     		ldr	r2, [r3, #8]
 125 0066 42F40042 		orr	r2, r2, #32768
 126 006a 9A60     		str	r2, [r3, #8]
 510:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx */
 127              		.loc 1 510 5 is_stmt 1 view .LVU37
 510:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx */
 128              		.loc 1 510 15 is_stmt 0 view .LVU38
 129 006c 9A68     		ldr	r2, [r3, #8]
 130 006e 42F4A052 		orr	r2, r2, #5120
 131 0072 9A60     		str	r2, [r3, #8]
 522:Lib/bsp/src/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 132              		.loc 1 522 5 is_stmt 1 view .LVU39
 522:Lib/bsp/src/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 133              		.loc 1 522 18 is_stmt 0 view .LVU40
 134 0074 1B4A     		ldr	r2, .L13+8
 135 0076 5A60     		str	r2, [r3, #4]
 526:Lib/bsp/src/system_stm32f4xx.c **** 
 136              		.loc 1 526 5 is_stmt 1 view .LVU41
 526:Lib/bsp/src/system_stm32f4xx.c **** 
 137              		.loc 1 526 13 is_stmt 0 view .LVU42
 138 0078 1A68     		ldr	r2, [r3]
 139 007a 42F08072 		orr	r2, r2, #16777216
 140 007e 1A60     		str	r2, [r3]
 529:Lib/bsp/src/system_stm32f4xx.c ****     {
 141              		.loc 1 529 5 is_stmt 1 view .LVU43
 142              	.L7:
 531:Lib/bsp/src/system_stm32f4xx.c ****    
 143              		.loc 1 531 5 discriminator 1 view .LVU44
 529:Lib/bsp/src/system_stm32f4xx.c ****     {
 144              		.loc 1 529 10 discriminator 1 view .LVU45
 529:Lib/bsp/src/system_stm32f4xx.c ****     {
 145              		.loc 1 529 15 is_stmt 0 discriminator 1 view .LVU46
 146 0080 164B     		ldr	r3, .L13
 147 0082 1B68     		ldr	r3, [r3]
 529:Lib/bsp/src/system_stm32f4xx.c ****     {
 148              		.loc 1 529 10 discriminator 1 view .LVU47
 149 0084 13F0007F 		tst	r3, #33554432
 150 0088 FAD0     		beq	.L7
ARM GAS  /tmp/ccp40k0i.s 			page 14


 535:Lib/bsp/src/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 151              		.loc 1 535 5 is_stmt 1 view .LVU48
 535:Lib/bsp/src/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 152              		.loc 1 535 13 is_stmt 0 view .LVU49
 153 008a 154A     		ldr	r2, .L13+4
 154 008c 1368     		ldr	r3, [r2]
 155 008e 43F48033 		orr	r3, r3, #65536
 156 0092 1360     		str	r3, [r2]
 536:Lib/bsp/src/system_stm32f4xx.c ****     {
 157              		.loc 1 536 5 is_stmt 1 view .LVU50
 158              	.L8:
 538:Lib/bsp/src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_ODSWEN;
 159              		.loc 1 538 5 discriminator 1 view .LVU51
 536:Lib/bsp/src/system_stm32f4xx.c ****     {
 160              		.loc 1 536 10 discriminator 1 view .LVU52
 536:Lib/bsp/src/system_stm32f4xx.c ****     {
 161              		.loc 1 536 15 is_stmt 0 discriminator 1 view .LVU53
 162 0094 124B     		ldr	r3, .L13+4
 163 0096 5B68     		ldr	r3, [r3, #4]
 536:Lib/bsp/src/system_stm32f4xx.c ****     {
 164              		.loc 1 536 10 discriminator 1 view .LVU54
 165 0098 13F4803F 		tst	r3, #65536
 166 009c FAD0     		beq	.L8
 539:Lib/bsp/src/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 167              		.loc 1 539 5 is_stmt 1 view .LVU55
 539:Lib/bsp/src/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 168              		.loc 1 539 13 is_stmt 0 view .LVU56
 169 009e 104A     		ldr	r2, .L13+4
 170 00a0 1368     		ldr	r3, [r2]
 171 00a2 43F40033 		orr	r3, r3, #131072
 172 00a6 1360     		str	r3, [r2]
 540:Lib/bsp/src/system_stm32f4xx.c ****     {
 173              		.loc 1 540 5 is_stmt 1 view .LVU57
 174              	.L9:
 542:Lib/bsp/src/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 175              		.loc 1 542 5 discriminator 1 view .LVU58
 540:Lib/bsp/src/system_stm32f4xx.c ****     {
 176              		.loc 1 540 10 discriminator 1 view .LVU59
 540:Lib/bsp/src/system_stm32f4xx.c ****     {
 177              		.loc 1 540 15 is_stmt 0 discriminator 1 view .LVU60
 178 00a8 0D4B     		ldr	r3, .L13+4
 179 00aa 5B68     		ldr	r3, [r3, #4]
 540:Lib/bsp/src/system_stm32f4xx.c ****     {
 180              		.loc 1 540 10 discriminator 1 view .LVU61
 181 00ac 13F4003F 		tst	r3, #131072
 182 00b0 FAD0     		beq	.L9
 544:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx  */
 183              		.loc 1 544 5 is_stmt 1 view .LVU62
 544:Lib/bsp/src/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx  */
 184              		.loc 1 544 16 is_stmt 0 view .LVU63
 185 00b2 0D4B     		ldr	r3, .L13+12
 186 00b4 40F20572 		movw	r2, #1797
 187 00b8 1A60     		str	r2, [r3]
 558:Lib/bsp/src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 188              		.loc 1 558 5 is_stmt 1 view .LVU64
 558:Lib/bsp/src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 189              		.loc 1 558 15 is_stmt 0 view .LVU65
ARM GAS  /tmp/ccp40k0i.s 			page 15


 190 00ba A3F58063 		sub	r3, r3, #1024
 191 00be 9A68     		ldr	r2, [r3, #8]
 192 00c0 22F00302 		bic	r2, r2, #3
 193 00c4 9A60     		str	r2, [r3, #8]
 559:Lib/bsp/src/system_stm32f4xx.c **** 
 194              		.loc 1 559 5 is_stmt 1 view .LVU66
 559:Lib/bsp/src/system_stm32f4xx.c **** 
 195              		.loc 1 559 15 is_stmt 0 view .LVU67
 196 00c6 9A68     		ldr	r2, [r3, #8]
 197 00c8 42F00202 		orr	r2, r2, #2
 198 00cc 9A60     		str	r2, [r3, #8]
 562:Lib/bsp/src/system_stm32f4xx.c ****     {
 199              		.loc 1 562 5 is_stmt 1 view .LVU68
 200              	.L10:
 562:Lib/bsp/src/system_stm32f4xx.c ****     {
 201              		.loc 1 562 70 discriminator 1 view .LVU69
 562:Lib/bsp/src/system_stm32f4xx.c ****     {
 202              		.loc 1 562 11 discriminator 1 view .LVU70
 562:Lib/bsp/src/system_stm32f4xx.c ****     {
 203              		.loc 1 562 16 is_stmt 0 discriminator 1 view .LVU71
 204 00ce 034B     		ldr	r3, .L13
 205 00d0 9B68     		ldr	r3, [r3, #8]
 562:Lib/bsp/src/system_stm32f4xx.c ****     {
 206              		.loc 1 562 23 discriminator 1 view .LVU72
 207 00d2 03F00C03 		and	r3, r3, #12
 562:Lib/bsp/src/system_stm32f4xx.c ****     {
 208              		.loc 1 562 11 discriminator 1 view .LVU73
 209 00d6 082B     		cmp	r3, #8
 210 00d8 F9D1     		bne	.L10
 211 00da B2E7     		b	.L1
 212              	.L14:
 213              		.align	2
 214              	.L13:
 215 00dc 00380240 		.word	1073887232
 216 00e0 00700040 		.word	1073770496
 217 00e4 085A4007 		.word	121657864
 218 00e8 003C0240 		.word	1073888256
 219              		.cfi_endproc
 220              	.LFE125:
 222              		.section	.text.SystemInit,"ax",%progbits
 223              		.align	1
 224              		.global	SystemInit
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 229              	SystemInit:
 230              	.LFB123:
 338:Lib/bsp/src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 231              		.loc 1 338 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235 0000 10B5     		push	{r4, lr}
 236              		.cfi_def_cfa_offset 8
 237              		.cfi_offset 4, -8
 238              		.cfi_offset 14, -4
 341:Lib/bsp/src/system_stm32f4xx.c ****   #endif
ARM GAS  /tmp/ccp40k0i.s 			page 16


 239              		.loc 1 341 5 view .LVU75
 341:Lib/bsp/src/system_stm32f4xx.c ****   #endif
 240              		.loc 1 341 16 is_stmt 0 view .LVU76
 241 0002 104C     		ldr	r4, .L17
 242 0004 D4F88830 		ldr	r3, [r4, #136]
 243 0008 43F47003 		orr	r3, r3, #15728640
 244 000c C4F88830 		str	r3, [r4, #136]
 345:Lib/bsp/src/system_stm32f4xx.c **** 
 245              		.loc 1 345 3 is_stmt 1 view .LVU77
 345:Lib/bsp/src/system_stm32f4xx.c **** 
 246              		.loc 1 345 11 is_stmt 0 view .LVU78
 247 0010 0D4B     		ldr	r3, .L17+4
 248 0012 1A68     		ldr	r2, [r3]
 249 0014 42F00102 		orr	r2, r2, #1
 250 0018 1A60     		str	r2, [r3]
 348:Lib/bsp/src/system_stm32f4xx.c **** 
 251              		.loc 1 348 3 is_stmt 1 view .LVU79
 348:Lib/bsp/src/system_stm32f4xx.c **** 
 252              		.loc 1 348 13 is_stmt 0 view .LVU80
 253 001a 0021     		movs	r1, #0
 254 001c 9960     		str	r1, [r3, #8]
 351:Lib/bsp/src/system_stm32f4xx.c **** 
 255              		.loc 1 351 3 is_stmt 1 view .LVU81
 351:Lib/bsp/src/system_stm32f4xx.c **** 
 256              		.loc 1 351 11 is_stmt 0 view .LVU82
 257 001e 1A68     		ldr	r2, [r3]
 258 0020 22F08472 		bic	r2, r2, #17301504
 259 0024 22F48032 		bic	r2, r2, #65536
 260 0028 1A60     		str	r2, [r3]
 354:Lib/bsp/src/system_stm32f4xx.c **** 
 261              		.loc 1 354 3 is_stmt 1 view .LVU83
 354:Lib/bsp/src/system_stm32f4xx.c **** 
 262              		.loc 1 354 16 is_stmt 0 view .LVU84
 263 002a 084A     		ldr	r2, .L17+8
 264 002c 5A60     		str	r2, [r3, #4]
 357:Lib/bsp/src/system_stm32f4xx.c **** 
 265              		.loc 1 357 3 is_stmt 1 view .LVU85
 357:Lib/bsp/src/system_stm32f4xx.c **** 
 266              		.loc 1 357 11 is_stmt 0 view .LVU86
 267 002e 1A68     		ldr	r2, [r3]
 268 0030 22F48022 		bic	r2, r2, #262144
 269 0034 1A60     		str	r2, [r3]
 360:Lib/bsp/src/system_stm32f4xx.c **** 
 270              		.loc 1 360 3 is_stmt 1 view .LVU87
 360:Lib/bsp/src/system_stm32f4xx.c **** 
 271              		.loc 1 360 12 is_stmt 0 view .LVU88
 272 0036 D960     		str	r1, [r3, #12]
 368:Lib/bsp/src/system_stm32f4xx.c **** 
 273              		.loc 1 368 3 is_stmt 1 view .LVU89
 274 0038 FFF7FEFF 		bl	SetSysClock
 275              	.LVL0:
 374:Lib/bsp/src/system_stm32f4xx.c **** #endif
 276              		.loc 1 374 3 view .LVU90
 374:Lib/bsp/src/system_stm32f4xx.c **** #endif
 277              		.loc 1 374 13 is_stmt 0 view .LVU91
 278 003c 4FF00063 		mov	r3, #134217728
 279 0040 A360     		str	r3, [r4, #8]
ARM GAS  /tmp/ccp40k0i.s 			page 17


 376:Lib/bsp/src/system_stm32f4xx.c **** 
 280              		.loc 1 376 1 view .LVU92
 281 0042 10BD     		pop	{r4, pc}
 282              	.L18:
 283              		.align	2
 284              	.L17:
 285 0044 00ED00E0 		.word	-536810240
 286 0048 00380240 		.word	1073887232
 287 004c 10300024 		.word	603992080
 288              		.cfi_endproc
 289              	.LFE123:
 291              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 292              		.align	1
 293              		.global	SystemCoreClockUpdate
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	SystemCoreClockUpdate:
 299              	.LFB124:
 415:Lib/bsp/src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 300              		.loc 1 415 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304              		@ link register save eliminated.
 416:Lib/bsp/src/system_stm32f4xx.c ****   
 305              		.loc 1 416 3 view .LVU94
 306              	.LVL1:
 419:Lib/bsp/src/system_stm32f4xx.c **** 
 307              		.loc 1 419 3 view .LVU95
 419:Lib/bsp/src/system_stm32f4xx.c **** 
 308              		.loc 1 419 12 is_stmt 0 view .LVU96
 309 0000 224B     		ldr	r3, .L27
 310 0002 9B68     		ldr	r3, [r3, #8]
 419:Lib/bsp/src/system_stm32f4xx.c **** 
 311              		.loc 1 419 7 view .LVU97
 312 0004 03F00C03 		and	r3, r3, #12
 313              	.LVL2:
 421:Lib/bsp/src/system_stm32f4xx.c ****   {
 314              		.loc 1 421 3 is_stmt 1 view .LVU98
 315 0008 042B     		cmp	r3, #4
 316 000a 15D0     		beq	.L20
 317 000c 082B     		cmp	r3, #8
 318 000e 17D0     		beq	.L21
 319 0010 1BB1     		cbz	r3, .L26
 452:Lib/bsp/src/system_stm32f4xx.c ****       break;
 320              		.loc 1 452 7 view .LVU99
 452:Lib/bsp/src/system_stm32f4xx.c ****       break;
 321              		.loc 1 452 23 is_stmt 0 view .LVU100
 322 0012 1F4B     		ldr	r3, .L27+4
 323              	.LVL3:
 452:Lib/bsp/src/system_stm32f4xx.c ****       break;
 324              		.loc 1 452 23 view .LVU101
 325 0014 1F4A     		ldr	r2, .L27+8
 326 0016 1A60     		str	r2, [r3]
 453:Lib/bsp/src/system_stm32f4xx.c ****   }
 327              		.loc 1 453 7 is_stmt 1 view .LVU102
ARM GAS  /tmp/ccp40k0i.s 			page 18


 328 0018 02E0     		b	.L23
 329              	.LVL4:
 330              	.L26:
 424:Lib/bsp/src/system_stm32f4xx.c ****       break;
 331              		.loc 1 424 7 view .LVU103
 424:Lib/bsp/src/system_stm32f4xx.c ****       break;
 332              		.loc 1 424 23 is_stmt 0 view .LVU104
 333 001a 1D4B     		ldr	r3, .L27+4
 334              	.LVL5:
 424:Lib/bsp/src/system_stm32f4xx.c ****       break;
 335              		.loc 1 424 23 view .LVU105
 336 001c 1D4A     		ldr	r2, .L27+8
 337 001e 1A60     		str	r2, [r3]
 425:Lib/bsp/src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 338              		.loc 1 425 7 is_stmt 1 view .LVU106
 339              	.LVL6:
 340              	.L23:
 457:Lib/bsp/src/system_stm32f4xx.c ****   /* HCLK frequency */
 341              		.loc 1 457 3 view .LVU107
 457:Lib/bsp/src/system_stm32f4xx.c ****   /* HCLK frequency */
 342              		.loc 1 457 28 is_stmt 0 view .LVU108
 343 0020 1A4B     		ldr	r3, .L27
 344 0022 9B68     		ldr	r3, [r3, #8]
 457:Lib/bsp/src/system_stm32f4xx.c ****   /* HCLK frequency */
 345              		.loc 1 457 52 view .LVU109
 346 0024 C3F30313 		ubfx	r3, r3, #4, #4
 457:Lib/bsp/src/system_stm32f4xx.c ****   /* HCLK frequency */
 347              		.loc 1 457 22 view .LVU110
 348 0028 1B4A     		ldr	r2, .L27+12
 349 002a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 350 002c DAB2     		uxtb	r2, r3
 351              	.LVL7:
 459:Lib/bsp/src/system_stm32f4xx.c **** }
 352              		.loc 1 459 3 is_stmt 1 view .LVU111
 459:Lib/bsp/src/system_stm32f4xx.c **** }
 353              		.loc 1 459 19 is_stmt 0 view .LVU112
 354 002e 1849     		ldr	r1, .L27+4
 355 0030 0B68     		ldr	r3, [r1]
 356 0032 D340     		lsrs	r3, r3, r2
 357 0034 0B60     		str	r3, [r1]
 460:Lib/bsp/src/system_stm32f4xx.c **** 
 358              		.loc 1 460 1 view .LVU113
 359 0036 7047     		bx	lr
 360              	.LVL8:
 361              	.L20:
 427:Lib/bsp/src/system_stm32f4xx.c ****       break;
 362              		.loc 1 427 7 is_stmt 1 view .LVU114
 427:Lib/bsp/src/system_stm32f4xx.c ****       break;
 363              		.loc 1 427 23 is_stmt 0 view .LVU115
 364 0038 154B     		ldr	r3, .L27+4
 365              	.LVL9:
 427:Lib/bsp/src/system_stm32f4xx.c ****       break;
 366              		.loc 1 427 23 view .LVU116
 367 003a 184A     		ldr	r2, .L27+16
 368 003c 1A60     		str	r2, [r3]
 428:Lib/bsp/src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 369              		.loc 1 428 7 is_stmt 1 view .LVU117
ARM GAS  /tmp/ccp40k0i.s 			page 19


 370 003e EFE7     		b	.L23
 371              	.LVL10:
 372              	.L21:
 434:Lib/bsp/src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 373              		.loc 1 434 7 view .LVU118
 434:Lib/bsp/src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 374              		.loc 1 434 23 is_stmt 0 view .LVU119
 375 0040 124B     		ldr	r3, .L27
 376              	.LVL11:
 434:Lib/bsp/src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 377              		.loc 1 434 23 view .LVU120
 378 0042 5968     		ldr	r1, [r3, #4]
 379              	.LVL12:
 435:Lib/bsp/src/system_stm32f4xx.c ****       
 380              		.loc 1 435 7 is_stmt 1 view .LVU121
 435:Lib/bsp/src/system_stm32f4xx.c ****       
 381              		.loc 1 435 17 is_stmt 0 view .LVU122
 382 0044 5A68     		ldr	r2, [r3, #4]
 435:Lib/bsp/src/system_stm32f4xx.c ****       
 383              		.loc 1 435 12 view .LVU123
 384 0046 02F03F02 		and	r2, r2, #63
 385              	.LVL13:
 437:Lib/bsp/src/system_stm32f4xx.c ****       {
 386              		.loc 1 437 7 is_stmt 1 view .LVU124
 437:Lib/bsp/src/system_stm32f4xx.c ****       {
 387              		.loc 1 437 10 is_stmt 0 view .LVU125
 388 004a 11F4800F 		tst	r1, #4194304
 389 004e 13D0     		beq	.L24
 440:Lib/bsp/src/system_stm32f4xx.c ****       }
 390              		.loc 1 440 9 is_stmt 1 view .LVU126
 440:Lib/bsp/src/system_stm32f4xx.c ****       }
 391              		.loc 1 440 29 is_stmt 0 view .LVU127
 392 0050 124B     		ldr	r3, .L27+16
 393 0052 B3FBF2F3 		udiv	r3, r3, r2
 440:Lib/bsp/src/system_stm32f4xx.c ****       }
 394              		.loc 1 440 44 view .LVU128
 395 0056 0D4A     		ldr	r2, .L27
 396              	.LVL14:
 440:Lib/bsp/src/system_stm32f4xx.c ****       }
 397              		.loc 1 440 44 view .LVU129
 398 0058 5268     		ldr	r2, [r2, #4]
 440:Lib/bsp/src/system_stm32f4xx.c ****       }
 399              		.loc 1 440 74 view .LVU130
 400 005a C2F38812 		ubfx	r2, r2, #6, #9
 440:Lib/bsp/src/system_stm32f4xx.c ****       }
 401              		.loc 1 440 16 view .LVU131
 402 005e 02FB03F3 		mul	r3, r2, r3
 403              	.LVL15:
 404              	.L25:
 448:Lib/bsp/src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 405              		.loc 1 448 7 is_stmt 1 view .LVU132
 448:Lib/bsp/src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 406              		.loc 1 448 20 is_stmt 0 view .LVU133
 407 0062 0A4A     		ldr	r2, .L27
 408 0064 5268     		ldr	r2, [r2, #4]
 448:Lib/bsp/src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 409              		.loc 1 448 50 view .LVU134
ARM GAS  /tmp/ccp40k0i.s 			page 20


 410 0066 C2F30142 		ubfx	r2, r2, #16, #2
 448:Lib/bsp/src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 411              		.loc 1 448 56 view .LVU135
 412 006a 0132     		adds	r2, r2, #1
 448:Lib/bsp/src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 413              		.loc 1 448 12 view .LVU136
 414 006c 5200     		lsls	r2, r2, #1
 415              	.LVL16:
 449:Lib/bsp/src/system_stm32f4xx.c ****       break;
 416              		.loc 1 449 7 is_stmt 1 view .LVU137
 449:Lib/bsp/src/system_stm32f4xx.c ****       break;
 417              		.loc 1 449 31 is_stmt 0 view .LVU138
 418 006e B3FBF2F3 		udiv	r3, r3, r2
 419              	.LVL17:
 449:Lib/bsp/src/system_stm32f4xx.c ****       break;
 420              		.loc 1 449 23 view .LVU139
 421 0072 074A     		ldr	r2, .L27+4
 422              	.LVL18:
 449:Lib/bsp/src/system_stm32f4xx.c ****       break;
 423              		.loc 1 449 23 view .LVU140
 424 0074 1360     		str	r3, [r2]
 450:Lib/bsp/src/system_stm32f4xx.c ****     default:
 425              		.loc 1 450 7 is_stmt 1 view .LVU141
 426 0076 D3E7     		b	.L23
 427              	.LVL19:
 428              	.L24:
 445:Lib/bsp/src/system_stm32f4xx.c ****       }
 429              		.loc 1 445 9 view .LVU142
 445:Lib/bsp/src/system_stm32f4xx.c ****       }
 430              		.loc 1 445 29 is_stmt 0 view .LVU143
 431 0078 064B     		ldr	r3, .L27+8
 432 007a B3FBF2F3 		udiv	r3, r3, r2
 445:Lib/bsp/src/system_stm32f4xx.c ****       }
 433              		.loc 1 445 44 view .LVU144
 434 007e 034A     		ldr	r2, .L27
 435              	.LVL20:
 445:Lib/bsp/src/system_stm32f4xx.c ****       }
 436              		.loc 1 445 44 view .LVU145
 437 0080 5268     		ldr	r2, [r2, #4]
 445:Lib/bsp/src/system_stm32f4xx.c ****       }
 438              		.loc 1 445 74 view .LVU146
 439 0082 C2F38812 		ubfx	r2, r2, #6, #9
 445:Lib/bsp/src/system_stm32f4xx.c ****       }
 440              		.loc 1 445 16 view .LVU147
 441 0086 02FB03F3 		mul	r3, r2, r3
 442              	.LVL21:
 445:Lib/bsp/src/system_stm32f4xx.c ****       }
 443              		.loc 1 445 16 view .LVU148
 444 008a EAE7     		b	.L25
 445              	.L28:
 446              		.align	2
 447              	.L27:
 448 008c 00380240 		.word	1073887232
 449 0090 00000000 		.word	.LANCHOR0
 450 0094 0024F400 		.word	16000000
 451 0098 00000000 		.word	.LANCHOR1
 452 009c 00127A00 		.word	8000000
ARM GAS  /tmp/ccp40k0i.s 			page 21


 453              		.cfi_endproc
 454              	.LFE124:
 456              		.global	AHBPrescTable
 457              		.global	SystemCoreClock
 458              		.section	.data.AHBPrescTable,"aw"
 459              		.align	2
 460              		.set	.LANCHOR1,. + 0
 463              	AHBPrescTable:
 464 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 464      00000000 
 464      01020304 
 464      06
 465 000d 070809   		.ascii	"\007\010\011"
 466              		.section	.data.SystemCoreClock,"aw"
 467              		.align	2
 468              		.set	.LANCHOR0,. + 0
 471              	SystemCoreClock:
 472 0000 0095BA0A 		.word	180000000
 473              		.text
 474              	.Letext0:
 475              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 476              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 477              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 478              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 479              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
ARM GAS  /tmp/ccp40k0i.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccp40k0i.s:20     .text.SetSysClock:0000000000000000 $t
     /tmp/ccp40k0i.s:25     .text.SetSysClock:0000000000000000 SetSysClock
     /tmp/ccp40k0i.s:215    .text.SetSysClock:00000000000000dc $d
     /tmp/ccp40k0i.s:223    .text.SystemInit:0000000000000000 $t
     /tmp/ccp40k0i.s:229    .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccp40k0i.s:285    .text.SystemInit:0000000000000044 $d
     /tmp/ccp40k0i.s:292    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccp40k0i.s:298    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccp40k0i.s:448    .text.SystemCoreClockUpdate:000000000000008c $d
     /tmp/ccp40k0i.s:463    .data.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccp40k0i.s:471    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccp40k0i.s:459    .data.AHBPrescTable:0000000000000000 $d
     /tmp/ccp40k0i.s:467    .data.SystemCoreClock:0000000000000000 $d

NO UNDEFINED SYMBOLS
