<DOC>
<DOCNO>
EP-0015072
</DOCNO>
<TEXT>
<DATE>
19800903
</DATE>
<IPC-CLASSIFICATIONS>
H01L-21/338 H01L-29/40 H01L-29/423 H01L-29/812 H01L-29/66 H01L-29/417 <main>H01L-29/76</main> H01L-21/02 H01L-29/80 
</IPC-CLASSIFICATIONS>
<TITLE>
a field effect transistor.
</TITLE>
<APPLICANT>
fujitsu ltdjp<sep>fujitsu limited<sep>fujitsu limited1015, kamikodanaka, nakahara-kukawasaki-shi, kanagawa 211jp<sep>fujitsu limited <sep>
</APPLICANT>
<INVENTOR>
hirano yutaka<sep>hirano, yutaka<sep>hirano, yutaka13-16, ooji 2-chomeatsugi-shi kanagawa 243jp<sep>hirano, yutaka<sep>hirano, yutaka13-16, ooji 2-chomeatsugi-shi kanagawa 243jp<sep>
</INVENTOR>
<ABSTRACT>
in a field effect transistor having interdigital electrodes  the gate bonding pad portion is situated in the space formed  between a pair of adjacent divided portions of the active  region of the field effect transistor.  
</ABSTRACT>
</TEXT>
</DOC>
