#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  9 13:58:01 2020
# Process ID: 14927
# Current directory: /home/gsaied/Desktop/old_rtl/fire3_squeeze
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire3_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire3_squeeze/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire3_squeeze -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14935 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.457 ; gain = 70.000 ; free physical = 1368 ; free virtual = 4423
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire3_squeeze' [/home/gsaied/Desktop/old_rtl/fire3_squeeze/fire3_squeeze.sv:2]
	Parameter WOUT bound to: 64 - type: integer 
	Parameter DSP_NO bound to: 16 - type: integer 
	Parameter W_IN bound to: 64 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 128 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire3_squeeze/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/fire3_squeeze.sv:147]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire3_squeeze' [/home/gsaied/Desktop/old_rtl/fire3_squeeze/biasing_fire3_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire3_squeeze' (2#1) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/biasing_fire3_squeeze.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire3_squeeze' [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:61]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:63]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:64]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:65]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:66]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:67]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:68]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:69]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:70]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:71]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:72]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:73]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:74]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:75]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:76]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:77]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire3_squeeze' (3#1) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/rom_fire3_squeeze.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire3_squeeze' (4#1) [/home/gsaied/Desktop/old_rtl/fire3_squeeze/fire3_squeeze.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.207 ; gain = 114.750 ; free physical = 1370 ; free virtual = 4434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.207 ; gain = 114.750 ; free physical = 1370 ; free virtual = 4434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.207 ; gain = 114.750 ; free physical = 1370 ; free virtual = 4434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire3_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire3_squeeze/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.816 ; gain = 0.000 ; free physical = 931 ; free virtual = 3994
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.816 ; gain = 0.000 ; free physical = 931 ; free virtual = 3994
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1984.816 ; gain = 0.000 ; free physical = 931 ; free virtual = 3994
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1984.816 ; gain = 629.359 ; free physical = 1029 ; free virtual = 4085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1984.816 ; gain = 629.359 ; free physical = 1029 ; free virtual = 4085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1984.816 ; gain = 629.359 ; free physical = 1023 ; free virtual = 4086
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1984.816 ; gain = 629.359 ; free physical = 1014 ; free virtual = 4079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 33    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire3_squeeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 33    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1984.816 ; gain = 629.359 ; free physical = 977 ; free virtual = 4048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
|fire3_squeeze     | p_0_out    | 128x16        | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire3_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1984.816 ; gain = 629.359 ; free physical = 845 ; free virtual = 3903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2005.598 ; gain = 650.141 ; free physical = 832 ; free virtual = 3898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2005.598 ; gain = 650.141 ; free physical = 832 ; free virtual = 3898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2005.598 ; gain = 650.141 ; free physical = 831 ; free virtual = 3898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2005.598 ; gain = 650.141 ; free physical = 831 ; free virtual = 3898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2005.598 ; gain = 650.141 ; free physical = 831 ; free virtual = 3898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2005.598 ; gain = 650.141 ; free physical = 831 ; free virtual = 3898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2005.598 ; gain = 650.141 ; free physical = 831 ; free virtual = 3898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2005.598 ; gain = 650.141 ; free physical = 831 ; free virtual = 3898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   130|
|2     |DSP48E1 |    16|
|3     |LUT1    |   114|
|4     |LUT2    |    24|
|5     |LUT3    |    33|
|6     |LUT4    |     4|
|7     |LUT5    |     6|
|8     |LUT6    |   473|
|9     |MUXF7   |   214|
|10    |FDRE    |   402|
|11    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+----------------------+-------+------+
|      |Instance              |Module |Cells |
+------+----------------------+-------+------+
|1     |top                   |       |  1417|
|2     |  \genblk1[0].mac_i   |mac    |    58|
|3     |  \genblk1[10].mac_i  |mac_0  |    61|
|4     |  \genblk1[11].mac_i  |mac_1  |    56|
|5     |  \genblk1[12].mac_i  |mac_2  |    56|
|6     |  \genblk1[13].mac_i  |mac_3  |    58|
|7     |  \genblk1[14].mac_i  |mac_4  |    55|
|8     |  \genblk1[15].mac_i  |mac_5  |    55|
|9     |  \genblk1[1].mac_i   |mac_6  |    83|
|10    |  \genblk1[2].mac_i   |mac_7  |    58|
|11    |  \genblk1[3].mac_i   |mac_8  |    57|
|12    |  \genblk1[4].mac_i   |mac_9  |    57|
|13    |  \genblk1[5].mac_i   |mac_10 |    59|
|14    |  \genblk1[6].mac_i   |mac_11 |    58|
|15    |  \genblk1[7].mac_i   |mac_12 |    78|
|16    |  \genblk1[8].mac_i   |mac_13 |    60|
|17    |  \genblk1[9].mac_i   |mac_14 |    57|
+------+----------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2005.598 ; gain = 650.141 ; free physical = 831 ; free virtual = 3898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2005.598 ; gain = 135.531 ; free physical = 892 ; free virtual = 3959
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2005.605 ; gain = 650.141 ; free physical = 892 ; free virtual = 3959
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire3_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire3_squeeze/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.598 ; gain = 0.000 ; free physical = 809 ; free virtual = 3881
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2015.598 ; gain = 668.141 ; free physical = 869 ; free virtual = 3940
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2570.609 ; gain = 555.012 ; free physical = 378 ; free virtual = 3444
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2623.625 ; gain = 52.016 ; free physical = 369 ; free virtual = 3437

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7de2b55e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2623.625 ; gain = 0.000 ; free physical = 369 ; free virtual = 3437

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7de2b55e

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2670.625 ; gain = 0.000 ; free physical = 319 ; free virtual = 3387
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a7c1d2cc

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2670.625 ; gain = 0.000 ; free physical = 319 ; free virtual = 3387
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: cf87dc7f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2670.625 ; gain = 0.000 ; free physical = 319 ; free virtual = 3387
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cf87dc7f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2670.625 ; gain = 0.000 ; free physical = 319 ; free virtual = 3387
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 3831a557

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2670.625 ; gain = 0.000 ; free physical = 319 ; free virtual = 3386
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 3831a557

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2670.625 ; gain = 0.000 ; free physical = 319 ; free virtual = 3386
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 3831a557

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2670.625 ; gain = 0.000 ; free physical = 319 ; free virtual = 3386
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire3_squeeze'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 52eab0d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2678.453 ; gain = 7.828 ; free physical = 479 ; free virtual = 3385
INFO: [Opt 31-389] Phase Resynthesis created 161 cells and removed 292 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 52eab0d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2678.453 ; gain = 7.828 ; free physical = 479 ; free virtual = 3385
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |             161  |             292  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2678.453 ; gain = 0.000 ; free physical = 479 ; free virtual = 3385
Ending Logic Optimization Task | Checksum: 61b89e44

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2678.453 ; gain = 7.828 ; free physical = 479 ; free virtual = 3385

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 61b89e44

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2678.453 ; gain = 0.000 ; free physical = 479 ; free virtual = 3385

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 61b89e44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.453 ; gain = 0.000 ; free physical = 479 ; free virtual = 3385

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.453 ; gain = 0.000 ; free physical = 479 ; free virtual = 3385
Ending Netlist Obfuscation Task | Checksum: 61b89e44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.453 ; gain = 0.000 ; free physical = 479 ; free virtual = 3385
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2678.453 ; gain = 107.844 ; free physical = 479 ; free virtual = 3385
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.453 ; gain = 0.000 ; free physical = 471 ; free virtual = 3378
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 554207e9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2678.453 ; gain = 0.000 ; free physical = 471 ; free virtual = 3378
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.453 ; gain = 0.000 ; free physical = 471 ; free virtual = 3378

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3ec6ad6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2699.625 ; gain = 21.172 ; free physical = 453 ; free virtual = 3361

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5be14789

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.695 ; gain = 31.242 ; free physical = 445 ; free virtual = 3354

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5be14789

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.695 ; gain = 31.242 ; free physical = 445 ; free virtual = 3355
Phase 1 Placer Initialization | Checksum: 5be14789

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.695 ; gain = 31.242 ; free physical = 445 ; free virtual = 3355

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 782bc68d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.695 ; gain = 31.242 ; free physical = 390 ; free virtual = 3301
Phase 2 Global Placement | Checksum: 12ca6f874

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2725.703 ; gain = 47.250 ; free physical = 390 ; free virtual = 3294

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12ca6f874

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2725.703 ; gain = 47.250 ; free physical = 382 ; free virtual = 3294

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10597e37e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.703 ; gain = 47.250 ; free physical = 376 ; free virtual = 3288

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13daa0c5c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.703 ; gain = 47.250 ; free physical = 374 ; free virtual = 3286

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ba809c0b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.703 ; gain = 47.250 ; free physical = 374 ; free virtual = 3286

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 134284acd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2725.703 ; gain = 47.250 ; free physical = 360 ; free virtual = 3272

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e65f0d7e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2725.703 ; gain = 47.250 ; free physical = 360 ; free virtual = 3272

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1657486ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2725.703 ; gain = 47.250 ; free physical = 360 ; free virtual = 3272
Phase 3 Detail Placement | Checksum: 1657486ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2725.703 ; gain = 47.250 ; free physical = 360 ; free virtual = 3272

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 129b4d6ba

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 129b4d6ba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2751.699 ; gain = 73.246 ; free physical = 355 ; free virtual = 3268
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.563. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 143dc53a1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2751.699 ; gain = 73.246 ; free physical = 1964 ; free virtual = 4878
Phase 4.1 Post Commit Optimization | Checksum: 143dc53a1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2751.699 ; gain = 73.246 ; free physical = 1964 ; free virtual = 4879

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 143dc53a1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2751.699 ; gain = 73.246 ; free physical = 1981 ; free virtual = 4895

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 143dc53a1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2751.699 ; gain = 73.246 ; free physical = 1981 ; free virtual = 4895

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2751.699 ; gain = 0.000 ; free physical = 1981 ; free virtual = 4895
Phase 4.4 Final Placement Cleanup | Checksum: 15a57ae1e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2751.699 ; gain = 73.246 ; free physical = 1981 ; free virtual = 4895
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15a57ae1e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 2751.699 ; gain = 73.246 ; free physical = 1981 ; free virtual = 4895
Ending Placer Task | Checksum: ee2baa57

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 2751.699 ; gain = 73.246 ; free physical = 2057 ; free virtual = 4970
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 2751.699 ; gain = 73.246 ; free physical = 2057 ; free virtual = 4970
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 98e9a26e ConstDB: 0 ShapeSum: 554207e9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ifm_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire3_squeeze_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire3_squeeze_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: da3c50f4

Time (s): cpu = 00:01:45 ; elapsed = 00:01:03 . Memory (MB): peak = 3205.523 ; gain = 453.820 ; free physical = 1638 ; free virtual = 4547
Post Restoration Checksum: NetGraph: a8effce4 NumContArr: 314c5410 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: da3c50f4

Time (s): cpu = 00:01:45 ; elapsed = 00:01:03 . Memory (MB): peak = 3220.520 ; gain = 468.816 ; free physical = 1597 ; free virtual = 4515

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: da3c50f4

Time (s): cpu = 00:01:45 ; elapsed = 00:01:03 . Memory (MB): peak = 3250.770 ; gain = 499.066 ; free physical = 1562 ; free virtual = 4481

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: da3c50f4

Time (s): cpu = 00:01:45 ; elapsed = 00:01:03 . Memory (MB): peak = 3250.770 ; gain = 499.066 ; free physical = 1562 ; free virtual = 4481
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a3f34efe

Time (s): cpu = 00:01:47 ; elapsed = 00:01:05 . Memory (MB): peak = 3297.348 ; gain = 545.645 ; free physical = 1563 ; free virtual = 4482
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.670  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 11a335aa9

Time (s): cpu = 00:01:47 ; elapsed = 00:01:05 . Memory (MB): peak = 3297.348 ; gain = 545.645 ; free physical = 1557 ; free virtual = 4476

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cd589ce7

Time (s): cpu = 00:01:53 ; elapsed = 00:01:07 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1536 ; free virtual = 4455

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.424  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ab0db6c1

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1535 ; free virtual = 4455
Phase 4 Rip-up And Reroute | Checksum: ab0db6c1

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1535 ; free virtual = 4455

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: ab0db6c1

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1535 ; free virtual = 4455
Phase 5.1 TNS Cleanup | Checksum: ab0db6c1

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1535 ; free virtual = 4455

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ab0db6c1

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1535 ; free virtual = 4455
Phase 5 Delay and Skew Optimization | Checksum: ab0db6c1

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1535 ; free virtual = 4455

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 149568f36

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1535 ; free virtual = 4454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.424  | TNS=0.000  | WHS=0.120  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 149568f36

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1535 ; free virtual = 4454
Phase 6 Post Hold Fix | Checksum: 149568f36

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1535 ; free virtual = 4454

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0300862 %
  Global Horizontal Routing Utilization  = 0.02604 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15203496c

Time (s): cpu = 00:01:56 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1530 ; free virtual = 4449

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15203496c

Time (s): cpu = 00:01:56 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1530 ; free virtual = 4449

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1325fd0f5

Time (s): cpu = 00:01:57 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1530 ; free virtual = 4449

Phase 10 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.425  | TNS=0.000  | WHS=0.121  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 12b40a909

Time (s): cpu = 00:01:57 ; elapsed = 00:01:09 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1534 ; free virtual = 4453
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:57 ; elapsed = 00:01:10 . Memory (MB): peak = 3310.332 ; gain = 558.629 ; free physical = 1847 ; free virtual = 4766

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:12 . Memory (MB): peak = 3310.332 ; gain = 558.633 ; free physical = 1847 ; free virtual = 4766
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 14:01:25 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire3_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[2].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.372ns (15.742%)  route 1.991ns (84.258%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=290, unset)          0.508     0.508    clk
    SLICE_X23Y315        FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y315        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  weight_rom_address_reg[2]/Q
                         net (fo=473, routed)         1.680     2.404    genblk1[2].mac_i/Q[2]
    SLICE_X14Y287        LUT6 (Prop_lut6_I2_O)        0.043     2.447 r  genblk1[2].mac_i/g1_b11__1/O
                         net (fo=1, routed)           0.000     2.447    genblk1[2].mac_i/g1_b11__1_n_0
    SLICE_X14Y287        MUXF7 (Prop_muxf7_I1_O)      0.113     2.560 r  genblk1[2].mac_i/mul_out_reg_i_4__1/O
                         net (fo=1, routed)           0.311     2.871    genblk1[2].mac_i/mul_out_reg_i_4__1_n_0
    DSP48_X0Y114         DSP48E1                                      r  genblk1[2].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=290, unset)          0.483     3.683    genblk1[2].mac_i/clk
    DSP48_X0Y114         DSP48E1                                      r  genblk1[2].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X0Y114         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.351     3.296    genblk1[2].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.296    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  0.425    




report_timing -hold
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 14:01:51 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -hold
| Design       : fire3_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 clr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            clr_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.171ns (76.371%)  route 0.053ns (23.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=290, unset)          0.296     0.296    clk
    SLICE_X18Y309        FDRE                                         r  clr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y309        FDRE (Prop_fdre_C_Q)         0.107     0.403 f  clr_counter_reg[7]/Q
                         net (fo=1, routed)           0.053     0.456    clr_counter[7]
    SLICE_X18Y309        LUT2 (Prop_lut2_I1_O)        0.064     0.520 r  fire3_squeeze_LUT2/O
                         net (fo=1, routed)           0.000     0.520    clr_counter[0]_i_1_n_0
    SLICE_X18Y309        FDRE                                         r  clr_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=290, unset)          0.312     0.312    clk
    SLICE_X18Y309        FDRE                                         r  clr_counter_reg[0]/C
                         clock pessimism              0.000     0.312    
    SLICE_X18Y309        FDRE (Hold_fdre_C_D)         0.087     0.399    clr_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.121    




report_timing
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 14:01:59 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire3_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[2].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.372ns (15.742%)  route 1.991ns (84.258%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=290, unset)          0.508     0.508    clk
    SLICE_X23Y315        FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y315        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  weight_rom_address_reg[2]/Q
                         net (fo=473, routed)         1.680     2.404    genblk1[2].mac_i/Q[2]
    SLICE_X14Y287        LUT6 (Prop_lut6_I2_O)        0.043     2.447 r  genblk1[2].mac_i/g1_b11__1/O
                         net (fo=1, routed)           0.000     2.447    genblk1[2].mac_i/g1_b11__1_n_0
    SLICE_X14Y287        MUXF7 (Prop_muxf7_I1_O)      0.113     2.560 r  genblk1[2].mac_i/mul_out_reg_i_4__1/O
                         net (fo=1, routed)           0.311     2.871    genblk1[2].mac_i/mul_out_reg_i_4__1_n_0
    DSP48_X0Y114         DSP48E1                                      r  genblk1[2].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=290, unset)          0.483     3.683    genblk1[2].mac_i/clk
    DSP48_X0Y114         DSP48E1                                      r  genblk1[2].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X0Y114         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.351     3.296    genblk1[2].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.296    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  0.425    




vi synth.tcl 
WARNING: [Common 17-259] Unknown Tcl command 'vi synth.tcl' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  9 14:13:31 2020...
