
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 UNKNOWN, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `synthesis/synth_script.ys' --

1. Executing Verilog-2005 frontend: rtl/FSM.v
Parsing Verilog input from `rtl/FSM.v' to AST representation.
Generating RTLIL representation for module `\FSM'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \FSM

2.2. Analyzing design hierarchy..
Top module:  \FSM
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$rtl/FSM.v:38$3 in module FSM.
Marked 1 switch rules as full_case in process $proc$rtl/FSM.v:26$1 in module FSM.
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FSM.$proc$rtl/FSM.v:38$3'.
     1/15: $5\proximo_estado[16:0]
     2/15: $4\proximo_estado[16:0]
     3/15: $2\idle[0:0]
     4/15: $3\almost_full_threshold[2:0]
     5/15: $3\almost_empty_threshold[2:0]
     6/15: $3\proximo_estado[16:0]
     7/15: $2\proximo_estado[16:0]
     8/15: $1\proximo_estado[16:0]
     9/15: $2\almost_full_threshold[2:0]
    10/15: $2\almost_empty_threshold[2:0]
    11/15: $1\idle[0:0]
    12/15: $0\proximo_estado[16:0]
    13/15: $1\almost_full_threshold[2:0]
    14/15: $1\almost_empty_threshold[2:0]
    15/15: $0\idle[0:0]
Creating decoders for process `\FSM.$proc$rtl/FSM.v:26$1'.
     1/3: $0\estado_actual[16:0]
     2/3: $0\almost_full_threshold[2:0]
     3/3: $0\almost_empty_threshold[2:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FSM.\idle' from process `\FSM.$proc$rtl/FSM.v:38$3'.
No latch inferred for signal `\FSM.\proximo_estado' from process `\FSM.$proc$rtl/FSM.v:38$3'.
Latch inferred for signal `\FSM.\almost_empty_threshold' from process `\FSM.$proc$rtl/FSM.v:38$3': $auto$proc_dlatch.cc:409:proc_dlatch$88
Latch inferred for signal `\FSM.\almost_full_threshold' from process `\FSM.$proc$rtl/FSM.v:38$3': $auto$proc_dlatch.cc:409:proc_dlatch$117

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\FSM.\almost_empty_threshold' using process `\FSM.$proc$rtl/FSM.v:26$1'.
  created $dff cell `$procdff$138' with positive edge clock.
Creating register for signal `\FSM.\almost_full_threshold' using process `\FSM.$proc$rtl/FSM.v:26$1'.
  created $dff cell `$procdff$139' with positive edge clock.
Creating register for signal `\FSM.\estado_actual' using process `\FSM.$proc$rtl/FSM.v:26$1'.
  created $dff cell `$procdff$140' with positive edge clock.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `\FSM.$proc$rtl/FSM.v:38$3'.
Removing empty process `FSM.$proc$rtl/FSM.v:38$3'.
Found and cleaned up 1 empty switch in `\FSM.$proc$rtl/FSM.v:26$1'.
Removing empty process `FSM.$proc$rtl/FSM.v:26$1'.
Cleaned up 6 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FSM.
<suppressed ~22 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FSM'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FSM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$57.
    dead port 2/2 on $mux $procmux$55.
    dead port 2/2 on $mux $procmux$48.
    dead port 2/2 on $mux $procmux$24.
    dead port 2/2 on $mux $procmux$17.
    dead port 2/2 on $mux $procmux$10.
Removed 6 multiplexer ports.
<suppressed ~4 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FSM.
    New input vector for $reduce_and cell $reduce_and$rtl/FSM.v:78$5: { \FIFOs_empty [0] \FIFOs_empty [1] \FIFOs_empty [2] \FIFOs_empty [3] \FIFOs_empty [4] \FIFOs_empty [5] \FIFOs_empty [6] \FIFOs_empty [7] }
  Optimizing cells in module \FSM.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FSM'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$138 ($dff) from module FSM.
Removing $procdff$139 ($dff) from module FSM.
Replaced 2 DFF cells.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FSM..
Warning: Driver-driver conflict for \almost_full_threshold [2] between cell $auto$proc_dlatch.cc:409:proc_dlatch$117.Q and constant 1'1 in FSM: Resolved using constant.
Warning: Driver-driver conflict for \almost_full_threshold [1] between cell $auto$proc_dlatch.cc:409:proc_dlatch$117.Q and constant 1'1 in FSM: Resolved using constant.
Warning: Driver-driver conflict for \almost_full_threshold [0] between cell $auto$proc_dlatch.cc:409:proc_dlatch$117.Q and constant 1'0 in FSM: Resolved using constant.
Warning: Driver-driver conflict for \almost_empty_threshold [2] between cell $auto$proc_dlatch.cc:409:proc_dlatch$88.Q and constant 1'0 in FSM: Resolved using constant.
Warning: Driver-driver conflict for \almost_empty_threshold [1] between cell $auto$proc_dlatch.cc:409:proc_dlatch$88.Q and constant 1'1 in FSM: Resolved using constant.
Warning: Driver-driver conflict for \almost_empty_threshold [0] between cell $auto$proc_dlatch.cc:409:proc_dlatch$88.Q and constant 1'0 in FSM: Resolved using constant.
Removed 11 unused cells and 81 unused wires.
<suppressed ~12 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FSM.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FSM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FSM.
    New ctrl vector for $pmux cell $procmux$60: { $procmux$58_CMP $procmux$33_CMP $auto$opt_reduce.cc:132:opt_mux$142 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$141: { $procmux$11_CMP $procmux$18_CMP }
  Optimizing cells in module \FSM.
Performed a total of 2 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FSM'.
Removed a total of 0 cells.

4.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FSM..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FSM.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FSM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FSM.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FSM'.
Removed a total of 0 cells.

4.20. Executing OPT_RMDFF pass (remove dff with constant values).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FSM..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module FSM.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register FSM.estado_actual.

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\estado_actual' from module `\FSM'.
  found $dff cell for state register: $procdff$140
  root of input selection tree: $0\estado_actual[16:0]
  found reset state: 17'00000000000000001 (guessed from mux tree)
  found ctrl input: \reset_L
  found state code: 17'00000000000000001
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$142
  found ctrl input: $procmux$33_CMP
  found ctrl input: $procmux$58_CMP
  found ctrl input: $procmux$16_CMP
  found state code: 17'00000000000001000
  found state code: 17'00000000000000100
  found ctrl input: \init
  found state code: 17'00000000000000010
  found ctrl output: $procmux$11_CMP
  found ctrl output: $procmux$58_CMP
  found ctrl output: $procmux$33_CMP
  found ctrl output: $procmux$18_CMP
  ctrl inputs: { $procmux$16_CMP $auto$opt_reduce.cc:132:opt_mux$142 \init \reset_L }
  ctrl outputs: { $procmux$58_CMP $procmux$33_CMP $procmux$18_CMP $procmux$11_CMP $0\estado_actual[16:0] }
  transition: 17'00000000000001000 4'---0 -> 17'00000000000000001 21'000100000000000000001
  transition: 17'00000000000001000 4'0--1 -> 17'00000000000001000 21'000100000000000001000
  transition: 17'00000000000001000 4'1--1 -> 17'00000000000000100 21'000100000000000000100
  transition: 17'00000000000000100 4'---0 -> 17'00000000000000001 21'001000000000000000001
  transition: 17'00000000000000100 4'0--1 -> 17'00000000000001000 21'001000000000000001000
  transition: 17'00000000000000100 4'1--1 -> 17'00000000000000100 21'001000000000000000100
  transition: 17'00000000000000010 4'---0 -> 17'00000000000000001 21'010000000000000000001
  transition: 17'00000000000000010 4'--01 -> 17'00000000000000100 21'010000000000000000100
  transition: 17'00000000000000010 4'--11 -> 17'00000000000000010 21'010000000000000000010
  transition: 17'00000000000000001 4'---0 -> 17'00000000000000001 21'100000000000000000001
  transition: 17'00000000000000001 4'---1 -> 17'00000000000000010 21'100000000000000000010

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\estado_actual$143' from module `\FSM'.
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$142.

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FSM..
Removed 10 unused cells and 10 unused wires.
<suppressed ~12 debug messages>

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\estado_actual$143' from module `\FSM'.
  Removing unused output signal $0\estado_actual[16:0] [0].
  Removing unused output signal $0\estado_actual[16:0] [1].
  Removing unused output signal $0\estado_actual[16:0] [2].
  Removing unused output signal $0\estado_actual[16:0] [3].
  Removing unused output signal $0\estado_actual[16:0] [4].
  Removing unused output signal $0\estado_actual[16:0] [5].
  Removing unused output signal $0\estado_actual[16:0] [6].
  Removing unused output signal $0\estado_actual[16:0] [7].
  Removing unused output signal $0\estado_actual[16:0] [8].
  Removing unused output signal $0\estado_actual[16:0] [9].
  Removing unused output signal $0\estado_actual[16:0] [10].
  Removing unused output signal $0\estado_actual[16:0] [11].
  Removing unused output signal $0\estado_actual[16:0] [12].
  Removing unused output signal $0\estado_actual[16:0] [13].
  Removing unused output signal $0\estado_actual[16:0] [14].
  Removing unused output signal $0\estado_actual[16:0] [15].
  Removing unused output signal $0\estado_actual[16:0] [16].
  Removing unused output signal $procmux$11_CMP.
  Removing unused output signal $procmux$33_CMP.
  Removing unused output signal $procmux$58_CMP.

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\estado_actual$143' from module `\FSM' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000001000 -> --1-
  00000000000000100 -> -1--
  00000000000000010 -> 1---
  00000000000000001 -> ---1

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\estado_actual$143' from module `\FSM':
-------------------------------------

  Information on FSM $fsm$\estado_actual$143 (\estado_actual):

  Number of input signals:    3
  Number of output signals:   1
  Number of state bits:       4

  Input signals:
    0: \reset_L
    1: \init
    2: $procmux$16_CMP

  Output signals:
    0: $procmux$18_CMP

  State encoding:
    0:     4'--1-
    1:     4'-1--
    2:     4'1---
    3:     4'---1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-1   ->     0 1'0
      1:     0 3'1-1   ->     1 1'0
      2:     0 3'--0   ->     3 1'0
      3:     1 3'0-1   ->     0 1'1
      4:     1 3'1-1   ->     1 1'1
      5:     1 3'--0   ->     3 1'1
      6:     2 3'-01   ->     1 1'0
      7:     2 3'-11   ->     2 1'0
      8:     2 3'--0   ->     3 1'0
      9:     3 3'--1   ->     2 1'0
     10:     3 3'--0   ->     3 1'0

-------------------------------------

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\estado_actual$143' from module `\FSM'.

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FSM.
<suppressed ~2 debug messages>

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FSM'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FSM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FSM.
    New input vector for $reduce_or cell $auto$fsm_map.cc:105:implement_pattern_cache$166: { \estado_actual [1] \estado_actual [2] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$169: { $auto$fsm_map.cc:118:implement_pattern_cache$161 $auto$fsm_map.cc:118:implement_pattern_cache$167 }
  Optimizing cells in module \FSM.
Performed a total of 2 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FSM'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FSM..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FSM.

6.9. Rerunning OPT passes. (Maybe there is more to do..)

6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FSM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FSM.
Performed a total of 0 changes.

6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FSM'.
Removed a total of 0 cells.

6.13. Executing OPT_RMDFF pass (remove dff with constant values).

6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FSM..

6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FSM.

6.16. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

7.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FSM..

7.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FSM..

7.5. Executing MEMORY_COLLECT pass (generating $mem cells).

7.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FSM.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FSM'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FSM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FSM.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FSM'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FSM..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FSM.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~17 debug messages>

10. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=18.00) is a direct match for cell type $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNN_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFF _DFF_N_ (.C(~C), .D( D), .Q( Q));
    DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_NN1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_NP0_ (.C(~C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_NP1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFFSR_NNN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_NNP_ (.C(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPP_ (.C(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNN_ (.C( C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNP_ (.C( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPN_ (.C( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPP_ (.C( C), .D( D), .Q( Q), .R( R), .S( S));
Mapping DFF cells in module `\FSM':
  mapped 4 $_DFF_P_ cells to \DFF cells.

11. Executing ABC pass (technology mapping using ABC).

11.1. Extracting gate netlist of module `\FSM' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 50 wires to a netlist network with 14 inputs and 5 outputs.

11.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/avegaz97/Proyecto-Digitales-II-G3/parte2_capa_transaccion/FSM/synthesis/cmos_cells/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/avegaz97/Proyecto-Digitales-II-G3/parte2_capa_transaccion/FSM/synthesis/cmos_cells/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:       10
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        5
Removing temp directory.
Removed 0 unused cells and 46 unused wires.

12. Executing Verilog backend.
Dumping module `\FSM'.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 6fd7f3ee06
CPU: user 0.04s system 0.03s, MEM: 43.18 MB total, 10.92 MB resident
Yosys 0.9 (git sha1 UNKNOWN, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 16% 3x read_verilog (0 sec), 13% 9x opt_expr (0 sec), ...
