$date
	Wed Jun 02 16:41:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seqdet_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module s1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ serial_in $end
$var reg 2 % NS [1:0] $end
$var reg 2 & PS [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0x %
x$
1#
0"
0!
$end
#5
1"
#10
0"
#12
b1 %
0$
#15
b1 &
1"
0#
#20
0"
#22
b10 %
1$
#25
b11 %
b10 &
1"
#30
0"
#32
b1 %
0$
#35
b1 &
1"
#40
0"
#42
b10 %
1$
#45
b11 %
b10 &
1"
#50
0"
#55
b0 %
b11 &
1"
#60
0"
#62
1!
b1 %
0$
#65
0!
b1 &
1"
#70
0"
#72
