// Seed: 4128607253
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3
);
  assign id_5 = id_0 - 1;
  wire id_6, id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output supply0 id_2,
    input wire id_3,
    input wand id_4,
    input tri1 id_5,
    output uwire id_6,
    input uwire id_7,
    input supply0 id_8
);
  id_10(
      1
  );
  wire id_11;
  module_0(
      id_0, id_5, id_1, id_8
  );
  if (id_4 ? 1 : 1) assign id_6 = id_5;
endmodule
