// Seed: 1315703156
module module_0 (
    input  tri1  id_0,
    output tri   id_1,
    input  uwire id_2
    , id_5,
    output uwire id_3
);
  wire id_6;
  always @(*);
  id_7(
      .id_0(1), .id_1(""), .id_2(id_1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1,
    input  wire id_2
    , id_4
);
  wire id_5;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
module module_2 (
    input  tri  id_0,
    output wire id_1,
    input  wire id_2,
    inout  wor  id_3
);
  wire id_5;
  wire id_7;
  supply0 id_8 = id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_8,
      id_3
  );
  assign modCall_1.type_0 = 0;
endmodule
