# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_Controller_1.0/src/VGA_Controller.vhd" \

vhdl   \
"../../../../VGA_Controller_1.0/hdl/VGA_Controller_v1_0_S00_AXI.vhd" \
"../../../../VGA_Controller_1.0/hdl/VGA_Controller_v1_0.vhd" \

# Do not sort compile order
nosort
