OpenROAD 944855835623e651e7b9c7c50efcce1fb04b4fee 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.20.16/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.20.16/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.20.16/tmp/cts/13-resizer_timing.def
[INFO ODB-0128] Design: counter_16b
[INFO ODB-0130]     Created 22 pins.
[INFO ODB-0131]     Created 196 components and 1000 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 684 connections.
[INFO ODB-0133]     Created 103 nets and 316 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.20.16/tmp/cts/13-resizer_timing.def
###############################################################################
# Created by write_sdc
# Thu Mar 17 11:20:56 2022
###############################################################################
current_design counter_16b
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {clock}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count_en}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count_tc}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {count_tc}]
set_load -pin_load 0.0334 [get_ports {count[15]}]
set_load -pin_load 0.0334 [get_ports {count[14]}]
set_load -pin_load 0.0334 [get_ports {count[13]}]
set_load -pin_load 0.0334 [get_ports {count[12]}]
set_load -pin_load 0.0334 [get_ports {count[11]}]
set_load -pin_load 0.0334 [get_ports {count[10]}]
set_load -pin_load 0.0334 [get_ports {count[9]}]
set_load -pin_load 0.0334 [get_ports {count[8]}]
set_load -pin_load 0.0334 [get_ports {count[7]}]
set_load -pin_load 0.0334 [get_ports {count[6]}]
set_load -pin_load 0.0334 [get_ports {count[5]}]
set_load -pin_load 0.0334 [get_ports {count[4]}]
set_load -pin_load 0.0334 [get_ports {count[3]}]
set_load -pin_load 0.0334 [get_ports {count[2]}]
set_load -pin_load 0.0334 [get_ports {count[1]}]
set_load -pin_load 0.0334 [get_ports {count[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clock}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {count_en}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[WARNING STA-0357] virtual clock clk can not be propagated.
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 17
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 224

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal       2400          1321          44.96%
met2       Vertical         1800          1276          29.11%
met3       Horizontal       1200           801          33.25%
met4       Vertical          720           494          31.39%
met5       Horizontal        240           108          55.00%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 414
[INFO GRT-0198] Via related Steiner nodes: 3
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 460
[INFO GRT-0112] Final usage 3D: 1686

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              1321           152           11.51%             0 /  0 /  0
met2              1276           154           12.07%             0 /  0 /  0
met3               801             0            0.00%             0 /  0 /  0
met4               494             0            0.00%             0 /  0 /  0
met5               108             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             4000           306            7.65%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 4029 um
[INFO GRT-0006] Repairing antennas, iteration 1.
[WARNING GRT-0043] No OR_DEFAULT vias defined.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] Antenna violations: 0
[INFO GRT-0014] Routed nets: 103
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _134_ (rising edge-triggered flip-flop)
Endpoint: count[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.18    0.00    0.00 ^ _134_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.35    0.35 v _134_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           net17 (net)
                  0.06    0.00    0.35 v output17/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.18    0.53 v output17/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[7] (net)
                  0.09    0.00    0.53 v count[7] (out)
                                  0.53   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


Startpoint: _136_ (rising edge-triggered flip-flop)
Endpoint: count[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.18    0.00    0.00 ^ _136_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.35    0.35 v _136_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           net19 (net)
                  0.06    0.00    0.35 v output19/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.18    0.53 v output19/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[9] (net)
                  0.09    0.00    0.53 v count[9] (out)
                                  0.53   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


Startpoint: _132_ (rising edge-triggered flip-flop)
Endpoint: count[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.18    0.00    0.00 ^ _132_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.35    0.35 v _132_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           net15 (net)
                  0.06    0.00    0.35 v output15/A (sky130_fd_sc_hd__buf_2)
                  0.10    0.18    0.53 v output15/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[5] (net)
                  0.10    0.00    0.53 v count[5] (out)
                                  0.53   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop)
Endpoint: count[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.18    0.00    0.00 ^ _142_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.35    0.35 v _142_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           net10 (net)
                  0.06    0.00    0.35 v output10/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.18    0.54 v output10/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[15] (net)
                  0.09    0.00    0.54 v count[15] (out)
                                  0.54   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  2.29   slack (MET)


Startpoint: _128_ (rising edge-triggered flip-flop)
Endpoint: count[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.18    0.00    0.00 ^ _128_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.35    0.35 v _128_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           net11 (net)
                  0.07    0.00    0.35 v output11/A (sky130_fd_sc_hd__buf_2)
                  0.10    0.19    0.54 v output11/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[1] (net)
                  0.10    0.00    0.54 v count[1] (out)
                                  0.54   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  2.29   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: count_en (input port clocked by clk)
Endpoint: count_tc (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.05    0.03    2.03 ^ count_en (in)
     1    0.01                           count_en (net)
                  0.05    0.00    2.03 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.18    2.21 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.01                           net2 (net)
                  0.17    0.00    2.21 ^ _063_/A (sky130_fd_sc_hd__and3_1)
                  0.12    0.24    2.46 ^ _063_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _016_ (net)
                  0.12    0.00    2.46 ^ _066_/B (sky130_fd_sc_hd__and4_1)
                  0.09    0.23    2.69 ^ _066_/X (sky130_fd_sc_hd__and4_1)
     2    0.01                           _019_ (net)
                  0.09    0.00    2.69 ^ _067_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.20    0.22    2.91 ^ _067_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _020_ (net)
                  0.20    0.00    2.91 ^ _070_/B (sky130_fd_sc_hd__and4_1)
                  0.06    0.22    3.14 ^ _070_/X (sky130_fd_sc_hd__and4_1)
     1    0.00                           _023_ (net)
                  0.06    0.00    3.14 ^ _071_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.14    0.16    3.30 ^ _071_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net20 (net)
                  0.14    0.00    3.30 ^ output20/A (sky130_fd_sc_hd__buf_2)
                  0.19    0.26    3.56 ^ output20/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count_tc (net)
                  0.19    0.00    3.56 ^ count_tc (out)
                                  3.56   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: _140_ (rising edge-triggered flip-flop)
Endpoint: count[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.18    0.00    0.00 ^ _140_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.23    0.50    0.50 ^ _140_/Q (sky130_fd_sc_hd__dfxtp_1)
     5    0.02                           net8 (net)
                  0.23    0.00    0.50 ^ output8/A (sky130_fd_sc_hd__buf_2)
                  0.20    0.29    0.79 ^ output8/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[13] (net)
                  0.20    0.00    0.79 ^ count[13] (out)
                                  0.79   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  6.96   slack (MET)


Startpoint: _129_ (rising edge-triggered flip-flop)
Endpoint: count[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.18    0.00    0.00 ^ _129_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.20    0.48    0.48 ^ _129_/Q (sky130_fd_sc_hd__dfxtp_1)
     5    0.02                           net12 (net)
                  0.20    0.00    0.48 ^ output12/A (sky130_fd_sc_hd__buf_2)
                  0.19    0.27    0.76 ^ output12/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[2] (net)
                  0.19    0.00    0.76 ^ count[2] (out)
                                  0.76   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  6.99   slack (MET)


Startpoint: _137_ (rising edge-triggered flip-flop)
Endpoint: count[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.18    0.00    0.00 ^ _137_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.21    0.49    0.49 ^ _137_/Q (sky130_fd_sc_hd__dfxtp_1)
     5    0.02                           net5 (net)
                  0.21    0.00    0.49 ^ output5/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.27    0.76 ^ output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[10] (net)
                  0.18    0.00    0.76 ^ count[10] (out)
                                  0.76   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  6.99   slack (MET)


Startpoint: _130_ (rising edge-triggered flip-flop)
Endpoint: count[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.18    0.00    0.00 ^ _130_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.17    0.46    0.46 ^ _130_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           net13 (net)
                  0.17    0.00    0.46 ^ output13/A (sky130_fd_sc_hd__buf_2)
                  0.19    0.26    0.73 ^ output13/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[3] (net)
                  0.19    0.00    0.73 ^ count[3] (out)
                                  0.73   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: count_en (input port clocked by clk)
Endpoint: count_tc (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.05    0.03    2.03 ^ count_en (in)
     1    0.01                           count_en (net)
                  0.05    0.00    2.03 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.18    2.21 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.01                           net2 (net)
                  0.17    0.00    2.21 ^ _063_/A (sky130_fd_sc_hd__and3_1)
                  0.12    0.24    2.46 ^ _063_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _016_ (net)
                  0.12    0.00    2.46 ^ _066_/B (sky130_fd_sc_hd__and4_1)
                  0.09    0.23    2.69 ^ _066_/X (sky130_fd_sc_hd__and4_1)
     2    0.01                           _019_ (net)
                  0.09    0.00    2.69 ^ _067_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.20    0.22    2.91 ^ _067_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _020_ (net)
                  0.20    0.00    2.91 ^ _070_/B (sky130_fd_sc_hd__and4_1)
                  0.06    0.22    3.14 ^ _070_/X (sky130_fd_sc_hd__and4_1)
     1    0.00                           _023_ (net)
                  0.06    0.00    3.14 ^ _071_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.14    0.16    3.30 ^ _071_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net20 (net)
                  0.14    0.00    3.30 ^ output20/A (sky130_fd_sc_hd__buf_2)
                  0.19    0.26    3.56 ^ output20/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count_tc (net)
                  0.19    0.00    3.56 ^ count_tc (out)
                                  3.56   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 4.19

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 2.28
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             7.49e-06   5.30e-06   1.35e-10   1.28e-05  53.2%
Combinational          5.69e-06   5.56e-06   5.19e-10   1.12e-05  46.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.32e-05   1.09e-05   6.54e-10   2.40e-05 100.0%
                          54.8%      45.2%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 1136 u^2 29% utilization.
area_report_end
