Warning (10268): Verilog HDL information at vga.sv(68): always construct contains both blocking and non-blocking assignments File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 6 vga/vga.sv Line: 68
