{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v " "Source file: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576146771025 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1576146771025 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v " "Source file: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576146771416 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1576146771416 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v " "Source file: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576146771822 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1576146771822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576146773025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576146773104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 11:32:52 2019 " "Processing started: Thu Dec 12 11:32:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576146773104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146773104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone5_ARANANET_MIST_AGA -c Cyclone5_ARANANET_MIST_AGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone5_ARANANET_MIST_AGA -c Cyclone5_ARANANET_MIST_AGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146773104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576146775272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/soc/cyclone5_mist_aga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/soc/cyclone5_mist_aga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cyclone5_MIST_AGA_top " "Found entity 1: Cyclone5_MIST_AGA_top" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146801973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146801973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/indicators/indicators.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/indicators/indicators.v" { { "Info" "ISGN_ENTITY_NAME" "1 indicators " "Found entity 1: indicators" {  } { { "../../rtl/indicators/indicators.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/indicators/indicators.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146801988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146801988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_decoder " "Found entity 1: qmem_decoder" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146801988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146801988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_bus " "Found entity 1: qmem_bus" {  } { { "../../rtl/ctrl/qmem_bus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bus.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_arbiter " "Found entity 1: qmem_arbiter" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_top " "Found entity 1: ctrl_top" {  } { { "../../rtl/ctrl/ctrl_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_rst " "Found entity 1: ctrl_rst" {  } { { "../../rtl/ctrl/ctrl_rst.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_rst.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_bridge " "Found entity 1: qmem_bridge" {  } { { "../../rtl/ctrl/qmem_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bridge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_CNT spi_cnt ctrl_regs.v(85) " "Verilog HDL Declaration information at ctrl_regs.v(85): object \"SPI_CNT\" differs only in case from object \"spi_cnt\" in the same scope" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_regs " "Found entity 1: ctrl_regs" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clk " "Found entity 1: ctrl_clk" {  } { { "../../rtl/ctrl/ctrl_clk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_clk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_clk_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_clk_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clk_altera " "Found entity 1: ctrl_clk_altera" {  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_clk_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/fw/ctrl_boot/bin/ctrl_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/fw/ctrl_boot/bin/ctrl_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_boot " "Found entity 1: ctrl_boot" {  } { { "../../fw/ctrl_boot/bin/ctrl_boot.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fw/ctrl_boot/bin/ctrl_boot.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk " "Found entity 1: amiga_clk" {  } { { "../../rtl/clock/amiga_clk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk_altera " "Found entity 1: amiga_clk_altera" {  } { { "../../rtl/clock/amiga_clk_altera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/audio/audio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/audio/audio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_top " "Found entity 1: audio_top" {  } { { "../../rtl/audio/audio_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/audio/audio_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/audio/audio_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/audio/audio_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_shifter " "Found entity 1: audio_shifter" {  } { { "../../rtl/audio/audio_shifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/audio/audio_shifter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802145 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_ctrl.v(498) " "Verilog HDL warning at sdram_ctrl.v(498): extended using \"x\" or \"z\"" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576146802145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/tpram_be_512x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/tpram_be_512x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpram_be_512x16 " "Found entity 1: tpram_be_512x16" {  } { { "../../rtl/sdram/tpram_be_512x16.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_be_512x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/tpram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/tpram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpram_128x32 " "Found entity 1: tpram_128x32" {  } { { "../../rtl/sdram/tpram_128x32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_128x32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cache " "Found entity 1: cpu_cache" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/fifo/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/fifo/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../rtl/fifo/sync_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/fifo/sync_fifo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/cache/twowaycache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/cache/twowaycache.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoWayCache " "Found entity 1: TwoWayCache" {  } { { "../../rtl/cache/TwoWayCache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/cache/TwoWayCache.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/cache/cacheblockram.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/cache/cacheblockram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheBlockRAM " "Found entity 1: CacheBlockRAM" {  } { { "../../rtl/cache/CacheBlockRAM.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/cache/CacheBlockRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/cache/cache_dataram.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/cache/cache_dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache_DataRAM " "Found entity 1: Cache_DataRAM" {  } { { "../../rtl/cache/Cache_DataRAM.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/cache/Cache_DataRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/rga_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/rga_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 rga_decode " "Found entity 1: rga_decode" {  } { { "../../rtl/minimig/rga_decode.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/rga_decode.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/debug.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "../../rtl/minimig/debug.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/debug.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NTSC ntsc minimig.v(250) " "Verilog HDL Declaration information at minimig.v(250): object \"NTSC\" differs only in case from object \"ntsc\" in the same scope" {  } { { "../../rtl/minimig/minimig.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig " "Found entity 1: minimig" {  } { { "../../rtl/minimig/minimig.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_syscontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_syscontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_syscontrol " "Found entity 1: minimig_syscontrol" {  } { { "../../rtl/minimig/minimig_syscontrol.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_syscontrol.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_sram_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_sram_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_sram_bridge " "Found entity 1: minimig_sram_bridge" {  } { { "../../rtl/minimig/minimig_sram_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_sram_bridge.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_m68k_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_m68k_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_m68k_bridge " "Found entity 1: minimig_m68k_bridge" {  } { { "../../rtl/minimig/minimig_m68k_bridge.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_m68k_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_bankmapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_bankmapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_bankmapper " "Found entity 1: minimig_bankmapper" {  } { { "../../rtl/minimig/minimig_bankmapper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_bankmapper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACONR dmaconr agnus.v(100) " "Verilog HDL Declaration information at agnus.v(100): object \"DMACONR\" differs only in case from object \"dmaconr\" in the same scope" {  } { { "../../rtl/minimig/agnus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACON dmacon agnus.v(99) " "Verilog HDL Declaration information at agnus.v(99): object \"DMACON\" differs only in case from object \"dmacon\" in the same scope" {  } { { "../../rtl/minimig/agnus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus " "Found entity 1: agnus" {  } { { "../../rtl/minimig/agnus.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_spritedma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_spritedma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_spritedma " "Found entity 1: agnus_spritedma" {  } { { "../../rtl/minimig/agnus_spritedma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_spritedma.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_refresh.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_refresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_refresh " "Found entity 1: agnus_refresh" {  } { { "../../rtl/minimig/agnus_refresh.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_refresh.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_diskdma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_diskdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_diskdma " "Found entity 1: agnus_diskdma" {  } { { "../../rtl/minimig/agnus_diskdma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_diskdma.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET agnus_copper.v(62) " "Verilog HDL Declaration information at agnus_copper.v(62): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP1LCH cop1lch agnus_copper.v(78) " "Verilog HDL Declaration information at agnus_copper.v(78): object \"COP1LCH\" differs only in case from object \"cop1lch\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP1LCL cop1lcl agnus_copper.v(79) " "Verilog HDL Declaration information at agnus_copper.v(79): object \"COP1LCL\" differs only in case from object \"cop1lcl\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP2LCH cop2lch agnus_copper.v(80) " "Verilog HDL Declaration information at agnus_copper.v(80): object \"COP2LCH\" differs only in case from object \"cop2lch\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP2LCL cop2lcl agnus_copper.v(81) " "Verilog HDL Declaration information at agnus_copper.v(81): object \"COP2LCL\" differs only in case from object \"cop2lcl\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COPJMP1 copjmp1 agnus_copper.v(84) " "Verilog HDL Declaration information at agnus_copper.v(84): object \"COPJMP1\" differs only in case from object \"copjmp1\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COPJMP2 copjmp2 agnus_copper.v(85) " "Verilog HDL Declaration information at agnus_copper.v(85): object \"COPJMP2\" differs only in case from object \"copjmp2\" in the same scope" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_copper " "Found entity 1: agnus_copper" {  } { { "../../rtl/minimig/agnus_copper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCON0 bltcon0 agnus_blitter.v(101) " "Verilog HDL Declaration information at agnus_blitter.v(101): object \"BLTCON0\" differs only in case from object \"bltcon0\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCON1 bltcon1 agnus_blitter.v(103) " "Verilog HDL Declaration information at agnus_blitter.v(103): object \"BLTCON1\" differs only in case from object \"bltcon1\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTAFWM bltafwm agnus_blitter.v(104) " "Verilog HDL Declaration information at agnus_blitter.v(104): object \"BLTAFWM\" differs only in case from object \"bltafwm\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTALWM bltalwm agnus_blitter.v(105) " "Verilog HDL Declaration information at agnus_blitter.v(105): object \"BLTALWM\" differs only in case from object \"bltalwm\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTADAT bltadat agnus_blitter.v(106) " "Verilog HDL Declaration information at agnus_blitter.v(106): object \"BLTADAT\" differs only in case from object \"bltadat\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTBDAT bltbdat agnus_blitter.v(107) " "Verilog HDL Declaration information at agnus_blitter.v(107): object \"BLTBDAT\" differs only in case from object \"bltbdat\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCDAT bltcdat agnus_blitter.v(108) " "Verilog HDL Declaration information at agnus_blitter.v(108): object \"BLTCDAT\" differs only in case from object \"bltcdat\" in the same scope" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter " "Found entity 1: agnus_blitter" {  } { { "../../rtl/minimig/agnus_blitter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_minterm.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_minterm.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_minterm " "Found entity 1: agnus_blitter_minterm" {  } { { "../../rtl/minimig/agnus_blitter_minterm.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_minterm.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_fill.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_fill " "Found entity 1: agnus_blitter_fill" {  } { { "../../rtl/minimig/agnus_blitter_fill.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_fill.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_barrelshifter " "Found entity 1: agnus_blitter_barrelshifter" {  } { { "../../rtl/minimig/agnus_blitter_barrelshifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_barrelshifter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_adrgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_adrgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_blitter_adrgen " "Found entity 1: agnus_blitter_adrgen" {  } { { "../../rtl/minimig/agnus_blitter_adrgen.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_adrgen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_bitplanedma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_bitplanedma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_bitplanedma " "Found entity 1: agnus_bitplanedma" {  } { { "../../rtl/minimig/agnus_bitplanedma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_bitplanedma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HTOTAL htotal agnus_beamcounter.v(72) " "Verilog HDL Declaration information at agnus_beamcounter.v(72): object \"HTOTAL\" differs only in case from object \"htotal\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSSTRT hsstrt agnus_beamcounter.v(80) " "Verilog HDL Declaration information at agnus_beamcounter.v(80): object \"HSSTRT\" differs only in case from object \"hsstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSSTOP hsstop agnus_beamcounter.v(73) " "Verilog HDL Declaration information at agnus_beamcounter.v(73): object \"HSSTOP\" differs only in case from object \"hsstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HCENTER hcenter agnus_beamcounter.v(83) " "Verilog HDL Declaration information at agnus_beamcounter.v(83): object \"HCENTER\" differs only in case from object \"hcenter\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HBSTRT hbstrt agnus_beamcounter.v(74) " "Verilog HDL Declaration information at agnus_beamcounter.v(74): object \"HBSTRT\" differs only in case from object \"hbstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HBSTOP hbstop agnus_beamcounter.v(75) " "Verilog HDL Declaration information at agnus_beamcounter.v(75): object \"HBSTOP\" differs only in case from object \"hbstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VTOTAL vtotal agnus_beamcounter.v(76) " "Verilog HDL Declaration information at agnus_beamcounter.v(76): object \"VTOTAL\" differs only in case from object \"vtotal\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSSTRT vsstrt agnus_beamcounter.v(82) " "Verilog HDL Declaration information at agnus_beamcounter.v(82): object \"VSSTRT\" differs only in case from object \"vsstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSSTOP vsstop agnus_beamcounter.v(77) " "Verilog HDL Declaration information at agnus_beamcounter.v(77): object \"VSSTOP\" differs only in case from object \"vsstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VBSTRT vbstrt agnus_beamcounter.v(78) " "Verilog HDL Declaration information at agnus_beamcounter.v(78): object \"VBSTRT\" differs only in case from object \"vbstrt\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VBSTOP vbstop agnus_beamcounter.v(79) " "Verilog HDL Declaration information at agnus_beamcounter.v(79): object \"VBSTOP\" differs only in case from object \"vbstop\" in the same scope" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_beamcounter " "Found entity 1: agnus_beamcounter" {  } { { "../../rtl/minimig/agnus_beamcounter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_audiodma.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_audiodma.v" { { "Info" "ISGN_ENTITY_NAME" "1 agnus_audiodma " "Found entity 1: agnus_audiodma" {  } { { "../../rtl/minimig/agnus_audiodma.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_audiodma.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ciaa " "Found entity 1: ciaa" {  } { { "../../rtl/minimig/ciaa.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ciaa_ps2keyboard " "Found entity 1: ciaa_ps2keyboard" {  } { { "../../rtl/minimig/ciaa_ps2keyboard.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2keyboardmap " "Found entity 1: ps2keyboardmap" {  } { { "../../rtl/minimig/ciaa_ps2keyboard_map.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard_map.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciab.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciab.v" { { "Info" "ISGN_ENTITY_NAME" "1 ciab " "Found entity 1: ciab" {  } { { "../../rtl/minimig/ciab.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerd.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_timerd " "Found entity 1: cia_timerd" {  } { { "../../rtl/minimig/cia_timerd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerb.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_timerb " "Found entity 1: cia_timerb" {  } { { "../../rtl/minimig/cia_timerb.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_timera.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_timera.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_timera " "Found entity 1: cia_timera" {  } { { "../../rtl/minimig/cia_timera.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_timera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_int.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 cia_int " "Found entity 1: cia_int" {  } { { "../../rtl/minimig/cia_int.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_int.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/gayle.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/gayle.v" { { "Info" "ISGN_ENTITY_NAME" "1 gayle " "Found entity 1: gayle" {  } { { "../../rtl/minimig/gayle.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gayle.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/gayle_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/gayle_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 gayle_fifo " "Found entity 1: gayle_fifo" {  } { { "../../rtl/minimig/gayle_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gayle_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/gary.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/gary.v" { { "Info" "ISGN_ENTITY_NAME" "1 gary " "Found entity 1: gary" {  } { { "../../rtl/minimig/gary.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gary.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_R osd_r amber.v(88) " "Verilog HDL Declaration information at amber.v(88): object \"OSD_R\" differs only in case from object \"osd_r\" in the same scope" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/amber.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_G osd_g amber.v(89) " "Verilog HDL Declaration information at amber.v(89): object \"OSD_G\" differs only in case from object \"osd_g\" in the same scope" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/amber.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_B osd_b amber.v(90) " "Verilog HDL Declaration information at amber.v(90): object \"OSD_B\" differs only in case from object \"osd_b\" in the same scope" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/amber.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/amber.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/amber.v" { { "Info" "ISGN_ENTITY_NAME" "1 amber " "Found entity 1: amber" {  } { { "../../rtl/minimig/amber.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/amber.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio " "Found entity 1: userio" {  } { { "../../rtl/minimig/userio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio_ps2mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio_ps2mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio_ps2mouse " "Found entity 1: userio_ps2mouse" {  } { { "../../rtl/minimig/userio_ps2mouse.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_ps2mouse.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio_osd " "Found entity 1: userio_osd" {  } { { "../../rtl/minimig/userio_osd.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio_osd_spi " "Found entity 1: userio_osd_spi" {  } { { "../../rtl/minimig/userio_osd_spi.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd_spi.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACON dmacon paula.v(132) " "Verilog HDL Declaration information at paula.v(132): object \"DMACON\" differs only in case from object \"dmacon\" in the same scope" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADKCON adkcon paula.v(133) " "Verilog HDL Declaration information at paula.v(133): object \"ADKCON\" differs only in case from object \"adkcon\" in the same scope" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADKCONR adkconr paula.v(134) " "Verilog HDL Declaration information at paula.v(134): object \"ADKCONR\" differs only in case from object \"adkconr\" in the same scope" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula " "Found entity 1: paula" {  } { { "../../rtl/minimig/paula.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_SHIFT tx_shift paula_uart.v(68) " "Verilog HDL Declaration information at paula_uart.v(68): object \"TX_SHIFT\" differs only in case from object \"tx_shift\" in the same scope" {  } { { "../../rtl/minimig/paula_uart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_uart.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_SHIFT rx_shift paula_uart.v(146) " "Verilog HDL Declaration information at paula_uart.v(146): object \"RX_SHIFT\" differs only in case from object \"rx_shift\" in the same scope" {  } { { "../../rtl/minimig/paula_uart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_uart.v" 146 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_uart " "Found entity 1: paula_uart" {  } { { "../../rtl/minimig/paula_uart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_uart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTENA intena paula_intcontroller.v(29) " "Verilog HDL Declaration information at paula_intcontroller.v(29): object \"INTENA\" differs only in case from object \"intena\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_intcontroller.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTENAR intenar paula_intcontroller.v(27) " "Verilog HDL Declaration information at paula_intcontroller.v(27): object \"INTENAR\" differs only in case from object \"intenar\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_intcontroller.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTREQ intreq paula_intcontroller.v(30) " "Verilog HDL Declaration information at paula_intcontroller.v(30): object \"INTREQ\" differs only in case from object \"intreq\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_intcontroller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTREQR intreqr paula_intcontroller.v(28) " "Verilog HDL Declaration information at paula_intcontroller.v(28): object \"INTREQR\" differs only in case from object \"intreqr\" in the same scope" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_intcontroller.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_intcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_intcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_intcontroller " "Found entity 1: paula_intcontroller" {  } { { "../../rtl/minimig/paula_intcontroller.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_intcontroller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKSYNC dsksync paula_floppy.v(128) " "Verilog HDL Declaration information at paula_floppy.v(128): object \"DSKSYNC\" differs only in case from object \"dsksync\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKLEN dsklen paula_floppy.v(129) " "Verilog HDL Declaration information at paula_floppy.v(129): object \"DSKLEN\" differs only in case from object \"dsklen\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKBYTR dskbytr paula_floppy.v(125) " "Verilog HDL Declaration information at paula_floppy.v(125): object \"DSKBYTR\" differs only in case from object \"dskbytr\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKDATR dskdatr paula_floppy.v(127) " "Verilog HDL Declaration information at paula_floppy.v(127): object \"DSKDATR\" differs only in case from object \"dskdatr\" in the same scope" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_floppy " "Found entity 1: paula_floppy" {  } { { "../../rtl/minimig/paula_floppy.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_floppy_fifo " "Found entity 1: paula_floppy_fifo" {  } { { "../../rtl/minimig/paula_floppy_fifo.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy_fifo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio " "Found entity 1: paula_audio" {  } { { "../../rtl/minimig/paula_audio.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_volume.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_volume.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_volume " "Found entity 1: paula_audio_volume" {  } { { "../../rtl/minimig/paula_audio_volume.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_volume.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_sigmadelta " "Found entity 1: paula_audio_sigmadelta" {  } { { "../../rtl/minimig/paula_audio_sigmadelta.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_mixer " "Found entity 1: paula_audio_mixer" {  } { { "../../rtl/minimig/paula_audio_mixer.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_mixer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDLEN audlen paula_audio_channel.v(23) " "Verilog HDL Declaration information at paula_audio_channel.v(23): object \"AUDLEN\" differs only in case from object \"audlen\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDPER audper paula_audio_channel.v(24) " "Verilog HDL Declaration information at paula_audio_channel.v(24): object \"AUDPER\" differs only in case from object \"audper\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDVOL audvol paula_audio_channel.v(25) " "Verilog HDL Declaration information at paula_audio_channel.v(25): object \"AUDVOL\" differs only in case from object \"audvol\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDDAT auddat paula_audio_channel.v(26) " "Verilog HDL Declaration information at paula_audio_channel.v(26): object \"AUDDAT\" differs only in case from object \"auddat\" in the same scope" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 paula_audio_channel " "Found entity 1: paula_audio_channel" {  } { { "../../rtl/minimig/paula_audio_channel.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cart.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cart " "Found entity 1: cart" {  } { { "../../rtl/minimig/cart.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON0 bplcon0 denise.v(58) " "Verilog HDL Declaration information at denise.v(58): object \"BPLCON0\" differs only in case from object \"bplcon0\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON2 bplcon2 denise.v(59) " "Verilog HDL Declaration information at denise.v(59): object \"BPLCON2\" differs only in case from object \"bplcon2\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON3 bplcon3 denise.v(60) " "Verilog HDL Declaration information at denise.v(60): object \"BPLCON3\" differs only in case from object \"bplcon3\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON4 bplcon4 denise.v(61) " "Verilog HDL Declaration information at denise.v(61): object \"BPLCON4\" differs only in case from object \"bplcon4\" in the same scope" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise " "Found entity 1: denise" {  } { { "../../rtl/minimig/denise.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FMODE fmode denise_sprites.v(46) " "Verilog HDL Declaration information at denise_sprites.v(46): object \"FMODE\" differs only in case from object \"fmode\" in the same scope" {  } { { "../../rtl/minimig/denise_sprites.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_sprites " "Found entity 1: denise_sprites" {  } { { "../../rtl/minimig/denise_sprites.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_sprites_shifter " "Found entity 1: denise_sprites_shifter" {  } { { "../../rtl/minimig/denise_sprites_shifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites_shifter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_spritepriority.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_spritepriority.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_spritepriority " "Found entity 1: denise_spritepriority" {  } { { "../../rtl/minimig/denise_spritepriority.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_spritepriority.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_playfields.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_playfields.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_playfields " "Found entity 1: denise_playfields" {  } { { "../../rtl/minimig/denise_playfields.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_playfields.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_hamgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_hamgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_hamgenerator " "Found entity 1: denise_hamgenerator" {  } { { "../../rtl/minimig/denise_hamgenerator.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_hamgenerator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_colortable " "Found entity 1: denise_colortable" {  } { { "../../rtl/minimig/denise_colortable.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable_ram_mf.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable_ram_mf.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_colortable_ram_mf " "Found entity 1: denise_colortable_ram_mf" {  } { { "../../rtl/minimig/denise_colortable_ram_mf.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable_ram_mf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXCON clxcon denise_collision.v(19) " "Verilog HDL Declaration information at denise_collision.v(19): object \"CLXCON\" differs only in case from object \"clxcon\" in the same scope" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_collision.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXCON2 clxcon2 denise_collision.v(20) " "Verilog HDL Declaration information at denise_collision.v(20): object \"CLXCON2\" differs only in case from object \"clxcon2\" in the same scope" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_collision.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXDAT clxdat denise_collision.v(21) " "Verilog HDL Declaration information at denise_collision.v(21): object \"CLXDAT\" differs only in case from object \"clxdat\" in the same scope" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_collision.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_collision.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_collision " "Found entity 1: denise_collision" {  } { { "../../rtl/minimig/denise_collision.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_collision.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON1 bplcon1 denise_bitplanes.v(45) " "Verilog HDL Declaration information at denise_bitplanes.v(45): object \"BPLCON1\" differs only in case from object \"bplcon1\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FMODE fmode denise_bitplanes.v(54) " "Verilog HDL Declaration information at denise_bitplanes.v(54): object \"FMODE\" differs only in case from object \"fmode\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL1DAT bpl1dat denise_bitplanes.v(46) " "Verilog HDL Declaration information at denise_bitplanes.v(46): object \"BPL1DAT\" differs only in case from object \"bpl1dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL2DAT bpl2dat denise_bitplanes.v(47) " "Verilog HDL Declaration information at denise_bitplanes.v(47): object \"BPL2DAT\" differs only in case from object \"bpl2dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL3DAT bpl3dat denise_bitplanes.v(48) " "Verilog HDL Declaration information at denise_bitplanes.v(48): object \"BPL3DAT\" differs only in case from object \"bpl3dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL4DAT bpl4dat denise_bitplanes.v(49) " "Verilog HDL Declaration information at denise_bitplanes.v(49): object \"BPL4DAT\" differs only in case from object \"bpl4dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL5DAT bpl5dat denise_bitplanes.v(50) " "Verilog HDL Declaration information at denise_bitplanes.v(50): object \"BPL5DAT\" differs only in case from object \"bpl5dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL6DAT bpl6dat denise_bitplanes.v(51) " "Verilog HDL Declaration information at denise_bitplanes.v(51): object \"BPL6DAT\" differs only in case from object \"bpl6dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL7DAT bpl7dat denise_bitplanes.v(52) " "Verilog HDL Declaration information at denise_bitplanes.v(52): object \"BPL7DAT\" differs only in case from object \"bpl7dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL8DAT bpl8dat denise_bitplanes.v(53) " "Verilog HDL Declaration information at denise_bitplanes.v(53): object \"BPL8DAT\" differs only in case from object \"bpl8dat\" in the same scope" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146802823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_bitplanes " "Found entity 1: denise_bitplanes" {  } { { "../../rtl/minimig/denise_bitplanes.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplane_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplane_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 denise_bitplane_shifter " "Found entity 1: denise_bitplane_shifter" {  } { { "../../rtl/minimig/denise_bitplane_shifter.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplane_shifter.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_branch_prediction.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_branch_prediction.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_branch_prediction " "Found entity 1: mor1kx_branch_prediction" {  } { { "../../rtl/mor1kx/mor1kx_branch_prediction.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_branch_prediction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_bus_if_avalon " "Found entity 1: mor1kx_bus_if_avalon" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_avalon.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_avalon.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_wb32.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_wb32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_bus_if_wb32 " "Found entity 1: mor1kx_bus_if_wb32" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_wb32.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_wb32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cache_lru.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cache_lru.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cache_lru " "Found entity 1: mor1kx_cache_lru" {  } { { "../../rtl/mor1kx/mor1kx_cache_lru.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cache_lru.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cfgrs " "Found entity 1: mor1kx_cfgrs" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_cappuccino " "Found entity 1: mor1kx_cpu_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_espresso " "Found entity 1: mor1kx_cpu_espresso" {  } { { "../../rtl/mor1kx/mor1kx_cpu_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_espresso.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146802979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146802979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_prontoespresso " "Found entity 1: mor1kx_cpu_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_cpu_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_prontoespresso.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu " "Found entity 1: mor1kx_cpu" {  } { { "../../rtl/mor1kx/mor1kx_cpu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_cappuccino " "Found entity 1: mor1kx_ctrl_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_espresso " "Found entity 1: mor1kx_ctrl_espresso" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_espresso.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_prontoespresso " "Found entity 1: mor1kx_ctrl_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle mor1kx_dcache.v(74) " "Verilog HDL Declaration information at mor1kx_dcache.v(74): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dcache.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read mor1kx_dcache.v(75) " "Verilog HDL Declaration information at mor1kx_dcache.v(75): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dcache.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write mor1kx_dcache.v(76) " "Verilog HDL Declaration information at mor1kx_dcache.v(76): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dcache.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REFILL refill mor1kx_dcache.v(77) " "Verilog HDL Declaration information at mor1kx_dcache.v(77): object \"REFILL\" differs only in case from object \"refill\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dcache.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVALIDATE invalidate mor1kx_dcache.v(78) " "Verilog HDL Declaration information at mor1kx_dcache.v(78): object \"INVALIDATE\" differs only in case from object \"invalidate\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dcache.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_dcache " "Found entity 1: mor1kx_dcache" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dcache.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_decode_execute_cappuccino " "Found entity 1: mor1kx_decode_execute_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_decode " "Found entity 1: mor1kx_decode" {  } { { "../../rtl/mor1kx/mor1kx_decode.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dmmu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dmmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_dmmu " "Found entity 1: mor1kx_dmmu" {  } { { "../../rtl/mor1kx/mor1kx_dmmu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dmmu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_execute_alu " "Found entity 1: mor1kx_execute_alu" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_execute_ctrl_cappuccino " "Found entity 1: mor1kx_execute_ctrl_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ic_refill IC_REFILL mor1kx_fetch_cappuccino.v(125) " "Verilog HDL Declaration information at mor1kx_fetch_cappuccino.v(125): object \"ic_refill\" differs only in case from object \"IC_REFILL\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_cappuccino " "Found entity 1: mor1kx_fetch_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_espresso " "Found entity 1: mor1kx_fetch_espresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_espresso.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_prontoespresso " "Found entity 1: mor1kx_fetch_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_prontoespresso.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_tcm_prontoespresso " "Found entity 1: mor1kx_fetch_tcm_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle mor1kx_icache.v(58) " "Verilog HDL Declaration information at mor1kx_icache.v(58): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read mor1kx_icache.v(59) " "Verilog HDL Declaration information at mor1kx_icache.v(59): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REFILL refill mor1kx_icache.v(60) " "Verilog HDL Declaration information at mor1kx_icache.v(60): object \"REFILL\" differs only in case from object \"refill\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVALIDATE invalidate mor1kx_icache.v(61) " "Verilog HDL Declaration information at mor1kx_icache.v(61): object \"INVALIDATE\" differs only in case from object \"invalidate\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_icache " "Found entity 1: mor1kx_icache" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_immu.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_immu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_immu " "Found entity 1: mor1kx_immu" {  } { { "../../rtl/mor1kx/mor1kx_immu.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_immu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dc_refill DC_REFILL mor1kx_lsu_cappuccino.v(156) " "Verilog HDL Declaration information at mor1kx_lsu_cappuccino.v(156): object \"dc_refill\" differs only in case from object \"DC_REFILL\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576146803489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_lsu_cappuccino " "Found entity 1: mor1kx_lsu_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_lsu_espresso " "Found entity 1: mor1kx_lsu_espresso" {  } { { "../../rtl/mor1kx/mor1kx_lsu_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_espresso.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_pic " "Found entity 1: mor1kx_pic" {  } { { "../../rtl/mor1kx/mor1kx_pic.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_pic.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_rf_cappuccino " "Found entity 1: mor1kx_rf_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_rf_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_cappuccino.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_rf_espresso " "Found entity 1: mor1kx_rf_espresso" {  } { { "../../rtl/mor1kx/mor1kx_rf_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_espresso.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_simple_dpram_sclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_simple_dpram_sclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_simple_dpram_sclk " "Found entity 1: mor1kx_simple_dpram_sclk" {  } { { "../../rtl/mor1kx/mor1kx_simple_dpram_sclk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_simple_dpram_sclk.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_store_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_store_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_store_buffer " "Found entity 1: mor1kx_store_buffer" {  } { { "../../rtl/mor1kx/mor1kx_store_buffer.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_store_buffer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ticktimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ticktimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ticktimer " "Found entity 1: mor1kx_ticktimer" {  } { { "../../rtl/mor1kx/mor1kx_ticktimer.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ticktimer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_true_dpram_sclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_true_dpram_sclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_true_dpram_sclk " "Found entity 1: mor1kx_true_dpram_sclk" {  } { { "../../rtl/mor1kx/mor1kx_true_dpram_sclk.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_true_dpram_sclk.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx " "Found entity 1: mor1kx" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wb_mux_cappuccino " "Found entity 1: mor1kx_wb_mux_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wb_mux_espresso " "Found entity 1: mor1kx_wb_mux_espresso" {  } { { "../../rtl/mor1kx/mor1kx_wb_mux_espresso.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_espresso.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wrapper " "Found entity 1: mor1kx_wrapper" {  } { { "../../rtl/mor1kx/mor1kx_wrapper.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146803708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146803708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68kdotc_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68kdotc_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68KdotC_Kernel-logic " "Found design unit 1: TG68KdotC_Kernel-logic" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146804755 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68KdotC_Kernel " "Found entity 1: TG68KdotC_Kernel" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146804755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146804755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68k_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68k_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_Pack " "Found design unit 1: TG68K_Pack" {  } { { "../../rtl/tg68k/TG68K_Pack.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K_Pack.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146804755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146804755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68k_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68k_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_ALU-logic " "Found design unit 1: TG68K_ALU-logic" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K_ALU.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146804771 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K_ALU " "Found entity 1: TG68K_ALU" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K_ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146804771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146804771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K-logic " "Found design unit 1: TG68K-logic" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146804771 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K " "Found entity 1: TG68K" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576146804771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146804771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cyclone5_MIST_AGA_top " "Elaborating entity \"Cyclone5_MIST_AGA_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576146805755 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram_status Cyclone5_MIST_AGA_top.v(112) " "Verilog HDL warning at Cyclone5_MIST_AGA_top.v(112): object ram_status used but never assigned" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 112 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1576146805771 "|Cyclone5_MIST_AGA_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_status 0 Cyclone5_MIST_AGA_top.v(112) " "Net \"ram_status\" at Cyclone5_MIST_AGA_top.v(112) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 112 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576146805771 "|Cyclone5_MIST_AGA_top"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy1\[6\] JOYA\[6\] Cyclone5_MIST_AGA_top.v(323) " "Net \"joy1\[6\]\" at Cyclone5_MIST_AGA_top.v(323) is already driven by input port \"JOYA\[6\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 323 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "JOYA\[6\] Cyclone5_MIST_AGA_top.v(63) " "\"JOYA\[6\]\" was declared at Cyclone5_MIST_AGA_top.v(63)" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 63 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy1\[5\] JOYA\[5\] Cyclone5_MIST_AGA_top.v(323) " "Net \"joy1\[5\]\" at Cyclone5_MIST_AGA_top.v(323) is already driven by input port \"JOYA\[5\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 323 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "JOYA\[5\] Cyclone5_MIST_AGA_top.v(63) " "\"JOYA\[5\]\" was declared at Cyclone5_MIST_AGA_top.v(63)" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 63 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy1\[4\] JOYA\[4\] Cyclone5_MIST_AGA_top.v(323) " "Net \"joy1\[4\]\" at Cyclone5_MIST_AGA_top.v(323) is already driven by input port \"JOYA\[4\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 323 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "JOYA\[4\] Cyclone5_MIST_AGA_top.v(63) " "\"JOYA\[4\]\" was declared at Cyclone5_MIST_AGA_top.v(63)" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 63 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy1\[3\] JOYA\[3\] Cyclone5_MIST_AGA_top.v(323) " "Net \"joy1\[3\]\" at Cyclone5_MIST_AGA_top.v(323) is already driven by input port \"JOYA\[3\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 323 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "JOYA\[3\] Cyclone5_MIST_AGA_top.v(63) " "\"JOYA\[3\]\" was declared at Cyclone5_MIST_AGA_top.v(63)" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 63 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy1\[2\] JOYA\[2\] Cyclone5_MIST_AGA_top.v(323) " "Net \"joy1\[2\]\" at Cyclone5_MIST_AGA_top.v(323) is already driven by input port \"JOYA\[2\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 323 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "JOYA\[2\] Cyclone5_MIST_AGA_top.v(63) " "\"JOYA\[2\]\" was declared at Cyclone5_MIST_AGA_top.v(63)" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 63 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy1\[1\] JOYA\[1\] Cyclone5_MIST_AGA_top.v(323) " "Net \"joy1\[1\]\" at Cyclone5_MIST_AGA_top.v(323) is already driven by input port \"JOYA\[1\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 323 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "JOYA\[1\] Cyclone5_MIST_AGA_top.v(63) " "\"JOYA\[1\]\" was declared at Cyclone5_MIST_AGA_top.v(63)" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 63 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy1\[0\] JOYA\[0\] Cyclone5_MIST_AGA_top.v(323) " "Net \"joy1\[0\]\" at Cyclone5_MIST_AGA_top.v(323) is already driven by input port \"JOYA\[0\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 323 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "JOYA\[0\] Cyclone5_MIST_AGA_top.v(63) " "\"JOYA\[0\]\" was declared at Cyclone5_MIST_AGA_top.v(63)" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 63 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy2\[6\] JOYA\[6\] Cyclone5_MIST_AGA_top.v(324) " "Net \"joy2\[6\]\" at Cyclone5_MIST_AGA_top.v(324) is already driven by input port \"JOYA\[6\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 324 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy2\[5\] JOYA\[5\] Cyclone5_MIST_AGA_top.v(324) " "Net \"joy2\[5\]\" at Cyclone5_MIST_AGA_top.v(324) is already driven by input port \"JOYA\[5\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 324 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy2\[4\] JOYA\[4\] Cyclone5_MIST_AGA_top.v(324) " "Net \"joy2\[4\]\" at Cyclone5_MIST_AGA_top.v(324) is already driven by input port \"JOYA\[4\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 324 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy2\[3\] JOYA\[3\] Cyclone5_MIST_AGA_top.v(324) " "Net \"joy2\[3\]\" at Cyclone5_MIST_AGA_top.v(324) is already driven by input port \"JOYA\[3\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 324 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "joy2\[2\] JOYA\[2\] Cyclone5_MIST_AGA_top.v(324) " "Net \"joy2\[2\]\" at Cyclone5_MIST_AGA_top.v(324) is already driven by input port \"JOYA\[2\]\", and cannot be driven by another signal" {  } { { "../../rtl/soc/Cyclone5_MIST_AGA_top.v" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v" 324 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576146805802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/out/Cyclone5_ARANANET_MIST_AGA.map.smsg " "Generated suppressed messages file F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/out/Cyclone5_ARANANET_MIST_AGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146806114 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576146806364 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 12 11:33:26 2019 " "Processing ended: Thu Dec 12 11:33:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576146806364 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576146806364 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576146806364 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146806364 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576146807099 ""}
