Loading plugins phase: Elapsed time ==> 0s.562ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\ReactionGame_with erika.cyprj -d CY8C5888LTI-LP097 -s D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.494ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ReactionGame_with erika.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\ReactionGame_with erika.cyprj -dcpsoc3 ReactionGame_with erika.v -verilog
======================================================================

======================================================================
Compiling:  ReactionGame_with erika.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\ReactionGame_with erika.cyprj -dcpsoc3 ReactionGame_with erika.v -verilog
======================================================================

======================================================================
Compiling:  ReactionGame_with erika.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\ReactionGame_with erika.cyprj -dcpsoc3 -verilog ReactionGame_with erika.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Nov 07 22:24:25 2022


======================================================================
Compiling:  ReactionGame_with erika.v
Program  :   vpp
Options  :    -yv2 -q10 ReactionGame_with erika.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Nov 07 22:24:25 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ReactionGame_with erika.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ReactionGame_with erika.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\ReactionGame_with erika.cyprj -dcpsoc3 -verilog ReactionGame_with erika.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Nov 07 22:24:26 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\codegentemp\ReactionGame_with erika.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\codegentemp\ReactionGame_with erika.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ReactionGame_with erika.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\ReactionGame_with erika.cyprj -dcpsoc3 -verilog ReactionGame_with erika.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Nov 07 22:24:28 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\codegentemp\ReactionGame_with erika.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\codegentemp\ReactionGame_with erika.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	Net_177
	Net_178
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_172
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	\RGB_PWM_red:PWMUDB:km_run\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_red:PWMUDB:capt_rising\
	\RGB_PWM_red:PWMUDB:capt_falling\
	\RGB_PWM_red:PWMUDB:trig_rise\
	\RGB_PWM_red:PWMUDB:trig_fall\
	\RGB_PWM_red:PWMUDB:sc_kill\
	\RGB_PWM_red:PWMUDB:min_kill\
	\RGB_PWM_red:PWMUDB:km_tc\
	\RGB_PWM_red:PWMUDB:db_tc\
	\RGB_PWM_red:PWMUDB:dith_sel\
	\RGB_PWM_red:PWMUDB:compare2\
	\RGB_PWM_red:Net_101\
	Net_185
	Net_186
	\RGB_PWM_red:PWMUDB:cmp2\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_23\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_22\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_21\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_20\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_19\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_18\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_17\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_16\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_15\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_14\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_13\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_12\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_11\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_10\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_9\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_8\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_7\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_6\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_5\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_4\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_3\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_2\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_187
	Net_184
	\RGB_PWM_red:Net_113\
	\RGB_PWM_red:Net_107\
	\RGB_PWM_red:Net_114\
	\RGB_PWM_green:PWMUDB:km_run\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_green:PWMUDB:capt_rising\
	\RGB_PWM_green:PWMUDB:capt_falling\
	\RGB_PWM_green:PWMUDB:trig_rise\
	\RGB_PWM_green:PWMUDB:trig_fall\
	\RGB_PWM_green:PWMUDB:sc_kill\
	\RGB_PWM_green:PWMUDB:min_kill\
	\RGB_PWM_green:PWMUDB:km_tc\
	\RGB_PWM_green:PWMUDB:db_tc\
	\RGB_PWM_green:PWMUDB:dith_sel\
	\RGB_PWM_green:PWMUDB:compare2\
	\RGB_PWM_green:Net_101\
	Net_198
	Net_199
	\RGB_PWM_green:PWMUDB:cmp2\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_23\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_22\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_21\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_20\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_19\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_18\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_17\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_16\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_15\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_14\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_13\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_12\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_11\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_10\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_9\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_8\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_7\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_6\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_5\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_4\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_3\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_2\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_200
	Net_197
	\RGB_PWM_green:Net_113\
	\RGB_PWM_green:Net_107\
	\RGB_PWM_green:Net_114\
	\RGB_PWM_blue:PWMUDB:km_run\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_blue:PWMUDB:capt_rising\
	\RGB_PWM_blue:PWMUDB:capt_falling\
	\RGB_PWM_blue:PWMUDB:trig_rise\
	\RGB_PWM_blue:PWMUDB:trig_fall\
	\RGB_PWM_blue:PWMUDB:sc_kill\
	\RGB_PWM_blue:PWMUDB:min_kill\
	\RGB_PWM_blue:PWMUDB:km_tc\
	\RGB_PWM_blue:PWMUDB:db_tc\
	\RGB_PWM_blue:PWMUDB:dith_sel\
	\RGB_PWM_blue:PWMUDB:compare2\
	\RGB_PWM_blue:Net_101\
	Net_210
	Net_211
	\RGB_PWM_blue:PWMUDB:cmp2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_23\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_22\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_21\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_20\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_19\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_18\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_17\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_16\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_15\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_14\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_13\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_12\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_11\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_10\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_9\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_8\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_7\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_6\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_5\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_4\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_3\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_212
	Net_209
	\RGB_PWM_blue:Net_113\
	\RGB_PWM_blue:Net_107\
	\RGB_PWM_blue:Net_114\
	\PWM_red:PWMUDB:km_run\
	\PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\PWM_red:PWMUDB:capt_rising\
	\PWM_red:PWMUDB:capt_falling\
	\PWM_red:PWMUDB:trig_rise\
	\PWM_red:PWMUDB:trig_fall\
	\PWM_red:PWMUDB:sc_kill\
	\PWM_red:PWMUDB:min_kill\
	\PWM_red:PWMUDB:km_tc\
	\PWM_red:PWMUDB:db_tc\
	\PWM_red:PWMUDB:dith_sel\
	\PWM_red:PWMUDB:compare2\
	\PWM_red:Net_101\
	Net_1386
	Net_1387
	\PWM_red:PWMUDB:cmp2\
	\PWM_red:PWMUDB:MODULE_9:b_31\
	\PWM_red:PWMUDB:MODULE_9:b_30\
	\PWM_red:PWMUDB:MODULE_9:b_29\
	\PWM_red:PWMUDB:MODULE_9:b_28\
	\PWM_red:PWMUDB:MODULE_9:b_27\
	\PWM_red:PWMUDB:MODULE_9:b_26\
	\PWM_red:PWMUDB:MODULE_9:b_25\
	\PWM_red:PWMUDB:MODULE_9:b_24\
	\PWM_red:PWMUDB:MODULE_9:b_23\
	\PWM_red:PWMUDB:MODULE_9:b_22\
	\PWM_red:PWMUDB:MODULE_9:b_21\
	\PWM_red:PWMUDB:MODULE_9:b_20\
	\PWM_red:PWMUDB:MODULE_9:b_19\
	\PWM_red:PWMUDB:MODULE_9:b_18\
	\PWM_red:PWMUDB:MODULE_9:b_17\
	\PWM_red:PWMUDB:MODULE_9:b_16\
	\PWM_red:PWMUDB:MODULE_9:b_15\
	\PWM_red:PWMUDB:MODULE_9:b_14\
	\PWM_red:PWMUDB:MODULE_9:b_13\
	\PWM_red:PWMUDB:MODULE_9:b_12\
	\PWM_red:PWMUDB:MODULE_9:b_11\
	\PWM_red:PWMUDB:MODULE_9:b_10\
	\PWM_red:PWMUDB:MODULE_9:b_9\
	\PWM_red:PWMUDB:MODULE_9:b_8\
	\PWM_red:PWMUDB:MODULE_9:b_7\
	\PWM_red:PWMUDB:MODULE_9:b_6\
	\PWM_red:PWMUDB:MODULE_9:b_5\
	\PWM_red:PWMUDB:MODULE_9:b_4\
	\PWM_red:PWMUDB:MODULE_9:b_3\
	\PWM_red:PWMUDB:MODULE_9:b_2\
	\PWM_red:PWMUDB:MODULE_9:b_1\
	\PWM_red:PWMUDB:MODULE_9:b_0\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1388
	Net_1385
	\PWM_red:Net_113\
	\PWM_red:Net_107\
	\PWM_red:Net_114\
	\PWM_yellow:PWMUDB:km_run\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_2\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_1\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_0\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_2\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_1\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_0\
	\PWM_yellow:PWMUDB:capt_rising\
	\PWM_yellow:PWMUDB:capt_falling\
	\PWM_yellow:PWMUDB:trig_rise\
	\PWM_yellow:PWMUDB:trig_fall\
	\PWM_yellow:PWMUDB:sc_kill\
	\PWM_yellow:PWMUDB:min_kill\
	\PWM_yellow:PWMUDB:km_tc\
	\PWM_yellow:PWMUDB:db_tc\
	\PWM_yellow:PWMUDB:dith_sel\
	\PWM_yellow:PWMUDB:compare2\
	\PWM_yellow:Net_101\
	Net_1329
	Net_1330
	\PWM_yellow:PWMUDB:cmp2\
	\PWM_yellow:PWMUDB:MODULE_10:b_31\
	\PWM_yellow:PWMUDB:MODULE_10:b_30\
	\PWM_yellow:PWMUDB:MODULE_10:b_29\
	\PWM_yellow:PWMUDB:MODULE_10:b_28\
	\PWM_yellow:PWMUDB:MODULE_10:b_27\
	\PWM_yellow:PWMUDB:MODULE_10:b_26\
	\PWM_yellow:PWMUDB:MODULE_10:b_25\
	\PWM_yellow:PWMUDB:MODULE_10:b_24\
	\PWM_yellow:PWMUDB:MODULE_10:b_23\
	\PWM_yellow:PWMUDB:MODULE_10:b_22\
	\PWM_yellow:PWMUDB:MODULE_10:b_21\
	\PWM_yellow:PWMUDB:MODULE_10:b_20\
	\PWM_yellow:PWMUDB:MODULE_10:b_19\
	\PWM_yellow:PWMUDB:MODULE_10:b_18\
	\PWM_yellow:PWMUDB:MODULE_10:b_17\
	\PWM_yellow:PWMUDB:MODULE_10:b_16\
	\PWM_yellow:PWMUDB:MODULE_10:b_15\
	\PWM_yellow:PWMUDB:MODULE_10:b_14\
	\PWM_yellow:PWMUDB:MODULE_10:b_13\
	\PWM_yellow:PWMUDB:MODULE_10:b_12\
	\PWM_yellow:PWMUDB:MODULE_10:b_11\
	\PWM_yellow:PWMUDB:MODULE_10:b_10\
	\PWM_yellow:PWMUDB:MODULE_10:b_9\
	\PWM_yellow:PWMUDB:MODULE_10:b_8\
	\PWM_yellow:PWMUDB:MODULE_10:b_7\
	\PWM_yellow:PWMUDB:MODULE_10:b_6\
	\PWM_yellow:PWMUDB:MODULE_10:b_5\
	\PWM_yellow:PWMUDB:MODULE_10:b_4\
	\PWM_yellow:PWMUDB:MODULE_10:b_3\
	\PWM_yellow:PWMUDB:MODULE_10:b_2\
	\PWM_yellow:PWMUDB:MODULE_10:b_1\
	\PWM_yellow:PWMUDB:MODULE_10:b_0\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1331
	Net_1328
	\PWM_yellow:Net_113\
	\PWM_yellow:Net_107\
	\PWM_yellow:Net_114\
	\PWM_green:PWMUDB:km_run\
	\PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\PWM_green:PWMUDB:capt_rising\
	\PWM_green:PWMUDB:capt_falling\
	\PWM_green:PWMUDB:trig_rise\
	\PWM_green:PWMUDB:trig_fall\
	\PWM_green:PWMUDB:sc_kill\
	\PWM_green:PWMUDB:min_kill\
	\PWM_green:PWMUDB:km_tc\
	\PWM_green:PWMUDB:db_tc\
	\PWM_green:PWMUDB:dith_sel\
	\PWM_green:PWMUDB:compare2\
	\PWM_green:Net_101\
	Net_1353
	Net_1354
	\PWM_green:PWMUDB:cmp2\
	\PWM_green:PWMUDB:MODULE_11:b_31\
	\PWM_green:PWMUDB:MODULE_11:b_30\
	\PWM_green:PWMUDB:MODULE_11:b_29\
	\PWM_green:PWMUDB:MODULE_11:b_28\
	\PWM_green:PWMUDB:MODULE_11:b_27\
	\PWM_green:PWMUDB:MODULE_11:b_26\
	\PWM_green:PWMUDB:MODULE_11:b_25\
	\PWM_green:PWMUDB:MODULE_11:b_24\
	\PWM_green:PWMUDB:MODULE_11:b_23\
	\PWM_green:PWMUDB:MODULE_11:b_22\
	\PWM_green:PWMUDB:MODULE_11:b_21\
	\PWM_green:PWMUDB:MODULE_11:b_20\
	\PWM_green:PWMUDB:MODULE_11:b_19\
	\PWM_green:PWMUDB:MODULE_11:b_18\
	\PWM_green:PWMUDB:MODULE_11:b_17\
	\PWM_green:PWMUDB:MODULE_11:b_16\
	\PWM_green:PWMUDB:MODULE_11:b_15\
	\PWM_green:PWMUDB:MODULE_11:b_14\
	\PWM_green:PWMUDB:MODULE_11:b_13\
	\PWM_green:PWMUDB:MODULE_11:b_12\
	\PWM_green:PWMUDB:MODULE_11:b_11\
	\PWM_green:PWMUDB:MODULE_11:b_10\
	\PWM_green:PWMUDB:MODULE_11:b_9\
	\PWM_green:PWMUDB:MODULE_11:b_8\
	\PWM_green:PWMUDB:MODULE_11:b_7\
	\PWM_green:PWMUDB:MODULE_11:b_6\
	\PWM_green:PWMUDB:MODULE_11:b_5\
	\PWM_green:PWMUDB:MODULE_11:b_4\
	\PWM_green:PWMUDB:MODULE_11:b_3\
	\PWM_green:PWMUDB:MODULE_11:b_2\
	\PWM_green:PWMUDB:MODULE_11:b_1\
	\PWM_green:PWMUDB:MODULE_11:b_0\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1355
	Net_1352
	\PWM_green:Net_113\
	\PWM_green:Net_107\
	\PWM_green:Net_114\

    Synthesized names
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_31\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_30\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_29\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_28\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_27\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_26\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_25\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_24\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_23\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_22\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_21\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_20\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_19\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_18\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_17\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_16\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_15\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_14\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_13\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_12\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_11\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_10\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_9\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_8\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_7\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_6\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_5\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_4\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_3\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_2\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_31\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_30\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_29\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_28\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_27\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_26\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_25\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_24\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_23\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_22\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_21\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_20\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_19\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_18\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_17\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_16\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_15\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_14\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_13\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_12\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_11\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_10\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_9\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_8\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_7\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_6\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_5\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_4\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_3\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_2\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_31\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_30\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_29\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_28\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_27\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_26\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_25\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_24\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_23\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_22\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_21\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_20\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_19\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_18\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_17\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_16\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_15\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_14\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_13\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_12\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_11\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_10\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_9\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_8\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_7\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_6\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_5\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_4\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_3\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_2\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 837 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_B_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_C_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_D_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_E_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_F_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_G_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_DP_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_SELECT_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \SEVEN_reg:clk\ to zero
Aliasing \SEVEN_reg:rst\ to zero
Aliasing tmpOE__BUTTON_1_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__BUTTON_2_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__BUTTON_3_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__BUTTON_4_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__LED_green_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__LED_yellow_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__LED_red_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_1\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_0\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_LOG:BUART:tx_status_6\ to zero
Aliasing \UART_LOG:BUART:tx_status_5\ to zero
Aliasing \UART_LOG:BUART:tx_status_4\ to zero
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_1\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__DEBUG_RX_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__DEBUG_TX_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RGB_R_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RGB_G_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RGB_B_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \Buttons_Status:status_2\ to zero
Aliasing \Buttons_Status:status_3\ to zero
Aliasing \Buttons_Status:status_4\ to zero
Aliasing \Buttons_Status:status_5\ to zero
Aliasing \Buttons_Status:status_6\ to zero
Aliasing \Buttons_Status:status_7\ to zero
Aliasing \PWM_red:PWMUDB:hwCapture\ to zero
Aliasing \PWM_red:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_red:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_red:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_red:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_yellow:PWMUDB:hwCapture\ to zero
Aliasing \PWM_yellow:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_yellow:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_yellow:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_yellow:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_yellow:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_green:PWMUDB:hwCapture\ to zero
Aliasing \PWM_green:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_green:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_green:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_green:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:reset_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_red:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_yellow:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_yellow:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \PWM_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_green:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Removing Rhs of wire Net_148[2] = \SEVEN_reg:control_out_7\[82]
Removing Rhs of wire Net_148[2] = \SEVEN_reg:control_7\[84]
Removing Lhs of wire one[8] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_B_net_0[11] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_150[12] = \SEVEN_reg:control_out_6\[81]
Removing Rhs of wire Net_150[12] = \SEVEN_reg:control_6\[85]
Removing Lhs of wire tmpOE__SEVEN_C_net_0[19] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_152[20] = \SEVEN_reg:control_out_5\[80]
Removing Rhs of wire Net_152[20] = \SEVEN_reg:control_5\[86]
Removing Lhs of wire tmpOE__SEVEN_D_net_0[27] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_154[28] = \SEVEN_reg:control_out_4\[79]
Removing Rhs of wire Net_154[28] = \SEVEN_reg:control_4\[87]
Removing Lhs of wire tmpOE__SEVEN_E_net_0[35] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_156[36] = \SEVEN_reg:control_out_3\[78]
Removing Rhs of wire Net_156[36] = \SEVEN_reg:control_3\[88]
Removing Lhs of wire tmpOE__SEVEN_F_net_0[43] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_158[44] = \SEVEN_reg:control_out_2\[77]
Removing Rhs of wire Net_158[44] = \SEVEN_reg:control_2\[89]
Removing Lhs of wire tmpOE__SEVEN_G_net_0[51] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_160[52] = \SEVEN_reg:control_out_1\[76]
Removing Rhs of wire Net_160[52] = \SEVEN_reg:control_1\[90]
Removing Lhs of wire tmpOE__SEVEN_DP_net_0[59] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_162[60] = \SEVEN_reg:control_out_0\[75]
Removing Rhs of wire Net_162[60] = \SEVEN_reg:control_0\[91]
Removing Lhs of wire tmpOE__SEVEN_SELECT_net_0[67] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \SEVEN_reg:clk\[73] = zero[7]
Removing Lhs of wire \SEVEN_reg:rst\[74] = zero[7]
Removing Lhs of wire tmpOE__BUTTON_1_net_0[93] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_2_net_0[102] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_3_net_0[109] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_4_net_0[116] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__LED_green_net_0[123] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_269[124] = \PWM_green:Net_96\[2178]
Removing Rhs of wire Net_269[124] = \PWM_green:PWMUDB:pwm_i_reg\[2170]
Removing Lhs of wire tmpOE__LED_yellow_net_0[130] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_256[131] = \PWM_yellow:Net_96\[1819]
Removing Rhs of wire Net_256[131] = \PWM_yellow:PWMUDB:pwm_i_reg\[1811]
Removing Lhs of wire tmpOE__LED_red_net_0[137] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_242[138] = \PWM_red:Net_96\[1507]
Removing Rhs of wire Net_242[138] = \PWM_red:PWMUDB:pwm_i_reg\[1499]
Removing Lhs of wire \UART_LOG:Net_61\[145] = \UART_LOG:Net_9\[144]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[149] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[150] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[151] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[152] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[153] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[154] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[155] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[156] = zero[7]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[168] = \UART_LOG:BUART:tx_bitclk_dp\[204]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[214] = \UART_LOG:BUART:tx_counter_dp\[205]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[215] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[216] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[217] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[219] = \UART_LOG:BUART:tx_fifo_empty\[182]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[221] = \UART_LOG:BUART:tx_fifo_notfull\[181]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[281] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[289] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[300]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[291] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[301]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[292] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[317]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[293] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[331]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[294] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[295]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[295] = \UART_LOG:BUART:pollcount_1\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[296] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[297]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[297] = \UART_LOG:BUART:pollcount_0\[290]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[303] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[304] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[305] = \UART_LOG:BUART:pollcount_1\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\[306] = \UART_LOG:BUART:pollcount_1\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[307] = \UART_LOG:BUART:pollcount_0\[290]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\[308] = \UART_LOG:BUART:pollcount_0\[290]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[309] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[310] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[311] = \UART_LOG:BUART:pollcount_1\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[312] = \UART_LOG:BUART:pollcount_0\[290]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[313] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[314] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[319] = \UART_LOG:BUART:pollcount_1\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[320] = \UART_LOG:BUART:pollcount_1\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[321] = \UART_LOG:BUART:pollcount_0\[290]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[322] = \UART_LOG:BUART:pollcount_0\[290]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[323] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[324] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[325] = \UART_LOG:BUART:pollcount_1\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[326] = \UART_LOG:BUART:pollcount_0\[290]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[327] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[328] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[335] = zero[7]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[336] = \UART_LOG:BUART:rx_parity_error_status\[337]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[338] = \UART_LOG:BUART:rx_stop_bit_error\[339]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\[349] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[398]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[353] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[420]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[354] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[355] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[356] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[357] = \UART_LOG:BUART:sRX:MODIN4_6\[358]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_6\[358] = \UART_LOG:BUART:rx_count_6\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[359] = \UART_LOG:BUART:sRX:MODIN4_5\[360]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_5\[360] = \UART_LOG:BUART:rx_count_5\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[361] = \UART_LOG:BUART:sRX:MODIN4_4\[362]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_4\[362] = \UART_LOG:BUART:rx_count_4\[278]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[363] = \UART_LOG:BUART:sRX:MODIN4_3\[364]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_3\[364] = \UART_LOG:BUART:rx_count_3\[279]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[365] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[366] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[367] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[368] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[369] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[370] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[371] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[372] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[373] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[374] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[375] = \UART_LOG:BUART:rx_count_6\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[376] = \UART_LOG:BUART:rx_count_5\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[377] = \UART_LOG:BUART:rx_count_4\[278]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[378] = \UART_LOG:BUART:rx_count_3\[279]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[379] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[380] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[381] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[382] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[383] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[384] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[385] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[400] = \UART_LOG:BUART:rx_postpoll\[235]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[401] = \UART_LOG:BUART:rx_parity_bit\[352]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[402] = \UART_LOG:BUART:rx_postpoll\[235]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[403] = \UART_LOG:BUART:rx_parity_bit\[352]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[404] = \UART_LOG:BUART:rx_postpoll\[235]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[405] = \UART_LOG:BUART:rx_parity_bit\[352]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[407] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[408] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[406]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[409] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[406]
Removing Lhs of wire tmpOE__DEBUG_RX_net_0[431] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__DEBUG_TX_net_0[436] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ctrl_enable\[455] = \RGB_PWM_red:PWMUDB:control_7\[447]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwCapture\[465] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwEnable\[466] = \RGB_PWM_red:PWMUDB:control_7\[447]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_out\[470] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\R\[472] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\S\[473] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_enable\[474] = \RGB_PWM_red:PWMUDB:runmode_enable\[471]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\[478] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\[479] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\R\[480] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\S\[481] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill\[484] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_1\[488] = \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\[706]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_0\[490] = \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\[707]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\R\[491] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\S\[492] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\R\[493] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\S\[494] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_2\[496] = \RGB_PWM_red:PWMUDB:tc_i\[476]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_1\[497] = \RGB_PWM_red:PWMUDB:runmode_enable\[471]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_0\[498] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:compare1\[532] = \RGB_PWM_red:PWMUDB:cmp1_less\[502]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i\[537] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i\[539] = zero[7]
Removing Rhs of wire \RGB_PWM_red:Net_96\[542] = \RGB_PWM_red:PWMUDB:pwm_i_reg\[534]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:pwm_temp\[545] = \RGB_PWM_red:PWMUDB:cmp1\[546]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_23\[588] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_22\[589] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_21\[590] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_20\[591] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_19\[592] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_18\[593] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_17\[594] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_16\[595] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_15\[596] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_14\[597] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_13\[598] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_12\[599] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_11\[600] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_10\[601] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_9\[602] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_8\[603] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_7\[604] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_6\[605] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_5\[606] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_4\[607] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_3\[608] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_2\[609] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_1\[610] = \RGB_PWM_red:PWMUDB:MODIN5_1\[611]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN5_1\[611] = \RGB_PWM_red:PWMUDB:dith_count_1\[487]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_0\[612] = \RGB_PWM_red:PWMUDB:MODIN5_0\[613]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN5_0\[613] = \RGB_PWM_red:PWMUDB:dith_count_0\[489]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[745] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[746] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_403[747] = \RGB_PWM_red:Net_96\[542]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ctrl_enable\[768] = \RGB_PWM_green:PWMUDB:control_7\[760]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwCapture\[778] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwEnable\[779] = \RGB_PWM_green:PWMUDB:control_7\[760]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_out\[783] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\R\[785] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\S\[786] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_enable\[787] = \RGB_PWM_green:PWMUDB:runmode_enable\[784]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\[791] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\[792] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\R\[793] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\S\[794] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill\[797] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_1\[801] = \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_1\[1019]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_0\[803] = \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_0\[1020]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\R\[804] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\S\[805] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\R\[806] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\S\[807] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_2\[809] = \RGB_PWM_green:PWMUDB:tc_i\[789]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_1\[810] = \RGB_PWM_green:PWMUDB:runmode_enable\[784]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_0\[811] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:compare1\[845] = \RGB_PWM_green:PWMUDB:cmp1_less\[815]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i\[850] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i\[852] = zero[7]
Removing Rhs of wire \RGB_PWM_green:Net_96\[855] = \RGB_PWM_green:PWMUDB:pwm_i_reg\[847]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:pwm_temp\[858] = \RGB_PWM_green:PWMUDB:cmp1\[859]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_23\[901] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_22\[902] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_21\[903] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_20\[904] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_19\[905] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_18\[906] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_17\[907] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_16\[908] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_15\[909] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_14\[910] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_13\[911] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_12\[912] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_11\[913] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_10\[914] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_9\[915] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_8\[916] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_7\[917] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_6\[918] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_5\[919] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_4\[920] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_3\[921] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_2\[922] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_1\[923] = \RGB_PWM_green:PWMUDB:MODIN6_1\[924]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN6_1\[924] = \RGB_PWM_green:PWMUDB:dith_count_1\[800]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_0\[925] = \RGB_PWM_green:PWMUDB:MODIN6_0\[926]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN6_0\[926] = \RGB_PWM_green:PWMUDB:dith_count_0\[802]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1058] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1059] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_481[1060] = \RGB_PWM_green:Net_96\[855]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ctrl_enable\[1080] = \RGB_PWM_blue:PWMUDB:control_7\[1072]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwCapture\[1090] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwEnable\[1091] = \RGB_PWM_blue:PWMUDB:control_7\[1072]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_out\[1095] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\R\[1097] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\S\[1098] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_enable\[1099] = \RGB_PWM_blue:PWMUDB:runmode_enable\[1096]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\[1103] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\[1104] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\[1105] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\[1106] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill\[1109] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_1\[1113] = \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_1\[1331]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_0\[1115] = \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_0\[1332]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\R\[1116] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\S\[1117] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\R\[1118] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\S\[1119] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_2\[1121] = \RGB_PWM_blue:PWMUDB:tc_i\[1101]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_1\[1122] = \RGB_PWM_blue:PWMUDB:runmode_enable\[1096]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_0\[1123] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:compare1\[1157] = \RGB_PWM_blue:PWMUDB:cmp1_less\[1127]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i\[1162] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i\[1164] = zero[7]
Removing Rhs of wire \RGB_PWM_blue:Net_96\[1167] = \RGB_PWM_blue:PWMUDB:pwm_i_reg\[1159]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:pwm_temp\[1170] = \RGB_PWM_blue:PWMUDB:cmp1\[1171]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_23\[1213] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_22\[1214] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_21\[1215] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_20\[1216] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_19\[1217] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_18\[1218] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_17\[1219] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_16\[1220] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_15\[1221] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_14\[1222] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_13\[1223] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_12\[1224] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_11\[1225] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_10\[1226] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_9\[1227] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_8\[1228] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_7\[1229] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_6\[1230] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_5\[1231] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_4\[1232] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_3\[1233] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_2\[1234] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_1\[1235] = \RGB_PWM_blue:PWMUDB:MODIN7_1\[1236]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN7_1\[1236] = \RGB_PWM_blue:PWMUDB:dith_count_1\[1112]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_0\[1237] = \RGB_PWM_blue:PWMUDB:MODIN7_0\[1238]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN7_0\[1238] = \RGB_PWM_blue:PWMUDB:dith_count_0\[1114]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1370] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1371] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_429[1372] = \RGB_PWM_blue:Net_96\[1167]
Removing Lhs of wire tmpOE__RGB_R_net_0[1380] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__RGB_G_net_0[1386] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__RGB_B_net_0[1392] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \Buttons_Status:status_0\[1397] = Net_664[94]
Removing Lhs of wire \Buttons_Status:status_1\[1398] = Net_665[103]
Removing Lhs of wire \Buttons_Status:status_2\[1399] = zero[7]
Removing Lhs of wire \Buttons_Status:status_3\[1400] = zero[7]
Removing Lhs of wire \Buttons_Status:status_4\[1401] = zero[7]
Removing Lhs of wire \Buttons_Status:status_5\[1402] = zero[7]
Removing Lhs of wire \Buttons_Status:status_6\[1403] = zero[7]
Removing Lhs of wire \Buttons_Status:status_7\[1404] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:ctrl_enable\[1420] = \PWM_red:PWMUDB:control_7\[1412]
Removing Lhs of wire \PWM_red:PWMUDB:hwCapture\[1430] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:hwEnable\[1431] = \PWM_red:PWMUDB:control_7\[1412]
Removing Lhs of wire \PWM_red:PWMUDB:trig_out\[1435] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\R\[1437] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\S\[1438] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:final_enable\[1439] = \PWM_red:PWMUDB:runmode_enable\[1436]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\R\[1443] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\S\[1444] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\R\[1445] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\S\[1446] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill\[1449] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:add_vi_vv_MODGEN_9_1\[1453] = \PWM_red:PWMUDB:MODULE_9:g2:a0:s_1\[1671]
Removing Lhs of wire \PWM_red:PWMUDB:add_vi_vv_MODGEN_9_0\[1455] = \PWM_red:PWMUDB:MODULE_9:g2:a0:s_0\[1672]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_1\\R\[1456] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_1\\S\[1457] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_0\\R\[1458] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_0\\S\[1459] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_2\[1461] = \PWM_red:PWMUDB:tc_i\[1441]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_1\[1462] = \PWM_red:PWMUDB:runmode_enable\[1436]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_0\[1463] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:compare1\[1497] = \PWM_red:PWMUDB:cmp1_less\[1467]
Removing Lhs of wire \PWM_red:PWMUDB:pwm1_i\[1502] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:pwm2_i\[1504] = zero[7]
Removing Rhs of wire \PWM_red:PWMUDB:pwm_temp\[1510] = \PWM_red:PWMUDB:cmp1\[1511]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_23\[1553] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_22\[1554] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_21\[1555] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_20\[1556] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_19\[1557] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_18\[1558] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_17\[1559] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_16\[1560] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_15\[1561] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_14\[1562] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_13\[1563] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_12\[1564] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_11\[1565] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_10\[1566] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_9\[1567] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_8\[1568] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_7\[1569] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_6\[1570] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_5\[1571] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_4\[1572] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_3\[1573] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_2\[1574] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_1\[1575] = \PWM_red:PWMUDB:MODIN8_1\[1576]
Removing Lhs of wire \PWM_red:PWMUDB:MODIN8_1\[1576] = \PWM_red:PWMUDB:dith_count_1\[1452]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:a_0\[1577] = \PWM_red:PWMUDB:MODIN8_0\[1578]
Removing Lhs of wire \PWM_red:PWMUDB:MODIN8_0\[1578] = \PWM_red:PWMUDB:dith_count_0\[1454]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1710] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1711] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:ctrl_enable\[1732] = \PWM_yellow:PWMUDB:control_7\[1724]
Removing Lhs of wire \PWM_yellow:PWMUDB:hwCapture\[1742] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:hwEnable\[1743] = \PWM_yellow:PWMUDB:control_7\[1724]
Removing Lhs of wire \PWM_yellow:PWMUDB:trig_out\[1747] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\R\[1749] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\S\[1750] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_enable\[1751] = \PWM_yellow:PWMUDB:runmode_enable\[1748]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\R\[1755] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\S\[1756] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\R\[1757] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\S\[1758] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill\[1761] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_1\[1765] = \PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_1\[1983]
Removing Lhs of wire \PWM_yellow:PWMUDB:add_vi_vv_MODGEN_10_0\[1767] = \PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_0\[1984]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_1\\R\[1768] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_1\\S\[1769] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_0\\R\[1770] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_0\\S\[1771] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_2\[1773] = \PWM_yellow:PWMUDB:tc_i\[1753]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_1\[1774] = \PWM_yellow:PWMUDB:runmode_enable\[1748]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_0\[1775] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:compare1\[1809] = \PWM_yellow:PWMUDB:cmp1_less\[1779]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm1_i\[1814] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm2_i\[1816] = zero[7]
Removing Rhs of wire \PWM_yellow:PWMUDB:pwm_temp\[1822] = \PWM_yellow:PWMUDB:cmp1\[1823]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_23\[1865] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_22\[1866] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_21\[1867] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_20\[1868] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_19\[1869] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_18\[1870] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_17\[1871] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_16\[1872] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_15\[1873] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_14\[1874] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_13\[1875] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_12\[1876] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_11\[1877] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_10\[1878] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_9\[1879] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_8\[1880] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_7\[1881] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_6\[1882] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_5\[1883] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_4\[1884] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_3\[1885] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_2\[1886] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_1\[1887] = \PWM_yellow:PWMUDB:MODIN9_1\[1888]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODIN9_1\[1888] = \PWM_yellow:PWMUDB:dith_count_1\[1764]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:a_0\[1889] = \PWM_yellow:PWMUDB:MODIN9_0\[1890]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODIN9_0\[1890] = \PWM_yellow:PWMUDB:dith_count_0\[1766]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2022] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2023] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:ctrl_enable\[2043] = \PWM_green:PWMUDB:control_7\[2035]
Removing Lhs of wire \PWM_green:PWMUDB:hwCapture\[2053] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:hwEnable\[2054] = \PWM_green:PWMUDB:control_7\[2035]
Removing Lhs of wire \PWM_green:PWMUDB:trig_out\[2058] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\R\[2060] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\S\[2061] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:final_enable\[2062] = \PWM_green:PWMUDB:runmode_enable\[2059]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\R\[2066] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\S\[2067] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\R\[2068] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\S\[2069] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill\[2072] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:add_vi_vv_MODGEN_11_1\[2076] = \PWM_green:PWMUDB:MODULE_11:g2:a0:s_1\[2342]
Removing Lhs of wire \PWM_green:PWMUDB:add_vi_vv_MODGEN_11_0\[2078] = \PWM_green:PWMUDB:MODULE_11:g2:a0:s_0\[2343]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_1\\R\[2079] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_1\\S\[2080] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_0\\R\[2081] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_0\\S\[2082] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_2\[2084] = \PWM_green:PWMUDB:tc_i\[2064]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_1\[2085] = \PWM_green:PWMUDB:runmode_enable\[2059]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_0\[2086] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:compare1\[2168] = \PWM_green:PWMUDB:cmp1_less\[2138]
Removing Lhs of wire \PWM_green:PWMUDB:pwm1_i\[2173] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:pwm2_i\[2175] = zero[7]
Removing Rhs of wire \PWM_green:PWMUDB:pwm_temp\[2181] = \PWM_green:PWMUDB:cmp1\[2182]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_23\[2224] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_22\[2225] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_21\[2226] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_20\[2227] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_19\[2228] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_18\[2229] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_17\[2230] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_16\[2231] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_15\[2232] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_14\[2233] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_13\[2234] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_12\[2235] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_11\[2236] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_10\[2237] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_9\[2238] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_8\[2239] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_7\[2240] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_6\[2241] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_5\[2242] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_4\[2243] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_3\[2244] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_2\[2245] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_1\[2246] = \PWM_green:PWMUDB:MODIN10_1\[2247]
Removing Lhs of wire \PWM_green:PWMUDB:MODIN10_1\[2247] = \PWM_green:PWMUDB:dith_count_1\[2075]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:a_0\[2248] = \PWM_green:PWMUDB:MODIN10_0\[2249]
Removing Lhs of wire \PWM_green:PWMUDB:MODIN10_0\[2249] = \PWM_green:PWMUDB:dith_count_0\[2077]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2381] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2382] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2389] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2404] = \UART_LOG:BUART:rx_bitclk_pre\[270]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2413] = \UART_LOG:BUART:rx_parity_error_pre\[347]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2414] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\D\[2418] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCapture\\D\[2419] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_last\\D\[2420] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\[2423] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\[2426] = \RGB_PWM_red:PWMUDB:pwm_i\[535]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\[2427] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\[2428] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\D\[2430] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCapture\\D\[2431] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_last\\D\[2432] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\[2435] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\[2438] = \RGB_PWM_green:PWMUDB:pwm_i\[848]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\[2439] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\[2440] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\[2442] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCapture\\D\[2443] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_last\\D\[2444] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\[2447] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\[2450] = \RGB_PWM_blue:PWMUDB:pwm_i\[1160]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\[2451] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\[2452] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\D\[2454] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:prevCapture\\D\[2455] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:trig_last\\D\[2456] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\D\[2459] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:pwm_i_reg\\D\[2462] = \PWM_red:PWMUDB:pwm_i\[1500]
Removing Lhs of wire \PWM_red:PWMUDB:pwm1_i_reg\\D\[2463] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:pwm2_i_reg\\D\[2464] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\D\[2466] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:prevCapture\\D\[2467] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:trig_last\\D\[2468] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\D\[2471] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm_i_reg\\D\[2474] = \PWM_yellow:PWMUDB:pwm_i\[1812]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm1_i_reg\\D\[2475] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm2_i_reg\\D\[2476] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\D\[2478] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:prevCapture\\D\[2479] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:trig_last\\D\[2480] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\D\[2483] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:pwm_i_reg\\D\[2486] = \PWM_green:PWMUDB:pwm_i\[2171]
Removing Lhs of wire \PWM_green:PWMUDB:pwm1_i_reg\\D\[2487] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:pwm2_i_reg\\D\[2488] = zero[7]

------------------------------------------------------
Aliased 0 equations, 516 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SEVEN_A_net_0' (cost = 0):
tmpOE__SEVEN_A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:pwm_temp\' (cost = 0):
\RGB_PWM_red:PWMUDB:pwm_temp\ <= (\RGB_PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:pwm_temp\' (cost = 0):
\RGB_PWM_green:PWMUDB:pwm_temp\ <= (\RGB_PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:pwm_temp\' (cost = 0):
\RGB_PWM_blue:PWMUDB:pwm_temp\ <= (\RGB_PWM_blue:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:pwm_temp\' (cost = 0):
\PWM_red:PWMUDB:pwm_temp\ <= (\PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_red:PWMUDB:dith_count_1\ and \PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:pwm_temp\' (cost = 0):
\PWM_yellow:PWMUDB:pwm_temp\ <= (\PWM_yellow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_yellow:PWMUDB:dith_count_1\ and \PWM_yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:pwm_temp\' (cost = 0):
\PWM_green:PWMUDB:pwm_temp\ <= (\PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_green:PWMUDB:dith_count_1\ and \PWM_green:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_red:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_red:PWMUDB:dith_count_0\ and \PWM_red:PWMUDB:dith_count_1\)
	OR (not \PWM_red:PWMUDB:dith_count_1\ and \PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_yellow:PWMUDB:dith_count_0\ and \PWM_yellow:PWMUDB:dith_count_1\)
	OR (not \PWM_yellow:PWMUDB:dith_count_1\ and \PWM_yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_green:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_green:PWMUDB:dith_count_0\ and \PWM_green:PWMUDB:dith_count_1\)
	OR (not \PWM_green:PWMUDB:dith_count_1\ and \PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_176 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_176 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_176 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_176 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_176 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 177 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_red:PWMUDB:final_capture\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_yellow:PWMUDB:final_capture\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_green:PWMUDB:final_capture\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[234] = \UART_LOG:BUART:rx_bitclk\[282]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[333] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[342] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_capture\[500] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[716] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[726] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[736] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_capture\[813] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1029] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1039] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1049] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_capture\[1125] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1341] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1351] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1361] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:final_capture\[1465] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1681] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1691] = zero[7]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1701] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_capture\[1777] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[1993] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2003] = zero[7]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2013] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:final_capture\[2088] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2352] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2362] = zero[7]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2372] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2396] = \UART_LOG:BUART:tx_ctrl_mark_last\[225]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2408] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2409] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2411] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2412] = \UART_LOG:BUART:rx_markspace_pre\[346]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2417] = \UART_LOG:BUART:rx_parity_bit\[352]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\D\[2421] = \RGB_PWM_red:PWMUDB:control_7\[447]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\D\[2433] = \RGB_PWM_green:PWMUDB:control_7\[760]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\D\[2445] = \RGB_PWM_blue:PWMUDB:control_7\[1072]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\D\[2457] = \PWM_red:PWMUDB:control_7\[1412]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\D\[2469] = \PWM_yellow:PWMUDB:control_7\[1724]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\D\[2481] = \PWM_green:PWMUDB:control_7\[2035]

------------------------------------------------------
Aliased 0 equations, 39 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_176 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_176 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\ReactionGame_with erika.cyprj" -dcpsoc3 "ReactionGame_with erika.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.818ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 07 November 2022 22:24:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\h_da\PSoc_projects\ReactionGame_with erika.cydsn\ReactionGame_with erika.cyprj -d CY8C5888LTI-LP097 ReactionGame_with erika.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PWM_Clock_1'. Fanout=3, Signal=Net_232
    Digital Clock 1: Automatic-assigning  clock 'PWM_Clock'. Fanout=3, Signal=Net_2605
    Digital Clock 2: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_blue:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_yellow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SEVEN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_A(0)__PA ,
            pin_input => Net_148 ,
            pad => SEVEN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_B(0)__PA ,
            pin_input => Net_150 ,
            pad => SEVEN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_C(0)__PA ,
            pin_input => Net_152 ,
            pad => SEVEN_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_D(0)__PA ,
            pin_input => Net_154 ,
            pad => SEVEN_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_E(0)__PA ,
            pin_input => Net_156 ,
            pad => SEVEN_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_F(0)__PA ,
            pin_input => Net_158 ,
            pad => SEVEN_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_G(0)__PA ,
            pin_input => Net_160 ,
            pad => SEVEN_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_DP(0)__PA ,
            pin_input => Net_162 ,
            pad => SEVEN_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_SELECT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_SELECT(0)__PA ,
            pad => SEVEN_SELECT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_1(0)__PA ,
            fb => Net_664 ,
            pad => BUTTON_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_2(0)__PA ,
            fb => Net_665 ,
            pad => BUTTON_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_3(0)__PA ,
            fb => Net_667 ,
            pad => BUTTON_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_4(0)__PA ,
            fb => Net_668 ,
            pad => BUTTON_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_green(0)__PA ,
            pin_input => Net_269 ,
            pad => LED_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_yellow(0)__PA ,
            pin_input => Net_256 ,
            pad => LED_yellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_red(0)__PA ,
            pin_input => Net_242 ,
            pad => LED_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_RX(0)__PA ,
            fb => Net_176 ,
            pad => DEBUG_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_TX(0)__PA ,
            pin_input => Net_171 ,
            pad => DEBUG_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_R(0)__PA ,
            pin_input => Net_403 ,
            pad => RGB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_G(0)__PA ,
            pin_input => Net_481 ,
            pad => RGB_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_B(0)__PA ,
            pin_input => Net_429 ,
            pad => RGB_B(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_666, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_664 * !Net_665 * !Net_667 * !Net_668
        );
        Output = Net_666 (fanout=1)

    MacroCell: Name=Net_171, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_171 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_176 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_176
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_176 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_176 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_176
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_176 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_176 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_176
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_176
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_403, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_403 (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_481, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_481 (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_429, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_429 (fanout=1)

    MacroCell: Name=\PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:control_7\
        );
        Output = \PWM_red:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_242, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_242 (fanout=1)

    MacroCell: Name=\PWM_yellow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:control_7\
        );
        Output = \PWM_yellow:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_256, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_256 (fanout=1)

    MacroCell: Name=\PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:control_7\
        );
        Output = \PWM_green:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_269, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * 
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_269 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_red:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_232 ,
            cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_red:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_yellow:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_232 ,
            cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_yellow:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_yellow:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_232 ,
            cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_green:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_232 ,
            cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_green:PWMUDB:tc_i\ ,
            chain_in => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_green:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Buttons_Status:sts:sts_reg\
        PORT MAP (
            status_1 => Net_665 ,
            status_0 => Net_664 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_148 ,
            control_6 => Net_150 ,
            control_5 => Net_152 ,
            control_4 => Net_154 ,
            control_3 => Net_156 ,
            control_2 => Net_158 ,
            control_1 => Net_160 ,
            control_0 => Net_162 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_232 ,
            control_7 => \PWM_red:PWMUDB:control_7\ ,
            control_6 => \PWM_red:PWMUDB:control_6\ ,
            control_5 => \PWM_red:PWMUDB:control_5\ ,
            control_4 => \PWM_red:PWMUDB:control_4\ ,
            control_3 => \PWM_red:PWMUDB:control_3\ ,
            control_2 => \PWM_red:PWMUDB:control_2\ ,
            control_1 => \PWM_red:PWMUDB:control_1\ ,
            control_0 => \PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_yellow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_232 ,
            control_7 => \PWM_yellow:PWMUDB:control_7\ ,
            control_6 => \PWM_yellow:PWMUDB:control_6\ ,
            control_5 => \PWM_yellow:PWMUDB:control_5\ ,
            control_4 => \PWM_yellow:PWMUDB:control_4\ ,
            control_3 => \PWM_yellow:PWMUDB:control_3\ ,
            control_2 => \PWM_yellow:PWMUDB:control_2\ ,
            control_1 => \PWM_yellow:PWMUDB:control_1\ ,
            control_0 => \PWM_yellow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_232 ,
            control_7 => \PWM_green:PWMUDB:control_7\ ,
            control_6 => \PWM_green:PWMUDB:control_6\ ,
            control_5 => \PWM_green:PWMUDB:control_5\ ,
            control_4 => \PWM_green:PWMUDB:control_4\ ,
            control_3 => \PWM_green:PWMUDB:control_3\ ,
            control_2 => \PWM_green:PWMUDB:control_2\ ,
            control_1 => \PWM_green:PWMUDB:control_1\ ,
            control_0 => \PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_666 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   37 :  155 :  192 : 19.27 %
  Unique P-terms              :   57 :  327 :  384 : 14.84 %
  Total P-terms               :   66 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.484ms
Tech Mapping phase: Elapsed time ==> 0s.749ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : BUTTON_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BUTTON_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : BUTTON_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BUTTON_4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : DEBUG_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DEBUG_TX(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_green(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_red(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_yellow(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_G(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_R(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.20
                   Pterms :            3.10
               Macrocells :            1.85
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       7.75 :       3.08
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_171, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_171 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_yellow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:control_7\
        );
        Output = \PWM_yellow:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_256, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_256 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_yellow:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_232 ,
        cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_yellow:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_yellow:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_148 ,
        control_6 => Net_150 ,
        control_5 => Net_152 ,
        control_4 => Net_154 ,
        control_3 => Net_156 ,
        control_2 => Net_158 ,
        control_1 => Net_160 ,
        control_0 => Net_162 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_yellow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_232 ,
        control_7 => \PWM_yellow:PWMUDB:control_7\ ,
        control_6 => \PWM_yellow:PWMUDB:control_6\ ,
        control_5 => \PWM_yellow:PWMUDB:control_5\ ,
        control_4 => \PWM_yellow:PWMUDB:control_4\ ,
        control_3 => \PWM_yellow:PWMUDB:control_3\ ,
        control_2 => \PWM_yellow:PWMUDB:control_2\ ,
        control_1 => \PWM_yellow:PWMUDB:control_1\ ,
        control_0 => \PWM_yellow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_176 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_176 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_176 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_176
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_176 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_176
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_176
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_176 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_176
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_481, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_481 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_403, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_403 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_232 ,
        cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_green:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_429, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_429 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
datapathcell: Name =\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:control_7\
        );
        Output = \PWM_green:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_269, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * 
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_269 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_232 ,
        cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_green:PWMUDB:tc_i\ ,
        chain_in => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_green:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_232 ,
        control_7 => \PWM_green:PWMUDB:control_7\ ,
        control_6 => \PWM_green:PWMUDB:control_6\ ,
        control_5 => \PWM_green:PWMUDB:control_5\ ,
        control_4 => \PWM_green:PWMUDB:control_4\ ,
        control_3 => \PWM_green:PWMUDB:control_3\ ,
        control_2 => \PWM_green:PWMUDB:control_2\ ,
        control_1 => \PWM_green:PWMUDB:control_1\ ,
        control_0 => \PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_666, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_664 * !Net_665 * !Net_667 * !Net_668
        );
        Output = Net_666 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:control_7\
        );
        Output = \PWM_red:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_242, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_232) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_242 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_red:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_232 ,
        cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_red:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\Buttons_Status:sts:sts_reg\
    PORT MAP (
        status_1 => Net_665 ,
        status_0 => Net_664 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_232 ,
        control_7 => \PWM_red:PWMUDB:control_7\ ,
        control_6 => \PWM_red:PWMUDB:control_6\ ,
        control_5 => \PWM_red:PWMUDB:control_5\ ,
        control_4 => \PWM_red:PWMUDB:control_4\ ,
        control_3 => \PWM_red:PWMUDB:control_3\ ,
        control_2 => \PWM_red:PWMUDB:control_2\ ,
        control_1 => \PWM_red:PWMUDB:control_1\ ,
        control_0 => \PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_666 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = BUTTON_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_1(0)__PA ,
        fb => Net_664 ,
        pad => BUTTON_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUTTON_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_2(0)__PA ,
        fb => Net_665 ,
        pad => BUTTON_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BUTTON_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_3(0)__PA ,
        fb => Net_667 ,
        pad => BUTTON_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_red(0)__PA ,
        pin_input => Net_242 ,
        pad => LED_red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_green(0)__PA ,
        pin_input => Net_269 ,
        pad => LED_green(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SEVEN_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_DP(0)__PA ,
        pin_input => Net_162 ,
        pad => SEVEN_DP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SEVEN_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_G(0)__PA ,
        pin_input => Net_160 ,
        pad => SEVEN_G(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SEVEN_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_F(0)__PA ,
        pin_input => Net_158 ,
        pad => SEVEN_F(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SEVEN_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_E(0)__PA ,
        pin_input => Net_156 ,
        pad => SEVEN_E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SEVEN_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_D(0)__PA ,
        pin_input => Net_154 ,
        pad => SEVEN_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_C(0)__PA ,
        pin_input => Net_152 ,
        pad => SEVEN_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SEVEN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_B(0)__PA ,
        pin_input => Net_150 ,
        pad => SEVEN_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SEVEN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_A(0)__PA ,
        pin_input => Net_148 ,
        pad => SEVEN_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_yellow(0)__PA ,
        pin_input => Net_256 ,
        pad => LED_yellow(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_B(0)__PA ,
        pin_input => Net_429 ,
        pad => RGB_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_G(0)__PA ,
        pin_input => Net_481 ,
        pad => RGB_G(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_R(0)__PA ,
        pin_input => Net_403 ,
        pad => RGB_R(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = BUTTON_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_4(0)__PA ,
        fb => Net_668 ,
        pad => BUTTON_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_SELECT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_SELECT(0)__PA ,
        pad => SEVEN_SELECT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = DEBUG_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_RX(0)__PA ,
        fb => Net_176 ,
        pad => DEBUG_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DEBUG_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_TX(0)__PA ,
        pin_input => Net_171 ,
        pad => DEBUG_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_232 ,
            dclk_0 => Net_232_local ,
            dclk_glb_1 => Net_2605 ,
            dclk_1 => Net_2605_local ,
            dclk_glb_2 => \UART_LOG:Net_9\ ,
            dclk_2 => \UART_LOG:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+------------
   0 |   3 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_1(0) | FB(Net_664)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_2(0) | FB(Net_665)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_3(0) | FB(Net_667)
     |   6 |     * |      NONE |         CMOS_OUT |      LED_red(0) | In(Net_242)
     |   7 |     * |      NONE |         CMOS_OUT |    LED_green(0) | In(Net_269)
-----+-----+-------+-----------+------------------+-----------------+------------
   1 |   0 |     * |      NONE |         CMOS_OUT |     SEVEN_DP(0) | In(Net_162)
     |   1 |     * |      NONE |         CMOS_OUT |      SEVEN_G(0) | In(Net_160)
     |   2 |     * |      NONE |         CMOS_OUT |      SEVEN_F(0) | In(Net_158)
     |   3 |     * |      NONE |         CMOS_OUT |      SEVEN_E(0) | In(Net_156)
     |   4 |     * |      NONE |         CMOS_OUT |      SEVEN_D(0) | In(Net_154)
     |   5 |     * |      NONE |         CMOS_OUT |      SEVEN_C(0) | In(Net_152)
     |   6 |     * |      NONE |         CMOS_OUT |      SEVEN_B(0) | In(Net_150)
     |   7 |     * |      NONE |         CMOS_OUT |      SEVEN_A(0) | In(Net_148)
-----+-----+-------+-----------+------------------+-----------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   LED_yellow(0) | In(Net_256)
     |   3 |     * |      NONE |         CMOS_OUT |        RGB_B(0) | In(Net_429)
     |   4 |     * |      NONE |         CMOS_OUT |        RGB_G(0) | In(Net_481)
     |   5 |     * |      NONE |         CMOS_OUT |        RGB_R(0) | In(Net_403)
-----+-----+-------+-----------+------------------+-----------------+------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_4(0) | FB(Net_668)
     |   5 |     * |      NONE |         CMOS_OUT | SEVEN_SELECT(0) | 
-----+-----+-------+-----------+------------------+-----------------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |     DEBUG_RX(0) | FB(Net_176)
     |   7 |     * |      NONE |         CMOS_OUT |     DEBUG_TX(0) | In(Net_171)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.109ms
Digital Placement phase: Elapsed time ==> 2s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ReactionGame_with erika_r.vh2" --pcf-path "ReactionGame_with erika.pco" --des-name "ReactionGame_with erika" --dsf-path "ReactionGame_with erika.dsf" --sdc-path "ReactionGame_with erika.sdc" --lib-path "ReactionGame_with erika_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.640ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.484ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ReactionGame_with erika_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.546ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.265ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.296ms
API generation phase: Elapsed time ==> 3s.327ms
Dependency generation phase: Elapsed time ==> 0s.078ms
Cleanup phase: Elapsed time ==> 0s.015ms
