-- all messages logged in file hdlparser.log
-- Analyzing Verilog file 'C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/synthesis_directives.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/b2p/b2p.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/b2p/b2p_byte2pixel_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll/int_pll.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/rx_dphy.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_rx.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_wrapper.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/rx_dphy_capture_ctrl_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/rx_dphy_dphy_rx_wrap_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/rx_dphy_rx_global_ctrl_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/rx_dphy_soft_dphy_rx_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/ip_cores.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/mipi2parallel.v' (VERI-1482)
C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/mipi2parallel.v(47): INFO: analyzing included file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/synthesis_directives.v' (VERI-1328)
C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/mipi2parallel.v(47): INFO: back to file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/mipi2parallel.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/mipi2parallel_top.v' (VERI-1482)
C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/mipi2parallel_top.v(47): INFO: analyzing included file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/synthesis_directives.v' (VERI-1328)
C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/mipi2parallel_top.v(47): INFO: back to file 'C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/mipi2parallel_top.v' (VERI-2320)
