// Seed: 3828801847
module module_0 (
    input  tri0 id_0
    , id_5,
    input  wand id_1,
    input  wire id_2,
    output tri  id_3
);
  reg id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  always @(posedge 1) id_9 <= -1;
  logic id_19;
  ;
  wire id_20;
  assign id_9 = id_5;
  wire [-1 : -1] id_21;
  wire id_22;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    output tri0 id_3,
    output supply0 id_4
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
