
Prueba_tiempo_condor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055e8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  080058b8  080058b8  000068b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005bd0  08005bd0  00006bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005bd8  08005bd8  00006bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005bdc  08005bdc  00006bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000088  24000000  08005be0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000220  24000088  08005c68  00007088  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240002a8  08005c68  000072a8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000ffa3  00000000  00000000  000070b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002199  00000000  00000000  00017059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000bb8  00000000  00000000  000191f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000008ee  00000000  00000000  00019db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00032be8  00000000  00000000  0001a69e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f9ae  00000000  00000000  0004d286  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001435e4  00000000  00000000  0005cc34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001a0218  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003a18  00000000  00000000  001a025c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  001a3c74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000088 	.word	0x24000088
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080058a0 	.word	0x080058a0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400008c 	.word	0x2400008c
 800030c:	080058a0 	.word	0x080058a0

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <iniciar_DWT>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void iniciar_DWT(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
	// Habilitar DWT
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80006e0:	4b09      	ldr	r3, [pc, #36]	@ (8000708 <iniciar_DWT+0x2c>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	4a08      	ldr	r2, [pc, #32]	@ (8000708 <iniciar_DWT+0x2c>)
 80006e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80006ea:	60d3      	str	r3, [r2, #12]
	DWT->CYCCNT = 0;
 80006ec:	4b07      	ldr	r3, [pc, #28]	@ (800070c <iniciar_DWT+0x30>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80006f2:	4b06      	ldr	r3, [pc, #24]	@ (800070c <iniciar_DWT+0x30>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a05      	ldr	r2, [pc, #20]	@ (800070c <iniciar_DWT+0x30>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6013      	str	r3, [r2, #0]
}
 80006fe:	bf00      	nop
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr
 8000708:	e000edf0 	.word	0xe000edf0
 800070c:	e0001000 	.word	0xe0001000

08000710 <test_printeo_caracter>:

// MEDICIÓN DE LOS PRINT (SE PASA EL NÚMERO DE VECES QUE SE QUIERE REALIZAR LA OPERACIÓN COMO PARÁMETRO)
void test_printeo_caracter(uint32_t iteraciones)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
    volatile uint32_t counter = 0;
 8000718:	2300      	movs	r3, #0
 800071a:	60fb      	str	r3, [r7, #12]
    
    while (counter < iteraciones)
 800071c:	e005      	b.n	800072a <test_printeo_caracter+0x1a>
    {
        printf("a\n");
 800071e:	4807      	ldr	r0, [pc, #28]	@ (800073c <test_printeo_caracter+0x2c>)
 8000720:	f004 f9a4 	bl	8004a6c <puts>
        counter++;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	3301      	adds	r3, #1
 8000728:	60fb      	str	r3, [r7, #12]
    while (counter < iteraciones)
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	429a      	cmp	r2, r3
 8000730:	d8f5      	bhi.n	800071e <test_printeo_caracter+0xe>
    }
}
 8000732:	bf00      	nop
 8000734:	bf00      	nop
 8000736:	3710      	adds	r7, #16
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	080058b8 	.word	0x080058b8

08000740 <test_asignaciones_8bits>:
    }
}

// MEDICIÓN DE LAS ASIGNACIONES SIMPLES
void test_asignaciones_8bits(uint32_t iteraciones)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
    volatile uint32_t counter = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	60fb      	str	r3, [r7, #12]

    volatile uint8_t asignacion;

    while (counter < iteraciones)
 800074c:	e007      	b.n	800075e <test_asignaciones_8bits+0x1e>
    {
        asignacion = rand() & 0xFF;
 800074e:	f004 f81d 	bl	800478c <rand>
 8000752:	4603      	mov	r3, r0
 8000754:	b2db      	uxtb	r3, r3
 8000756:	72fb      	strb	r3, [r7, #11]
        counter++;
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	3301      	adds	r3, #1
 800075c:	60fb      	str	r3, [r7, #12]
    while (counter < iteraciones)
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	429a      	cmp	r2, r3
 8000764:	d8f3      	bhi.n	800074e <test_asignaciones_8bits+0xe>
    }

}
 8000766:	bf00      	nop
 8000768:	bf00      	nop
 800076a:	3710      	adds	r7, #16
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <test_lectura_tim_dos>:

}

// MEDICIÓN DE TIM2
void test_lectura_tim_dos(uint32_t iteraciones)
{
 8000770:	b480      	push	{r7}
 8000772:	b085      	sub	sp, #20
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
    volatile uint32_t counter = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	60bb      	str	r3, [r7, #8]

    while (counter < iteraciones)
 800077c:	e006      	b.n	800078c <test_lectura_tim_dos+0x1c>
    {
        uint32_t t = TIM2->CNT;  // <--- lectura de TIM2
 800077e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000784:	60fb      	str	r3, [r7, #12]
        counter++;
 8000786:	68bb      	ldr	r3, [r7, #8]
 8000788:	3301      	adds	r3, #1
 800078a:	60bb      	str	r3, [r7, #8]
    while (counter < iteraciones)
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	429a      	cmp	r2, r3
 8000792:	d8f4      	bhi.n	800077e <test_lectura_tim_dos+0xe>
    }

}
 8000794:	bf00      	nop
 8000796:	bf00      	nop
 8000798:	3714      	adds	r7, #20
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
	...

080007a4 <test_switch>:

// MEDICIÓN SWITCH CASE
void test_switch(uint32_t iteraciones)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
    uint16_t GPIO_Pin = GPIO_PIN_3;
 80007ac:	2308      	movs	r3, #8
 80007ae:	81fb      	strh	r3, [r7, #14]
    uint8_t canal = 0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	737b      	strb	r3, [r7, #13]

    volatile uint32_t counter = 0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60bb      	str	r3, [r7, #8]

    while (counter < iteraciones)
 80007b8:	e036      	b.n	8000828 <test_switch+0x84>
    {
        switch (GPIO_Pin) {
 80007ba:	89fb      	ldrh	r3, [r7, #14]
 80007bc:	3b02      	subs	r3, #2
 80007be:	2b0e      	cmp	r3, #14
 80007c0:	d82c      	bhi.n	800081c <test_switch+0x78>
 80007c2:	a201      	add	r2, pc, #4	@ (adr r2, 80007c8 <test_switch+0x24>)
 80007c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c8:	08000805 	.word	0x08000805
 80007cc:	0800081d 	.word	0x0800081d
 80007d0:	0800080b 	.word	0x0800080b
 80007d4:	0800081d 	.word	0x0800081d
 80007d8:	0800081d 	.word	0x0800081d
 80007dc:	0800081d 	.word	0x0800081d
 80007e0:	08000811 	.word	0x08000811
 80007e4:	0800081d 	.word	0x0800081d
 80007e8:	0800081d 	.word	0x0800081d
 80007ec:	0800081d 	.word	0x0800081d
 80007f0:	0800081d 	.word	0x0800081d
 80007f4:	0800081d 	.word	0x0800081d
 80007f8:	0800081d 	.word	0x0800081d
 80007fc:	0800081d 	.word	0x0800081d
 8000800:	08000817 	.word	0x08000817
            case GPIO_PIN_1: canal = 1; break;
 8000804:	2301      	movs	r3, #1
 8000806:	737b      	strb	r3, [r7, #13]
 8000808:	e00b      	b.n	8000822 <test_switch+0x7e>
            case GPIO_PIN_2: canal = 2; break;
 800080a:	2302      	movs	r3, #2
 800080c:	737b      	strb	r3, [r7, #13]
 800080e:	e008      	b.n	8000822 <test_switch+0x7e>
            case GPIO_PIN_3: canal = 3; break;
 8000810:	2303      	movs	r3, #3
 8000812:	737b      	strb	r3, [r7, #13]
 8000814:	e005      	b.n	8000822 <test_switch+0x7e>
            case GPIO_PIN_4: canal = 4; break;
 8000816:	2304      	movs	r3, #4
 8000818:	737b      	strb	r3, [r7, #13]
 800081a:	e002      	b.n	8000822 <test_switch+0x7e>
            default: canal = 99; break;
 800081c:	2363      	movs	r3, #99	@ 0x63
 800081e:	737b      	strb	r3, [r7, #13]
 8000820:	bf00      	nop
        }
        counter++;
 8000822:	68bb      	ldr	r3, [r7, #8]
 8000824:	3301      	adds	r3, #1
 8000826:	60bb      	str	r3, [r7, #8]
    while (counter < iteraciones)
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	429a      	cmp	r2, r3
 800082e:	d8c4      	bhi.n	80007ba <test_switch+0x16>
    }
}
 8000830:	bf00      	nop
 8000832:	bf00      	nop
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop

08000840 <test_if>:

// MEDICIÓN DE LA CONDICIÓN IF, el segundo parámetro es el número de condiciones que se quiere probar
void test_if(uint32_t iteraciones, uint8_t condiciones)
{
 8000840:	b480      	push	{r7}
 8000842:	b087      	sub	sp, #28
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	460b      	mov	r3, r1
 800084a:	70fb      	strb	r3, [r7, #3]
    volatile uint32_t counter = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]

    volatile uint32_t a = 0;
 8000850:	2300      	movs	r3, #0
 8000852:	613b      	str	r3, [r7, #16]
    volatile uint32_t b = 1;
 8000854:	2301      	movs	r3, #1
 8000856:	60fb      	str	r3, [r7, #12]
    volatile uint32_t c = 1;
 8000858:	2301      	movs	r3, #1
 800085a:	60bb      	str	r3, [r7, #8]

    if (condiciones == 1)
 800085c:	78fb      	ldrb	r3, [r7, #3]
 800085e:	2b01      	cmp	r3, #1
 8000860:	d10e      	bne.n	8000880 <test_if+0x40>
    {
        while (counter < iteraciones)
 8000862:	e008      	b.n	8000876 <test_if+0x36>
        {
            if (a > b) {
 8000864:	693a      	ldr	r2, [r7, #16]
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	429a      	cmp	r2, r3
 800086a:	d803      	bhi.n	8000874 <test_if+0x34>
                continue;
            }
            counter++;
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	3301      	adds	r3, #1
 8000870:	617b      	str	r3, [r7, #20]
 8000872:	e000      	b.n	8000876 <test_if+0x36>
                continue;
 8000874:	bf00      	nop
        while (counter < iteraciones)
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	687a      	ldr	r2, [r7, #4]
 800087a:	429a      	cmp	r2, r3
 800087c:	d8f2      	bhi.n	8000864 <test_if+0x24>
                continue;
            }
            counter++;
        }
    }
}
 800087e:	e04c      	b.n	800091a <test_if+0xda>
    else if (condiciones == 2)
 8000880:	78fb      	ldrb	r3, [r7, #3]
 8000882:	2b02      	cmp	r3, #2
 8000884:	d112      	bne.n	80008ac <test_if+0x6c>
        while (counter < iteraciones)
 8000886:	e00c      	b.n	80008a2 <test_if+0x62>
            if (a > b && c != a) {
 8000888:	693a      	ldr	r2, [r7, #16]
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	429a      	cmp	r2, r3
 800088e:	d903      	bls.n	8000898 <test_if+0x58>
 8000890:	68ba      	ldr	r2, [r7, #8]
 8000892:	693b      	ldr	r3, [r7, #16]
 8000894:	429a      	cmp	r2, r3
 8000896:	d103      	bne.n	80008a0 <test_if+0x60>
            counter++;
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	3301      	adds	r3, #1
 800089c:	617b      	str	r3, [r7, #20]
 800089e:	e000      	b.n	80008a2 <test_if+0x62>
                continue;
 80008a0:	bf00      	nop
        while (counter < iteraciones)
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	687a      	ldr	r2, [r7, #4]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d8ee      	bhi.n	8000888 <test_if+0x48>
}
 80008aa:	e036      	b.n	800091a <test_if+0xda>
    else if (condiciones == 3)
 80008ac:	78fb      	ldrb	r3, [r7, #3]
 80008ae:	2b03      	cmp	r3, #3
 80008b0:	d116      	bne.n	80008e0 <test_if+0xa0>
        while (counter < iteraciones)
 80008b2:	e010      	b.n	80008d6 <test_if+0x96>
            if (a > b && c != a || a == b) {
 80008b4:	693a      	ldr	r2, [r7, #16]
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	429a      	cmp	r2, r3
 80008ba:	d903      	bls.n	80008c4 <test_if+0x84>
 80008bc:	68ba      	ldr	r2, [r7, #8]
 80008be:	693b      	ldr	r3, [r7, #16]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d107      	bne.n	80008d4 <test_if+0x94>
 80008c4:	693a      	ldr	r2, [r7, #16]
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d003      	beq.n	80008d4 <test_if+0x94>
            counter++;
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	3301      	adds	r3, #1
 80008d0:	617b      	str	r3, [r7, #20]
 80008d2:	e000      	b.n	80008d6 <test_if+0x96>
                continue;
 80008d4:	bf00      	nop
        while (counter < iteraciones)
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	687a      	ldr	r2, [r7, #4]
 80008da:	429a      	cmp	r2, r3
 80008dc:	d8ea      	bhi.n	80008b4 <test_if+0x74>
}
 80008de:	e01c      	b.n	800091a <test_if+0xda>
    else if (condiciones == 4)
 80008e0:	78fb      	ldrb	r3, [r7, #3]
 80008e2:	2b04      	cmp	r3, #4
 80008e4:	d119      	bne.n	800091a <test_if+0xda>
        while (counter < iteraciones)
 80008e6:	e014      	b.n	8000912 <test_if+0xd2>
            if (a > b && c != a || a == b && c != b) {
 80008e8:	693a      	ldr	r2, [r7, #16]
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	429a      	cmp	r2, r3
 80008ee:	d903      	bls.n	80008f8 <test_if+0xb8>
 80008f0:	68ba      	ldr	r2, [r7, #8]
 80008f2:	693b      	ldr	r3, [r7, #16]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	d10b      	bne.n	8000910 <test_if+0xd0>
 80008f8:	693a      	ldr	r2, [r7, #16]
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	d103      	bne.n	8000908 <test_if+0xc8>
 8000900:	68ba      	ldr	r2, [r7, #8]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	429a      	cmp	r2, r3
 8000906:	d103      	bne.n	8000910 <test_if+0xd0>
            counter++;
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	3301      	adds	r3, #1
 800090c:	617b      	str	r3, [r7, #20]
 800090e:	e000      	b.n	8000912 <test_if+0xd2>
                continue;
 8000910:	bf00      	nop
        while (counter < iteraciones)
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	687a      	ldr	r2, [r7, #4]
 8000916:	429a      	cmp	r2, r3
 8000918:	d8e6      	bhi.n	80008e8 <test_if+0xa8>
}
 800091a:	bf00      	nop
 800091c:	371c      	adds	r7, #28
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr

08000926 <test_coincidencias>:


void test_coincidencias(uint32_t iteraciones)
{
 8000926:	b480      	push	{r7}
 8000928:	b087      	sub	sp, #28
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
    volatile uint32_t counter = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	60bb      	str	r3, [r7, #8]

    uint32_t t1 = 1000;
 8000932:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000936:	617b      	str	r3, [r7, #20]
    uint32_t t2 = 1200;
 8000938:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 800093c:	613b      	str	r3, [r7, #16]
    uint8_t ch1 = 3;
 800093e:	2303      	movs	r3, #3
 8000940:	73fb      	strb	r3, [r7, #15]
    uint8_t ch2 = 4;
 8000942:	2304      	movs	r3, #4
 8000944:	73bb      	strb	r3, [r7, #14]

    while (counter < iteraciones)
 8000946:	e012      	b.n	800096e <test_coincidencias+0x48>
    {
        if ( ch1 != ch2 &&
 8000948:	7bfa      	ldrb	r2, [r7, #15]
 800094a:	7bbb      	ldrb	r3, [r7, #14]
 800094c:	429a      	cmp	r2, r3
 800094e:	d00b      	beq.n	8000968 <test_coincidencias+0x42>
             (t2 - t1) >= 50 &&
 8000950:	693a      	ldr	r2, [r7, #16]
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	1ad3      	subs	r3, r2, r3
        if ( ch1 != ch2 &&
 8000956:	2b31      	cmp	r3, #49	@ 0x31
 8000958:	d906      	bls.n	8000968 <test_coincidencias+0x42>
             (t2 - t1) <= 800 ) {
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	1ad3      	subs	r3, r2, r3
             (t2 - t1) >= 50 &&
 8000960:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8000964:	d800      	bhi.n	8000968 <test_coincidencias+0x42>
            __NOP();
 8000966:	bf00      	nop
        }
        counter++;
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	3301      	adds	r3, #1
 800096c:	60bb      	str	r3, [r7, #8]
    while (counter < iteraciones)
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	429a      	cmp	r2, r3
 8000974:	d8e8      	bhi.n	8000948 <test_coincidencias+0x22>
    }

}
 8000976:	bf00      	nop
 8000978:	bf00      	nop
 800097a:	371c      	adds	r7, #28
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr

08000984 <medir_tiempo_ejemplo>:


void medir_tiempo_ejemplo(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0

    uint32_t inicio, fin, ciclos, tiempo_ns;

    // 1) MEDIR TIEMPO DE UN printf()
    inicio = DWT->CYCCNT;
 800098a:	4b86      	ldr	r3, [pc, #536]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	60fb      	str	r3, [r7, #12]

    test_printeo_caracter(100); // UN SOLO CARACTER
 8000990:	2064      	movs	r0, #100	@ 0x64
 8000992:	f7ff febd 	bl	8000710 <test_printeo_caracter>
    //test_printeo_multiples_caracteres(100); // MÚLTIPLES CARACTERES

    fin = DWT->CYCCNT;
 8000996:	4b83      	ldr	r3, [pc, #524]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 800099c:	68ba      	ldr	r2, [r7, #8]
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	ee07 3a90 	vmov	s15, r3
 80009aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80009ae:	4b7e      	ldr	r3, [pc, #504]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	ee07 3a90 	vmov	s15, r3
 80009b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80009ba:	ed9f 6a7c 	vldr	s12, [pc, #496]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 80009be:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80009c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009ca:	ee17 3a90 	vmov	r3, s15
 80009ce:	603b      	str	r3, [r7, #0]
    printf("Tiempo printf(): %lu ns\r\n\r\n", tiempo_ns);
 80009d0:	6839      	ldr	r1, [r7, #0]
 80009d2:	4877      	ldr	r0, [pc, #476]	@ (8000bb0 <medir_tiempo_ejemplo+0x22c>)
 80009d4:	f003 ffda 	bl	800498c <iprintf>



    // 2) MEDIR UNA ASIGNACIÓN SIMPLE
    DWT->CYCCNT = 0;
 80009d8:	4b72      	ldr	r3, [pc, #456]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 80009da:	2200      	movs	r2, #0
 80009dc:	605a      	str	r2, [r3, #4]
    inicio = DWT->CYCCNT;
 80009de:	4b71      	ldr	r3, [pc, #452]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	60fb      	str	r3, [r7, #12]

    test_asignaciones_8bits(100); // Probar asignaciones para variables de 8 bits
 80009e4:	2064      	movs	r0, #100	@ 0x64
 80009e6:	f7ff feab 	bl	8000740 <test_asignaciones_8bits>
    //test_asignaciones_16bits(100); // Probar asignaciones para variables de 16 bits
    //test_asignaciones_32bits(100); // Probar asignaciones para variables de 32 bits

    fin = DWT->CYCCNT;
 80009ea:	4b6e      	ldr	r3, [pc, #440]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 80009f0:	68ba      	ldr	r2, [r7, #8]
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	1ad3      	subs	r3, r2, r3
 80009f6:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	ee07 3a90 	vmov	s15, r3
 80009fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a02:	4b69      	ldr	r3, [pc, #420]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	ee07 3a90 	vmov	s15, r3
 8000a0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a0e:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 8000a12:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a1e:	ee17 3a90 	vmov	r3, s15
 8000a22:	603b      	str	r3, [r7, #0]
    printf("Tiempo asignación simple: %lu ns\r\n\r\n", tiempo_ns);
 8000a24:	6839      	ldr	r1, [r7, #0]
 8000a26:	4863      	ldr	r0, [pc, #396]	@ (8000bb4 <medir_tiempo_ejemplo+0x230>)
 8000a28:	f003 ffb0 	bl	800498c <iprintf>



    // 3) MEDIR LECTURA DE TIM2->CNT
    DWT->CYCCNT = 0;
 8000a2c:	4b5d      	ldr	r3, [pc, #372]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	605a      	str	r2, [r3, #4]
    inicio = DWT->CYCCNT;
 8000a32:	4b5c      	ldr	r3, [pc, #368]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	60fb      	str	r3, [r7, #12]

    test_lectura_tim_dos(100);
 8000a38:	2064      	movs	r0, #100	@ 0x64
 8000a3a:	f7ff fe99 	bl	8000770 <test_lectura_tim_dos>

    fin = DWT->CYCCNT;
 8000a3e:	4b59      	ldr	r3, [pc, #356]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 8000a44:	68ba      	ldr	r2, [r7, #8]
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	1ad3      	subs	r3, r2, r3
 8000a4a:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	ee07 3a90 	vmov	s15, r3
 8000a52:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a56:	4b54      	ldr	r3, [pc, #336]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	ee07 3a90 	vmov	s15, r3
 8000a5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a62:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 8000a66:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000a6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a72:	ee17 3a90 	vmov	r3, s15
 8000a76:	603b      	str	r3, [r7, #0]
    printf("Tiempo lectura TIM2->CNT: %lu ns\r\n\r\n", tiempo_ns);
 8000a78:	6839      	ldr	r1, [r7, #0]
 8000a7a:	484f      	ldr	r0, [pc, #316]	@ (8000bb8 <medir_tiempo_ejemplo+0x234>)
 8000a7c:	f003 ff86 	bl	800498c <iprintf>



    // 4) MEDIR EL switch
    DWT->CYCCNT = 0;
 8000a80:	4b48      	ldr	r3, [pc, #288]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	605a      	str	r2, [r3, #4]
    inicio = DWT->CYCCNT;
 8000a86:	4b47      	ldr	r3, [pc, #284]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	60fb      	str	r3, [r7, #12]

    test_switch(100);
 8000a8c:	2064      	movs	r0, #100	@ 0x64
 8000a8e:	f7ff fe89 	bl	80007a4 <test_switch>

    fin = DWT->CYCCNT;
 8000a92:	4b44      	ldr	r3, [pc, #272]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 8000a98:	68ba      	ldr	r2, [r7, #8]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	ee07 3a90 	vmov	s15, r3
 8000aa6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000aaa:	4b3f      	ldr	r3, [pc, #252]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	ee07 3a90 	vmov	s15, r3
 8000ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000ab6:	ed9f 6a3d 	vldr	s12, [pc, #244]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 8000aba:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ac6:	ee17 3a90 	vmov	r3, s15
 8000aca:	603b      	str	r3, [r7, #0]
    printf("Tiempo switch-case: %lu ns\r\n\r\n", tiempo_ns);
 8000acc:	6839      	ldr	r1, [r7, #0]
 8000ace:	483b      	ldr	r0, [pc, #236]	@ (8000bbc <medir_tiempo_ejemplo+0x238>)
 8000ad0:	f003 ff5c 	bl	800498c <iprintf>

    // 5) MEDIR IF Statements con distinto número de condiciones
    DWT->CYCCNT = 0;
 8000ad4:	4b33      	ldr	r3, [pc, #204]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	605a      	str	r2, [r3, #4]
    inicio = DWT->CYCCNT;
 8000ada:	4b32      	ldr	r3, [pc, #200]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	60fb      	str	r3, [r7, #12]

    test_if(100, 3); // Se pueden probar condicionales de 1 a 4 (segundo parámetro)
 8000ae0:	2103      	movs	r1, #3
 8000ae2:	2064      	movs	r0, #100	@ 0x64
 8000ae4:	f7ff feac 	bl	8000840 <test_if>

    fin = DWT->CYCCNT;
 8000ae8:	4b2e      	ldr	r3, [pc, #184]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 8000aee:	68ba      	ldr	r2, [r7, #8]
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	1ad3      	subs	r3, r2, r3
 8000af4:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	ee07 3a90 	vmov	s15, r3
 8000afc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b00:	4b29      	ldr	r3, [pc, #164]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	ee07 3a90 	vmov	s15, r3
 8000b08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000b0c:	ed9f 6a27 	vldr	s12, [pc, #156]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 8000b10:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000b14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b1c:	ee17 3a90 	vmov	r3, s15
 8000b20:	603b      	str	r3, [r7, #0]
    printf("Tiempo condicional-if: %lu ns\r\n\r\n", tiempo_ns);
 8000b22:	6839      	ldr	r1, [r7, #0]
 8000b24:	4826      	ldr	r0, [pc, #152]	@ (8000bc0 <medir_tiempo_ejemplo+0x23c>)
 8000b26:	f003 ff31 	bl	800498c <iprintf>


    // 6) MEDIR COMPARACIONES DE LAS COINCIDENCIAS
    DWT->CYCCNT = 0;
 8000b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	605a      	str	r2, [r3, #4]
    inicio = DWT->CYCCNT;
 8000b30:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	60fb      	str	r3, [r7, #12]

    test_coincidencias(100);
 8000b36:	2064      	movs	r0, #100	@ 0x64
 8000b38:	f7ff fef5 	bl	8000926 <test_coincidencias>

    fin = DWT->CYCCNT;
 8000b3c:	4b19      	ldr	r3, [pc, #100]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 8000b42:	68ba      	ldr	r2, [r7, #8]
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	1ad3      	subs	r3, r2, r3
 8000b48:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	ee07 3a90 	vmov	s15, r3
 8000b50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b54:	4b14      	ldr	r3, [pc, #80]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	ee07 3a90 	vmov	s15, r3
 8000b5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000b60:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 8000b64:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000b68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b70:	ee17 3a90 	vmov	r3, s15
 8000b74:	603b      	str	r3, [r7, #0]
    printf("Tiempo bloque coincidencia (comparaciones): %lu ns\r\n\r\n", tiempo_ns);
 8000b76:	6839      	ldr	r1, [r7, #0]
 8000b78:	4812      	ldr	r0, [pc, #72]	@ (8000bc4 <medir_tiempo_ejemplo+0x240>)
 8000b7a:	f003 ff07 	bl	800498c <iprintf>


    // RESUMEN
    printf("===========================================\r\n");
 8000b7e:	4812      	ldr	r0, [pc, #72]	@ (8000bc8 <medir_tiempo_ejemplo+0x244>)
 8000b80:	f003 ff74 	bl	8004a6c <puts>
    printf(" Medición completada.\r\n");
 8000b84:	4811      	ldr	r0, [pc, #68]	@ (8000bcc <medir_tiempo_ejemplo+0x248>)
 8000b86:	f003 ff71 	bl	8004a6c <puts>
    printf(" Frecuencia CPU: %lu Hz\r\n", SystemCoreClock);
 8000b8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4619      	mov	r1, r3
 8000b90:	480f      	ldr	r0, [pc, #60]	@ (8000bd0 <medir_tiempo_ejemplo+0x24c>)
 8000b92:	f003 fefb 	bl	800498c <iprintf>
    printf("===========================================\r\n");
 8000b96:	480c      	ldr	r0, [pc, #48]	@ (8000bc8 <medir_tiempo_ejemplo+0x244>)
 8000b98:	f003 ff68 	bl	8004a6c <puts>
}
 8000b9c:	bf00      	nop
 8000b9e:	3710      	adds	r7, #16
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	e0001000 	.word	0xe0001000
 8000ba8:	24000000 	.word	0x24000000
 8000bac:	4e6e6b28 	.word	0x4e6e6b28
 8000bb0:	080058d4 	.word	0x080058d4
 8000bb4:	080058f0 	.word	0x080058f0
 8000bb8:	08005918 	.word	0x08005918
 8000bbc:	08005940 	.word	0x08005940
 8000bc0:	08005960 	.word	0x08005960
 8000bc4:	08005984 	.word	0x08005984
 8000bc8:	080059bc 	.word	0x080059bc
 8000bcc:	080059ec 	.word	0x080059ec
 8000bd0:	08005a04 	.word	0x08005a04

08000bd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000bd8:	f000 f906 	bl	8000de8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bdc:	f000 fdc4 	bl	8001768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000be0:	f000 f836 	bl	8000c50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000be4:	f000 f8a4 	bl	8000d30 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  iniciar_DWT();
 8000be8:	f7ff fd78 	bl	80006dc <iniciar_DWT>
  printf("\n\n Inicio Medición\r\n");
 8000bec:	4816      	ldr	r0, [pc, #88]	@ (8000c48 <main+0x74>)
 8000bee:	f003 ff3d 	bl	8004a6c <puts>
  medir_tiempo_ejemplo();
 8000bf2:	f7ff fec7 	bl	8000984 <medir_tiempo_ejemplo>
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	f000 fbd2 	bl	80013a0 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	f000 fbcf 	bl	80013a0 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000c02:	2002      	movs	r0, #2
 8000c04:	f000 fbcc 	bl	80013a0 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000c08:	2101      	movs	r1, #1
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	f000 fc3e 	bl	800148c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000c10:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <main+0x78>)
 8000c12:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c16:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <main+0x78>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c4c <main+0x78>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <main+0x78>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000c2a:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <main+0x78>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000c30:	4906      	ldr	r1, [pc, #24]	@ (8000c4c <main+0x78>)
 8000c32:	2000      	movs	r0, #0
 8000c34:	f000 fcba 	bl	80015ac <BSP_COM_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d002      	beq.n	8000c44 <main+0x70>
  {
    Error_Handler();
 8000c3e:	f000 f8ff 	bl	8000e40 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c42:	bf00      	nop
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <main+0x70>
 8000c48:	08005a20 	.word	0x08005a20
 8000c4c:	240000a4 	.word	0x240000a4

08000c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b09c      	sub	sp, #112	@ 0x70
 8000c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c5a:	224c      	movs	r2, #76	@ 0x4c
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f003 ffe4 	bl	8004c2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	2220      	movs	r2, #32
 8000c68:	2100      	movs	r1, #0
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f003 ffde 	bl	8004c2c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000c70:	2002      	movs	r0, #2
 8000c72:	f001 f9b9 	bl	8001fe8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c76:	2300      	movs	r3, #0
 8000c78:	603b      	str	r3, [r7, #0]
 8000c7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000d2c <SystemClock_Config+0xdc>)
 8000c7c:	699b      	ldr	r3, [r3, #24]
 8000c7e:	4a2b      	ldr	r2, [pc, #172]	@ (8000d2c <SystemClock_Config+0xdc>)
 8000c80:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c84:	6193      	str	r3, [r2, #24]
 8000c86:	4b29      	ldr	r3, [pc, #164]	@ (8000d2c <SystemClock_Config+0xdc>)
 8000c88:	699b      	ldr	r3, [r3, #24]
 8000c8a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c8e:	603b      	str	r3, [r7, #0]
 8000c90:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c92:	bf00      	nop
 8000c94:	4b25      	ldr	r3, [pc, #148]	@ (8000d2c <SystemClock_Config+0xdc>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ca0:	d1f8      	bne.n	8000c94 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV4;
 8000ca6:	2311      	movs	r3, #17
 8000ca8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000caa:	2340      	movs	r3, #64	@ 0x40
 8000cac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000cb6:	2308      	movs	r3, #8
 8000cb8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 8000cba:	f240 1313 	movw	r3, #275	@ 0x113
 8000cbe:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000cc4:	2304      	movs	r3, #4
 8000cc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000ccc:	2304      	movs	r3, #4
 8000cce:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f001 f9bd 	bl	800205c <HAL_RCC_OscConfig>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ce8:	f000 f8aa 	bl	8000e40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cec:	233f      	movs	r3, #63	@ 0x3f
 8000cee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000cf8:	2308      	movs	r3, #8
 8000cfa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000cfc:	2340      	movs	r3, #64	@ 0x40
 8000cfe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d00:	2340      	movs	r3, #64	@ 0x40
 8000d02:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d08:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d0a:	2340      	movs	r3, #64	@ 0x40
 8000d0c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	2103      	movs	r1, #3
 8000d12:	4618      	mov	r0, r3
 8000d14:	f001 fd7c 	bl	8002810 <HAL_RCC_ClockConfig>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000d1e:	f000 f88f 	bl	8000e40 <Error_Handler>
  }
}
 8000d22:	bf00      	nop
 8000d24:	3770      	adds	r7, #112	@ 0x70
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	58024800 	.word	0x58024800

08000d30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b088      	sub	sp, #32
 8000d34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d36:	f107 030c 	add.w	r3, r7, #12
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]
 8000d40:	609a      	str	r2, [r3, #8]
 8000d42:	60da      	str	r2, [r3, #12]
 8000d44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d46:	4b25      	ldr	r3, [pc, #148]	@ (8000ddc <MX_GPIO_Init+0xac>)
 8000d48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d4c:	4a23      	ldr	r2, [pc, #140]	@ (8000ddc <MX_GPIO_Init+0xac>)
 8000d4e:	f043 0304 	orr.w	r3, r3, #4
 8000d52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d56:	4b21      	ldr	r3, [pc, #132]	@ (8000ddc <MX_GPIO_Init+0xac>)
 8000d58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d5c:	f003 0304 	and.w	r3, r3, #4
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d64:	4b1d      	ldr	r3, [pc, #116]	@ (8000ddc <MX_GPIO_Init+0xac>)
 8000d66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6a:	4a1c      	ldr	r2, [pc, #112]	@ (8000ddc <MX_GPIO_Init+0xac>)
 8000d6c:	f043 0301 	orr.w	r3, r3, #1
 8000d70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d74:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <MX_GPIO_Init+0xac>)
 8000d76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d82:	4b16      	ldr	r3, [pc, #88]	@ (8000ddc <MX_GPIO_Init+0xac>)
 8000d84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d88:	4a14      	ldr	r2, [pc, #80]	@ (8000ddc <MX_GPIO_Init+0xac>)
 8000d8a:	f043 0302 	orr.w	r3, r3, #2
 8000d8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d92:	4b12      	ldr	r3, [pc, #72]	@ (8000ddc <MX_GPIO_Init+0xac>)
 8000d94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d98:	f003 0302 	and.w	r3, r3, #2
 8000d9c:	603b      	str	r3, [r7, #0]
 8000d9e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000da0:	2301      	movs	r3, #1
 8000da2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000da4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000da8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dae:	f107 030c 	add.w	r3, r7, #12
 8000db2:	4619      	mov	r1, r3
 8000db4:	480a      	ldr	r0, [pc, #40]	@ (8000de0 <MX_GPIO_Init+0xb0>)
 8000db6:	f000 ff55 	bl	8001c64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dbe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000dc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4805      	ldr	r0, [pc, #20]	@ (8000de4 <MX_GPIO_Init+0xb4>)
 8000dd0:	f000 ff48 	bl	8001c64 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dd4:	bf00      	nop
 8000dd6:	3720      	adds	r7, #32
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	58024400 	.word	0x58024400
 8000de0:	58020000 	.word	0x58020000
 8000de4:	58020400 	.word	0x58020400

08000de8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000dee:	463b      	mov	r3, r7
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000dfa:	f000 fe57 	bl	8001aac <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000e02:	2300      	movs	r3, #0
 8000e04:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000e06:	2300      	movs	r3, #0
 8000e08:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000e0a:	231f      	movs	r3, #31
 8000e0c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000e0e:	2387      	movs	r3, #135	@ 0x87
 8000e10:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000e16:	2300      	movs	r3, #0
 8000e18:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000e26:	2300      	movs	r3, #0
 8000e28:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f000 fe75 	bl	8001b1c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000e32:	2004      	movs	r0, #4
 8000e34:	f000 fe52 	bl	8001adc <HAL_MPU_Enable>

}
 8000e38:	bf00      	nop
 8000e3a:	3710      	adds	r7, #16
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e44:	b672      	cpsid	i
}
 8000e46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <Error_Handler+0x8>

08000e4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e52:	4b0a      	ldr	r3, [pc, #40]	@ (8000e7c <HAL_MspInit+0x30>)
 8000e54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e58:	4a08      	ldr	r2, [pc, #32]	@ (8000e7c <HAL_MspInit+0x30>)
 8000e5a:	f043 0302 	orr.w	r3, r3, #2
 8000e5e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000e62:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <HAL_MspInit+0x30>)
 8000e64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e68:	f003 0302 	and.w	r3, r3, #2
 8000e6c:	607b      	str	r3, [r7, #4]
 8000e6e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e70:	bf00      	nop
 8000e72:	370c      	adds	r7, #12
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	58024400 	.word	0x58024400

08000e80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e84:	bf00      	nop
 8000e86:	e7fd      	b.n	8000e84 <NMI_Handler+0x4>

08000e88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e8c:	bf00      	nop
 8000e8e:	e7fd      	b.n	8000e8c <HardFault_Handler+0x4>

08000e90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <MemManage_Handler+0x4>

08000e98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e9c:	bf00      	nop
 8000e9e:	e7fd      	b.n	8000e9c <BusFault_Handler+0x4>

08000ea0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <UsageFault_Handler+0x4>

08000ea8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eac:	bf00      	nop
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ed6:	f000 fcb9 	bl	800184c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
	...

08000ee0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f000 fb42 	bl	8001570 <BSP_PB_IRQHandler>
  uint32_t tick = DWT->CYCCNT;
 8000eec:	4b58      	ldr	r3, [pc, #352]	@ (8001050 <EXTI15_10_IRQHandler+0x170>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	617b      	str	r3, [r7, #20]
  if(tick>2147000000){
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	4a57      	ldr	r2, [pc, #348]	@ (8001054 <EXTI15_10_IRQHandler+0x174>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d904      	bls.n	8000f04 <EXTI15_10_IRQHandler+0x24>
  	  DWT->CYCCNT = 0;
 8000efa:	4b55      	ldr	r3, [pc, #340]	@ (8001050 <EXTI15_10_IRQHandler+0x170>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	605a      	str	r2, [r3, #4]
  	  tick=0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	617b      	str	r3, [r7, #20]
    }
  uint32_t tiempo=tick*(1.8181818);//(1e9f / 84000000);*este calculo no lo realiza de buena manera
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	ee07 3a90 	vmov	s15, r3
 8000f0a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000f0e:	ed9f 6b48 	vldr	d6, [pc, #288]	@ 8001030 <EXTI15_10_IRQHandler+0x150>
 8000f12:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f16:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000f1a:	ee17 3a90 	vmov	r3, s15
 8000f1e:	613b      	str	r3, [r7, #16]
  int seg=tick/550000000;//tiempo/1e9f;
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	4a4d      	ldr	r2, [pc, #308]	@ (8001058 <EXTI15_10_IRQHandler+0x178>)
 8000f24:	fba2 2303 	umull	r2, r3, r2, r3
 8000f28:	0f5b      	lsrs	r3, r3, #29
 8000f2a:	60fb      	str	r3, [r7, #12]
  int mili=(tiempo-(int)seg*1e9)/1e6f;
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	ee07 3a90 	vmov	s15, r3
 8000f32:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	ee07 3a90 	vmov	s15, r3
 8000f3c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f40:	ed9f 5b3d 	vldr	d5, [pc, #244]	@ 8001038 <EXTI15_10_IRQHandler+0x158>
 8000f44:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f48:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000f4c:	ed9f 5b3c 	vldr	d5, [pc, #240]	@ 8001040 <EXTI15_10_IRQHandler+0x160>
 8000f50:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f54:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000f58:	ee17 3a90 	vmov	r3, s15
 8000f5c:	60bb      	str	r3, [r7, #8]
  int micro=(tiempo-(int)seg*1e9-(int)mili*1e6)/1e3f;
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	ee07 3a90 	vmov	s15, r3
 8000f64:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	ee07 3a90 	vmov	s15, r3
 8000f6e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f72:	ed9f 5b31 	vldr	d5, [pc, #196]	@ 8001038 <EXTI15_10_IRQHandler+0x158>
 8000f76:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f7a:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	ee07 3a90 	vmov	s15, r3
 8000f84:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f88:	ed9f 5b2d 	vldr	d5, [pc, #180]	@ 8001040 <EXTI15_10_IRQHandler+0x160>
 8000f8c:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f90:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000f94:	ed9f 5b2c 	vldr	d5, [pc, #176]	@ 8001048 <EXTI15_10_IRQHandler+0x168>
 8000f98:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f9c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000fa0:	ee17 3a90 	vmov	r3, s15
 8000fa4:	607b      	str	r3, [r7, #4]
  int nano=(tiempo-(int)seg*1e9-(int)mili*1e6-(int)micro*1e3);
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	ee07 3a90 	vmov	s15, r3
 8000fac:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	ee07 3a90 	vmov	s15, r3
 8000fb6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000fba:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8001038 <EXTI15_10_IRQHandler+0x158>
 8000fbe:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000fc2:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	ee07 3a90 	vmov	s15, r3
 8000fcc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000fd0:	ed9f 5b1b 	vldr	d5, [pc, #108]	@ 8001040 <EXTI15_10_IRQHandler+0x160>
 8000fd4:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000fd8:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	ee07 3a90 	vmov	s15, r3
 8000fe2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000fe6:	ed9f 5b18 	vldr	d5, [pc, #96]	@ 8001048 <EXTI15_10_IRQHandler+0x168>
 8000fea:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000fee:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000ff2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000ff6:	ee17 3a90 	vmov	r3, s15
 8000ffa:	603b      	str	r3, [r7, #0]
  printf("Nueva Medición \r\n");
 8000ffc:	4817      	ldr	r0, [pc, #92]	@ (800105c <EXTI15_10_IRQHandler+0x17c>)
 8000ffe:	f003 fd35 	bl	8004a6c <puts>
  printf("Numero tick presionado: %lu \r\n",tick);
 8001002:	6979      	ldr	r1, [r7, #20]
 8001004:	4816      	ldr	r0, [pc, #88]	@ (8001060 <EXTI15_10_IRQHandler+0x180>)
 8001006:	f003 fcc1 	bl	800498c <iprintf>
  printf("Botón presionado: %lu ns \r\n", tiempo);
 800100a:	6939      	ldr	r1, [r7, #16]
 800100c:	4815      	ldr	r0, [pc, #84]	@ (8001064 <EXTI15_10_IRQHandler+0x184>)
 800100e:	f003 fcbd 	bl	800498c <iprintf>
  printf("Botón presionado: %i s, %i ms, %i us, %i ns \r\n", (int)seg,(int)mili,(int)micro,(int)nano);
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	68ba      	ldr	r2, [r7, #8]
 800101a:	68f9      	ldr	r1, [r7, #12]
 800101c:	4812      	ldr	r0, [pc, #72]	@ (8001068 <EXTI15_10_IRQHandler+0x188>)
 800101e:	f003 fcb5 	bl	800498c <iprintf>
  printf("\n");
 8001022:	200a      	movs	r0, #10
 8001024:	f003 fcc4 	bl	80049b0 <putchar>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001028:	bf00      	nop
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	cc92eb2a 	.word	0xcc92eb2a
 8001034:	3ffd1745 	.word	0x3ffd1745
 8001038:	00000000 	.word	0x00000000
 800103c:	41cdcd65 	.word	0x41cdcd65
 8001040:	00000000 	.word	0x00000000
 8001044:	412e8480 	.word	0x412e8480
 8001048:	00000000 	.word	0x00000000
 800104c:	408f4000 	.word	0x408f4000
 8001050:	e0001000 	.word	0xe0001000
 8001054:	7ff89ec0 	.word	0x7ff89ec0
 8001058:	f9e395eb 	.word	0xf9e395eb
 800105c:	08005a38 	.word	0x08005a38
 8001060:	08005a4c 	.word	0x08005a4c
 8001064:	08005a6c 	.word	0x08005a6c
 8001068:	08005a8c 	.word	0x08005a8c

0800106c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  return 1;
 8001070:	2301      	movs	r3, #1
}
 8001072:	4618      	mov	r0, r3
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <_kill>:

int _kill(int pid, int sig)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001086:	f003 fe1f 	bl	8004cc8 <__errno>
 800108a:	4603      	mov	r3, r0
 800108c:	2216      	movs	r2, #22
 800108e:	601a      	str	r2, [r3, #0]
  return -1;
 8001090:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001094:	4618      	mov	r0, r3
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <_exit>:

void _exit (int status)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80010a4:	f04f 31ff 	mov.w	r1, #4294967295
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ffe7 	bl	800107c <_kill>
  while (1) {}    /* Make sure we hang here */
 80010ae:	bf00      	nop
 80010b0:	e7fd      	b.n	80010ae <_exit+0x12>

080010b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b086      	sub	sp, #24
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	60f8      	str	r0, [r7, #12]
 80010ba:	60b9      	str	r1, [r7, #8]
 80010bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	e00a      	b.n	80010da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010c4:	f3af 8000 	nop.w
 80010c8:	4601      	mov	r1, r0
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	1c5a      	adds	r2, r3, #1
 80010ce:	60ba      	str	r2, [r7, #8]
 80010d0:	b2ca      	uxtb	r2, r1
 80010d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	3301      	adds	r3, #1
 80010d8:	617b      	str	r3, [r7, #20]
 80010da:	697a      	ldr	r2, [r7, #20]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	429a      	cmp	r2, r3
 80010e0:	dbf0      	blt.n	80010c4 <_read+0x12>
  }

  return len;
 80010e2:	687b      	ldr	r3, [r7, #4]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3718      	adds	r7, #24
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f8:	2300      	movs	r3, #0
 80010fa:	617b      	str	r3, [r7, #20]
 80010fc:	e009      	b.n	8001112 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	1c5a      	adds	r2, r3, #1
 8001102:	60ba      	str	r2, [r7, #8]
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	4618      	mov	r0, r3
 8001108:	f000 fab2 	bl	8001670 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	3301      	adds	r3, #1
 8001110:	617b      	str	r3, [r7, #20]
 8001112:	697a      	ldr	r2, [r7, #20]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	429a      	cmp	r2, r3
 8001118:	dbf1      	blt.n	80010fe <_write+0x12>
  }
  return len;
 800111a:	687b      	ldr	r3, [r7, #4]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <_close>:

int _close(int file)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800112c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001130:	4618      	mov	r0, r3
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800114c:	605a      	str	r2, [r3, #4]
  return 0;
 800114e:	2300      	movs	r3, #0
}
 8001150:	4618      	mov	r0, r3
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <_isatty>:

int _isatty(int file)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001164:	2301      	movs	r3, #1
}
 8001166:	4618      	mov	r0, r3
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001172:	b480      	push	{r7}
 8001174:	b085      	sub	sp, #20
 8001176:	af00      	add	r7, sp, #0
 8001178:	60f8      	str	r0, [r7, #12]
 800117a:	60b9      	str	r1, [r7, #8]
 800117c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800117e:	2300      	movs	r3, #0
}
 8001180:	4618      	mov	r0, r3
 8001182:	3714      	adds	r7, #20
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr

0800118c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001194:	4a14      	ldr	r2, [pc, #80]	@ (80011e8 <_sbrk+0x5c>)
 8001196:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <_sbrk+0x60>)
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a0:	4b13      	ldr	r3, [pc, #76]	@ (80011f0 <_sbrk+0x64>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d102      	bne.n	80011ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <_sbrk+0x64>)
 80011aa:	4a12      	ldr	r2, [pc, #72]	@ (80011f4 <_sbrk+0x68>)
 80011ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ae:	4b10      	ldr	r3, [pc, #64]	@ (80011f0 <_sbrk+0x64>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4413      	add	r3, r2
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d207      	bcs.n	80011cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011bc:	f003 fd84 	bl	8004cc8 <__errno>
 80011c0:	4603      	mov	r3, r0
 80011c2:	220c      	movs	r2, #12
 80011c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011c6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ca:	e009      	b.n	80011e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011cc:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <_sbrk+0x64>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011d2:	4b07      	ldr	r3, [pc, #28]	@ (80011f0 <_sbrk+0x64>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4413      	add	r3, r2
 80011da:	4a05      	ldr	r2, [pc, #20]	@ (80011f0 <_sbrk+0x64>)
 80011dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011de:	68fb      	ldr	r3, [r7, #12]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	24050000 	.word	0x24050000
 80011ec:	00000400 	.word	0x00000400
 80011f0:	240000b4 	.word	0x240000b4
 80011f4:	240002a8 	.word	0x240002a8

080011f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011fc:	4b3e      	ldr	r3, [pc, #248]	@ (80012f8 <SystemInit+0x100>)
 80011fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001202:	4a3d      	ldr	r2, [pc, #244]	@ (80012f8 <SystemInit+0x100>)
 8001204:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001208:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800120c:	4b3b      	ldr	r3, [pc, #236]	@ (80012fc <SystemInit+0x104>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 030f 	and.w	r3, r3, #15
 8001214:	2b06      	cmp	r3, #6
 8001216:	d807      	bhi.n	8001228 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001218:	4b38      	ldr	r3, [pc, #224]	@ (80012fc <SystemInit+0x104>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f023 030f 	bic.w	r3, r3, #15
 8001220:	4a36      	ldr	r2, [pc, #216]	@ (80012fc <SystemInit+0x104>)
 8001222:	f043 0307 	orr.w	r3, r3, #7
 8001226:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001228:	4b35      	ldr	r3, [pc, #212]	@ (8001300 <SystemInit+0x108>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a34      	ldr	r2, [pc, #208]	@ (8001300 <SystemInit+0x108>)
 800122e:	f043 0301 	orr.w	r3, r3, #1
 8001232:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001234:	4b32      	ldr	r3, [pc, #200]	@ (8001300 <SystemInit+0x108>)
 8001236:	2200      	movs	r2, #0
 8001238:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800123a:	4b31      	ldr	r3, [pc, #196]	@ (8001300 <SystemInit+0x108>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	4930      	ldr	r1, [pc, #192]	@ (8001300 <SystemInit+0x108>)
 8001240:	4b30      	ldr	r3, [pc, #192]	@ (8001304 <SystemInit+0x10c>)
 8001242:	4013      	ands	r3, r2
 8001244:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001246:	4b2d      	ldr	r3, [pc, #180]	@ (80012fc <SystemInit+0x104>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0308 	and.w	r3, r3, #8
 800124e:	2b00      	cmp	r3, #0
 8001250:	d007      	beq.n	8001262 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001252:	4b2a      	ldr	r3, [pc, #168]	@ (80012fc <SystemInit+0x104>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f023 030f 	bic.w	r3, r3, #15
 800125a:	4a28      	ldr	r2, [pc, #160]	@ (80012fc <SystemInit+0x104>)
 800125c:	f043 0307 	orr.w	r3, r3, #7
 8001260:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001262:	4b27      	ldr	r3, [pc, #156]	@ (8001300 <SystemInit+0x108>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001268:	4b25      	ldr	r3, [pc, #148]	@ (8001300 <SystemInit+0x108>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800126e:	4b24      	ldr	r3, [pc, #144]	@ (8001300 <SystemInit+0x108>)
 8001270:	2200      	movs	r2, #0
 8001272:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001274:	4b22      	ldr	r3, [pc, #136]	@ (8001300 <SystemInit+0x108>)
 8001276:	4a24      	ldr	r2, [pc, #144]	@ (8001308 <SystemInit+0x110>)
 8001278:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800127a:	4b21      	ldr	r3, [pc, #132]	@ (8001300 <SystemInit+0x108>)
 800127c:	4a23      	ldr	r2, [pc, #140]	@ (800130c <SystemInit+0x114>)
 800127e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001280:	4b1f      	ldr	r3, [pc, #124]	@ (8001300 <SystemInit+0x108>)
 8001282:	4a23      	ldr	r2, [pc, #140]	@ (8001310 <SystemInit+0x118>)
 8001284:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001286:	4b1e      	ldr	r3, [pc, #120]	@ (8001300 <SystemInit+0x108>)
 8001288:	2200      	movs	r2, #0
 800128a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800128c:	4b1c      	ldr	r3, [pc, #112]	@ (8001300 <SystemInit+0x108>)
 800128e:	4a20      	ldr	r2, [pc, #128]	@ (8001310 <SystemInit+0x118>)
 8001290:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001292:	4b1b      	ldr	r3, [pc, #108]	@ (8001300 <SystemInit+0x108>)
 8001294:	2200      	movs	r2, #0
 8001296:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001298:	4b19      	ldr	r3, [pc, #100]	@ (8001300 <SystemInit+0x108>)
 800129a:	4a1d      	ldr	r2, [pc, #116]	@ (8001310 <SystemInit+0x118>)
 800129c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800129e:	4b18      	ldr	r3, [pc, #96]	@ (8001300 <SystemInit+0x108>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012a4:	4b16      	ldr	r3, [pc, #88]	@ (8001300 <SystemInit+0x108>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a15      	ldr	r2, [pc, #84]	@ (8001300 <SystemInit+0x108>)
 80012aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012ae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80012b0:	4b13      	ldr	r3, [pc, #76]	@ (8001300 <SystemInit+0x108>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80012b6:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <SystemInit+0x108>)
 80012b8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d113      	bne.n	80012ec <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80012c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <SystemInit+0x108>)
 80012c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012ca:	4a0d      	ldr	r2, [pc, #52]	@ (8001300 <SystemInit+0x108>)
 80012cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012d0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <SystemInit+0x11c>)
 80012d6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80012da:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80012dc:	4b08      	ldr	r3, [pc, #32]	@ (8001300 <SystemInit+0x108>)
 80012de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012e2:	4a07      	ldr	r2, [pc, #28]	@ (8001300 <SystemInit+0x108>)
 80012e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80012e8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	e000ed00 	.word	0xe000ed00
 80012fc:	52002000 	.word	0x52002000
 8001300:	58024400 	.word	0x58024400
 8001304:	eaf6ed7f 	.word	0xeaf6ed7f
 8001308:	02020200 	.word	0x02020200
 800130c:	01ff0000 	.word	0x01ff0000
 8001310:	01010280 	.word	0x01010280
 8001314:	52004000 	.word	0x52004000

08001318 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800131c:	4b09      	ldr	r3, [pc, #36]	@ (8001344 <ExitRun0Mode+0x2c>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	4a08      	ldr	r2, [pc, #32]	@ (8001344 <ExitRun0Mode+0x2c>)
 8001322:	f043 0302 	orr.w	r3, r3, #2
 8001326:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001328:	bf00      	nop
 800132a:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <ExitRun0Mode+0x2c>)
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d0f9      	beq.n	800132a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001336:	bf00      	nop
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	58024800 	.word	0x58024800

08001348 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001348:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001384 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800134c:	f7ff ffe4 	bl	8001318 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001350:	f7ff ff52 	bl	80011f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001354:	480c      	ldr	r0, [pc, #48]	@ (8001388 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001356:	490d      	ldr	r1, [pc, #52]	@ (800138c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001358:	4a0d      	ldr	r2, [pc, #52]	@ (8001390 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800135c:	e002      	b.n	8001364 <LoopCopyDataInit>

0800135e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001362:	3304      	adds	r3, #4

08001364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001368:	d3f9      	bcc.n	800135e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800136c:	4c0a      	ldr	r4, [pc, #40]	@ (8001398 <LoopFillZerobss+0x22>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001370:	e001      	b.n	8001376 <LoopFillZerobss>

08001372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001374:	3204      	adds	r2, #4

08001376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001378:	d3fb      	bcc.n	8001372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800137a:	f003 fcab 	bl	8004cd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800137e:	f7ff fc29 	bl	8000bd4 <main>
  bx  lr
 8001382:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001384:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001388:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800138c:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 8001390:	08005be0 	.word	0x08005be0
  ldr r2, =_sbss
 8001394:	24000088 	.word	0x24000088
  ldr r4, =_ebss
 8001398:	240002a8 	.word	0x240002a8

0800139c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800139c:	e7fe      	b.n	800139c <ADC3_IRQHandler>
	...

080013a0 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08c      	sub	sp, #48	@ 0x30
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d009      	beq.n	80013c8 <BSP_LED_Init+0x28>
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d006      	beq.n	80013c8 <BSP_LED_Init+0x28>
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d003      	beq.n	80013c8 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80013c0:	f06f 0301 	mvn.w	r3, #1
 80013c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013c6:	e055      	b.n	8001474 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d10f      	bne.n	80013ee <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80013ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001480 <BSP_LED_Init+0xe0>)
 80013d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013d4:	4a2a      	ldr	r2, [pc, #168]	@ (8001480 <BSP_LED_Init+0xe0>)
 80013d6:	f043 0302 	orr.w	r3, r3, #2
 80013da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013de:	4b28      	ldr	r3, [pc, #160]	@ (8001480 <BSP_LED_Init+0xe0>)
 80013e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e4:	f003 0302 	and.w	r3, r3, #2
 80013e8:	617b      	str	r3, [r7, #20]
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	e021      	b.n	8001432 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d10f      	bne.n	8001414 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80013f4:	4b22      	ldr	r3, [pc, #136]	@ (8001480 <BSP_LED_Init+0xe0>)
 80013f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013fa:	4a21      	ldr	r2, [pc, #132]	@ (8001480 <BSP_LED_Init+0xe0>)
 80013fc:	f043 0310 	orr.w	r3, r3, #16
 8001400:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001404:	4b1e      	ldr	r3, [pc, #120]	@ (8001480 <BSP_LED_Init+0xe0>)
 8001406:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800140a:	f003 0310 	and.w	r3, r3, #16
 800140e:	613b      	str	r3, [r7, #16]
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	e00e      	b.n	8001432 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001414:	4b1a      	ldr	r3, [pc, #104]	@ (8001480 <BSP_LED_Init+0xe0>)
 8001416:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800141a:	4a19      	ldr	r2, [pc, #100]	@ (8001480 <BSP_LED_Init+0xe0>)
 800141c:	f043 0302 	orr.w	r3, r3, #2
 8001420:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001424:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <BSP_LED_Init+0xe0>)
 8001426:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	4a13      	ldr	r2, [pc, #76]	@ (8001484 <BSP_LED_Init+0xe4>)
 8001436:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800143a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800143c:	2301      	movs	r3, #1
 800143e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001444:	2303      	movs	r3, #3
 8001446:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	4a0f      	ldr	r2, [pc, #60]	@ (8001488 <BSP_LED_Init+0xe8>)
 800144c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001450:	f107 0218 	add.w	r2, r7, #24
 8001454:	4611      	mov	r1, r2
 8001456:	4618      	mov	r0, r3
 8001458:	f000 fc04 	bl	8001c64 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	4a0a      	ldr	r2, [pc, #40]	@ (8001488 <BSP_LED_Init+0xe8>)
 8001460:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	4a07      	ldr	r2, [pc, #28]	@ (8001484 <BSP_LED_Init+0xe4>)
 8001468:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800146c:	2200      	movs	r2, #0
 800146e:	4619      	mov	r1, r3
 8001470:	f000 fda0 	bl	8001fb4 <HAL_GPIO_WritePin>
  }

  return ret;
 8001474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001476:	4618      	mov	r0, r3
 8001478:	3730      	adds	r7, #48	@ 0x30
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	58024400 	.word	0x58024400
 8001484:	08005acc 	.word	0x08005acc
 8001488:	2400000c 	.word	0x2400000c

0800148c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b088      	sub	sp, #32
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	460a      	mov	r2, r1
 8001496:	71fb      	strb	r3, [r7, #7]
 8001498:	4613      	mov	r3, r2
 800149a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800149c:	4b2e      	ldr	r3, [pc, #184]	@ (8001558 <BSP_PB_Init+0xcc>)
 800149e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014a2:	4a2d      	ldr	r2, [pc, #180]	@ (8001558 <BSP_PB_Init+0xcc>)
 80014a4:	f043 0304 	orr.w	r3, r3, #4
 80014a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001558 <BSP_PB_Init+0xcc>)
 80014ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014b2:	f003 0304 	and.w	r3, r3, #4
 80014b6:	60bb      	str	r3, [r7, #8]
 80014b8:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80014ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014be:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80014c0:	2302      	movs	r3, #2
 80014c2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80014c4:	2302      	movs	r3, #2
 80014c6:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80014c8:	79bb      	ldrb	r3, [r7, #6]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d10c      	bne.n	80014e8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	4a21      	ldr	r2, [pc, #132]	@ (800155c <BSP_PB_Init+0xd0>)
 80014d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014da:	f107 020c 	add.w	r2, r7, #12
 80014de:	4611      	mov	r1, r2
 80014e0:	4618      	mov	r0, r3
 80014e2:	f000 fbbf 	bl	8001c64 <HAL_GPIO_Init>
 80014e6:	e031      	b.n	800154c <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80014e8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014ec:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	4a1a      	ldr	r2, [pc, #104]	@ (800155c <BSP_PB_Init+0xd0>)
 80014f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f6:	f107 020c 	add.w	r2, r7, #12
 80014fa:	4611      	mov	r1, r2
 80014fc:	4618      	mov	r0, r3
 80014fe:	f000 fbb1 	bl	8001c64 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	00db      	lsls	r3, r3, #3
 8001506:	4a16      	ldr	r2, [pc, #88]	@ (8001560 <BSP_PB_Init+0xd4>)
 8001508:	441a      	add	r2, r3
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	4915      	ldr	r1, [pc, #84]	@ (8001564 <BSP_PB_Init+0xd8>)
 800150e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001512:	4619      	mov	r1, r3
 8001514:	4610      	mov	r0, r2
 8001516:	f000 fb60 	bl	8001bda <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	4a10      	ldr	r2, [pc, #64]	@ (8001560 <BSP_PB_Init+0xd4>)
 8001520:	1898      	adds	r0, r3, r2
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	4a10      	ldr	r2, [pc, #64]	@ (8001568 <BSP_PB_Init+0xdc>)
 8001526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800152a:	461a      	mov	r2, r3
 800152c:	2100      	movs	r1, #0
 800152e:	f000 fb35 	bl	8001b9c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001532:	2028      	movs	r0, #40	@ 0x28
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	4a0d      	ldr	r2, [pc, #52]	@ (800156c <BSP_PB_Init+0xe0>)
 8001538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800153c:	2200      	movs	r2, #0
 800153e:	4619      	mov	r1, r3
 8001540:	f000 fa7f 	bl	8001a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001544:	2328      	movs	r3, #40	@ 0x28
 8001546:	4618      	mov	r0, r3
 8001548:	f000 fa95 	bl	8001a76 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3720      	adds	r7, #32
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	58024400 	.word	0x58024400
 800155c:	24000018 	.word	0x24000018
 8001560:	240000b8 	.word	0x240000b8
 8001564:	08005ad4 	.word	0x08005ad4
 8001568:	2400001c 	.word	0x2400001c
 800156c:	24000020 	.word	0x24000020

08001570 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	00db      	lsls	r3, r3, #3
 800157e:	4a04      	ldr	r2, [pc, #16]	@ (8001590 <BSP_PB_IRQHandler+0x20>)
 8001580:	4413      	add	r3, r2
 8001582:	4618      	mov	r0, r3
 8001584:	f000 fb3e 	bl	8001c04 <HAL_EXTI_IRQHandler>
}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	240000b8 	.word	0x240000b8

08001594 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800159e:	bf00      	nop
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
	...

080015ac <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	6039      	str	r1, [r7, #0]
 80015b6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80015b8:	2300      	movs	r3, #0
 80015ba:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d003      	beq.n	80015ca <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80015c2:	f06f 0301 	mvn.w	r3, #1
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	e018      	b.n	80015fc <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	2294      	movs	r2, #148	@ 0x94
 80015ce:	fb02 f303 	mul.w	r3, r2, r3
 80015d2:	4a0d      	ldr	r2, [pc, #52]	@ (8001608 <BSP_COM_Init+0x5c>)
 80015d4:	4413      	add	r3, r2
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 f86e 	bl	80016b8 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	2294      	movs	r2, #148	@ 0x94
 80015e0:	fb02 f303 	mul.w	r3, r2, r3
 80015e4:	4a08      	ldr	r2, [pc, #32]	@ (8001608 <BSP_COM_Init+0x5c>)
 80015e6:	4413      	add	r3, r2
 80015e8:	6839      	ldr	r1, [r7, #0]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f000 f80e 	bl	800160c <MX_USART3_Init>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d002      	beq.n	80015fc <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80015f6:	f06f 0303 	mvn.w	r3, #3
 80015fa:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80015fc:	68fb      	ldr	r3, [r7, #12]
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	240000c0 	.word	0x240000c0

0800160c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001616:	4b15      	ldr	r3, [pc, #84]	@ (800166c <MX_USART3_Init+0x60>)
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	220c      	movs	r2, #12
 800162a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	895b      	ldrh	r3, [r3, #10]
 8001630:	461a      	mov	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	891b      	ldrh	r3, [r3, #8]
 8001642:	461a      	mov	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	899b      	ldrh	r3, [r3, #12]
 800164c:	461a      	mov	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001658:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f001 ff22 	bl	80034a4 <HAL_UART_Init>
 8001660:	4603      	mov	r3, r0
}
 8001662:	4618      	mov	r0, r3
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	24000008 	.word	0x24000008

08001670 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001678:	4b09      	ldr	r3, [pc, #36]	@ (80016a0 <__io_putchar+0x30>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	461a      	mov	r2, r3
 800167e:	2394      	movs	r3, #148	@ 0x94
 8001680:	fb02 f303 	mul.w	r3, r2, r3
 8001684:	4a07      	ldr	r2, [pc, #28]	@ (80016a4 <__io_putchar+0x34>)
 8001686:	1898      	adds	r0, r3, r2
 8001688:	1d39      	adds	r1, r7, #4
 800168a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800168e:	2201      	movs	r2, #1
 8001690:	f001 ff62 	bl	8003558 <HAL_UART_Transmit>
  return ch;
 8001694:	687b      	ldr	r3, [r7, #4]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	24000154 	.word	0x24000154
 80016a4:	240000c0 	.word	0x240000c0

080016a8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80016ac:	2000      	movs	r0, #0
 80016ae:	f7ff ff71 	bl	8001594 <BSP_PB_Callback>
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08a      	sub	sp, #40	@ 0x28
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80016c0:	4b27      	ldr	r3, [pc, #156]	@ (8001760 <COM1_MspInit+0xa8>)
 80016c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016c6:	4a26      	ldr	r2, [pc, #152]	@ (8001760 <COM1_MspInit+0xa8>)
 80016c8:	f043 0308 	orr.w	r3, r3, #8
 80016cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016d0:	4b23      	ldr	r3, [pc, #140]	@ (8001760 <COM1_MspInit+0xa8>)
 80016d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016d6:	f003 0308 	and.w	r3, r3, #8
 80016da:	613b      	str	r3, [r7, #16]
 80016dc:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80016de:	4b20      	ldr	r3, [pc, #128]	@ (8001760 <COM1_MspInit+0xa8>)
 80016e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001760 <COM1_MspInit+0xa8>)
 80016e6:	f043 0308 	orr.w	r3, r3, #8
 80016ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001760 <COM1_MspInit+0xa8>)
 80016f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016f4:	f003 0308 	and.w	r3, r3, #8
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80016fc:	4b18      	ldr	r3, [pc, #96]	@ (8001760 <COM1_MspInit+0xa8>)
 80016fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001702:	4a17      	ldr	r2, [pc, #92]	@ (8001760 <COM1_MspInit+0xa8>)
 8001704:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001708:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800170c:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <COM1_MspInit+0xa8>)
 800170e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001712:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800171a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800171e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001720:	2302      	movs	r3, #2
 8001722:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001724:	2302      	movs	r3, #2
 8001726:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001728:	2301      	movs	r3, #1
 800172a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 800172c:	2307      	movs	r3, #7
 800172e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	4619      	mov	r1, r3
 8001736:	480b      	ldr	r0, [pc, #44]	@ (8001764 <COM1_MspInit+0xac>)
 8001738:	f000 fa94 	bl	8001c64 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 800173c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001740:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001742:	2302      	movs	r3, #2
 8001744:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001746:	2307      	movs	r3, #7
 8001748:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800174a:	f107 0314 	add.w	r3, r7, #20
 800174e:	4619      	mov	r1, r3
 8001750:	4804      	ldr	r0, [pc, #16]	@ (8001764 <COM1_MspInit+0xac>)
 8001752:	f000 fa87 	bl	8001c64 <HAL_GPIO_Init>
}
 8001756:	bf00      	nop
 8001758:	3728      	adds	r7, #40	@ 0x28
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	58024400 	.word	0x58024400
 8001764:	58020c00 	.word	0x58020c00

08001768 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800176e:	2003      	movs	r0, #3
 8001770:	f000 f95c 	bl	8001a2c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001774:	f001 fa02 	bl	8002b7c <HAL_RCC_GetSysClockFreq>
 8001778:	4602      	mov	r2, r0
 800177a:	4b15      	ldr	r3, [pc, #84]	@ (80017d0 <HAL_Init+0x68>)
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	0a1b      	lsrs	r3, r3, #8
 8001780:	f003 030f 	and.w	r3, r3, #15
 8001784:	4913      	ldr	r1, [pc, #76]	@ (80017d4 <HAL_Init+0x6c>)
 8001786:	5ccb      	ldrb	r3, [r1, r3]
 8001788:	f003 031f 	and.w	r3, r3, #31
 800178c:	fa22 f303 	lsr.w	r3, r2, r3
 8001790:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001792:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <HAL_Init+0x68>)
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	f003 030f 	and.w	r3, r3, #15
 800179a:	4a0e      	ldr	r2, [pc, #56]	@ (80017d4 <HAL_Init+0x6c>)
 800179c:	5cd3      	ldrb	r3, [r2, r3]
 800179e:	f003 031f 	and.w	r3, r3, #31
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	fa22 f303 	lsr.w	r3, r2, r3
 80017a8:	4a0b      	ldr	r2, [pc, #44]	@ (80017d8 <HAL_Init+0x70>)
 80017aa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80017ac:	4a0b      	ldr	r2, [pc, #44]	@ (80017dc <HAL_Init+0x74>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017b2:	2000      	movs	r0, #0
 80017b4:	f000 f814 	bl	80017e0 <HAL_InitTick>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e002      	b.n	80017c8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80017c2:	f7ff fb43 	bl	8000e4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	58024400 	.word	0x58024400
 80017d4:	08005abc 	.word	0x08005abc
 80017d8:	24000004 	.word	0x24000004
 80017dc:	24000000 	.word	0x24000000

080017e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80017e8:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <HAL_InitTick+0x60>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e021      	b.n	8001838 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80017f4:	4b13      	ldr	r3, [pc, #76]	@ (8001844 <HAL_InitTick+0x64>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <HAL_InitTick+0x60>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	4619      	mov	r1, r3
 80017fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001802:	fbb3 f3f1 	udiv	r3, r3, r1
 8001806:	fbb2 f3f3 	udiv	r3, r2, r3
 800180a:	4618      	mov	r0, r3
 800180c:	f000 f941 	bl	8001a92 <HAL_SYSTICK_Config>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e00e      	b.n	8001838 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2b0f      	cmp	r3, #15
 800181e:	d80a      	bhi.n	8001836 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001820:	2200      	movs	r2, #0
 8001822:	6879      	ldr	r1, [r7, #4]
 8001824:	f04f 30ff 	mov.w	r0, #4294967295
 8001828:	f000 f90b 	bl	8001a42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800182c:	4a06      	ldr	r2, [pc, #24]	@ (8001848 <HAL_InitTick+0x68>)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001832:	2300      	movs	r3, #0
 8001834:	e000      	b.n	8001838 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
}
 8001838:	4618      	mov	r0, r3
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	24000028 	.word	0x24000028
 8001844:	24000000 	.word	0x24000000
 8001848:	24000024 	.word	0x24000024

0800184c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001850:	4b06      	ldr	r3, [pc, #24]	@ (800186c <HAL_IncTick+0x20>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	461a      	mov	r2, r3
 8001856:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <HAL_IncTick+0x24>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4413      	add	r3, r2
 800185c:	4a04      	ldr	r2, [pc, #16]	@ (8001870 <HAL_IncTick+0x24>)
 800185e:	6013      	str	r3, [r2, #0]
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	24000028 	.word	0x24000028
 8001870:	24000158 	.word	0x24000158

08001874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  return uwTick;
 8001878:	4b03      	ldr	r3, [pc, #12]	@ (8001888 <HAL_GetTick+0x14>)
 800187a:	681b      	ldr	r3, [r3, #0]
}
 800187c:	4618      	mov	r0, r3
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	24000158 	.word	0x24000158

0800188c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f003 0307 	and.w	r3, r3, #7
 800189a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800189c:	4b0b      	ldr	r3, [pc, #44]	@ (80018cc <__NVIC_SetPriorityGrouping+0x40>)
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018a2:	68ba      	ldr	r2, [r7, #8]
 80018a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018a8:	4013      	ands	r3, r2
 80018aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018b4:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <__NVIC_SetPriorityGrouping+0x44>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ba:	4a04      	ldr	r2, [pc, #16]	@ (80018cc <__NVIC_SetPriorityGrouping+0x40>)
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	60d3      	str	r3, [r2, #12]
}
 80018c0:	bf00      	nop
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	e000ed00 	.word	0xe000ed00
 80018d0:	05fa0000 	.word	0x05fa0000

080018d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018d8:	4b04      	ldr	r3, [pc, #16]	@ (80018ec <__NVIC_GetPriorityGrouping+0x18>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	0a1b      	lsrs	r3, r3, #8
 80018de:	f003 0307 	and.w	r3, r3, #7
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	e000ed00 	.word	0xe000ed00

080018f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80018fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	db0b      	blt.n	800191a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001902:	88fb      	ldrh	r3, [r7, #6]
 8001904:	f003 021f 	and.w	r2, r3, #31
 8001908:	4907      	ldr	r1, [pc, #28]	@ (8001928 <__NVIC_EnableIRQ+0x38>)
 800190a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800190e:	095b      	lsrs	r3, r3, #5
 8001910:	2001      	movs	r0, #1
 8001912:	fa00 f202 	lsl.w	r2, r0, r2
 8001916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800191a:	bf00      	nop
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	e000e100 	.word	0xe000e100

0800192c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	6039      	str	r1, [r7, #0]
 8001936:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001938:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800193c:	2b00      	cmp	r3, #0
 800193e:	db0a      	blt.n	8001956 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	b2da      	uxtb	r2, r3
 8001944:	490c      	ldr	r1, [pc, #48]	@ (8001978 <__NVIC_SetPriority+0x4c>)
 8001946:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800194a:	0112      	lsls	r2, r2, #4
 800194c:	b2d2      	uxtb	r2, r2
 800194e:	440b      	add	r3, r1
 8001950:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001954:	e00a      	b.n	800196c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	b2da      	uxtb	r2, r3
 800195a:	4908      	ldr	r1, [pc, #32]	@ (800197c <__NVIC_SetPriority+0x50>)
 800195c:	88fb      	ldrh	r3, [r7, #6]
 800195e:	f003 030f 	and.w	r3, r3, #15
 8001962:	3b04      	subs	r3, #4
 8001964:	0112      	lsls	r2, r2, #4
 8001966:	b2d2      	uxtb	r2, r2
 8001968:	440b      	add	r3, r1
 800196a:	761a      	strb	r2, [r3, #24]
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	e000e100 	.word	0xe000e100
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001980:	b480      	push	{r7}
 8001982:	b089      	sub	sp, #36	@ 0x24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	f1c3 0307 	rsb	r3, r3, #7
 800199a:	2b04      	cmp	r3, #4
 800199c:	bf28      	it	cs
 800199e:	2304      	movcs	r3, #4
 80019a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	3304      	adds	r3, #4
 80019a6:	2b06      	cmp	r3, #6
 80019a8:	d902      	bls.n	80019b0 <NVIC_EncodePriority+0x30>
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	3b03      	subs	r3, #3
 80019ae:	e000      	b.n	80019b2 <NVIC_EncodePriority+0x32>
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b4:	f04f 32ff 	mov.w	r2, #4294967295
 80019b8:	69bb      	ldr	r3, [r7, #24]
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	43da      	mvns	r2, r3
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	401a      	ands	r2, r3
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c8:	f04f 31ff 	mov.w	r1, #4294967295
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	fa01 f303 	lsl.w	r3, r1, r3
 80019d2:	43d9      	mvns	r1, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d8:	4313      	orrs	r3, r2
         );
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3724      	adds	r7, #36	@ 0x24
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
	...

080019e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019f8:	d301      	bcc.n	80019fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019fa:	2301      	movs	r3, #1
 80019fc:	e00f      	b.n	8001a1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001a28 <SysTick_Config+0x40>)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3b01      	subs	r3, #1
 8001a04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a06:	210f      	movs	r1, #15
 8001a08:	f04f 30ff 	mov.w	r0, #4294967295
 8001a0c:	f7ff ff8e 	bl	800192c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a10:	4b05      	ldr	r3, [pc, #20]	@ (8001a28 <SysTick_Config+0x40>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a16:	4b04      	ldr	r3, [pc, #16]	@ (8001a28 <SysTick_Config+0x40>)
 8001a18:	2207      	movs	r2, #7
 8001a1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	e000e010 	.word	0xe000e010

08001a2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f7ff ff29 	bl	800188c <__NVIC_SetPriorityGrouping>
}
 8001a3a:	bf00      	nop
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b086      	sub	sp, #24
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	4603      	mov	r3, r0
 8001a4a:	60b9      	str	r1, [r7, #8]
 8001a4c:	607a      	str	r2, [r7, #4]
 8001a4e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a50:	f7ff ff40 	bl	80018d4 <__NVIC_GetPriorityGrouping>
 8001a54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	6978      	ldr	r0, [r7, #20]
 8001a5c:	f7ff ff90 	bl	8001980 <NVIC_EncodePriority>
 8001a60:	4602      	mov	r2, r0
 8001a62:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a66:	4611      	mov	r1, r2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ff5f 	bl	800192c <__NVIC_SetPriority>
}
 8001a6e:	bf00      	nop
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b082      	sub	sp, #8
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff ff33 	bl	80018f0 <__NVIC_EnableIRQ>
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b082      	sub	sp, #8
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff ffa4 	bl	80019e8 <SysTick_Config>
 8001aa0:	4603      	mov	r3, r0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001ab0:	f3bf 8f5f 	dmb	sy
}
 8001ab4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001ab6:	4b07      	ldr	r3, [pc, #28]	@ (8001ad4 <HAL_MPU_Disable+0x28>)
 8001ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aba:	4a06      	ldr	r2, [pc, #24]	@ (8001ad4 <HAL_MPU_Disable+0x28>)
 8001abc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ac0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001ac2:	4b05      	ldr	r3, [pc, #20]	@ (8001ad8 <HAL_MPU_Disable+0x2c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	605a      	str	r2, [r3, #4]
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	e000ed00 	.word	0xe000ed00
 8001ad8:	e000ed90 	.word	0xe000ed90

08001adc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001ae4:	4a0b      	ldr	r2, [pc, #44]	@ (8001b14 <HAL_MPU_Enable+0x38>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001aee:	4b0a      	ldr	r3, [pc, #40]	@ (8001b18 <HAL_MPU_Enable+0x3c>)
 8001af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001af2:	4a09      	ldr	r2, [pc, #36]	@ (8001b18 <HAL_MPU_Enable+0x3c>)
 8001af4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001af8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001afa:	f3bf 8f4f 	dsb	sy
}
 8001afe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b00:	f3bf 8f6f 	isb	sy
}
 8001b04:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000ed90 	.word	0xe000ed90
 8001b18:	e000ed00 	.word	0xe000ed00

08001b1c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	785a      	ldrb	r2, [r3, #1]
 8001b28:	4b1b      	ldr	r3, [pc, #108]	@ (8001b98 <HAL_MPU_ConfigRegion+0x7c>)
 8001b2a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b98 <HAL_MPU_ConfigRegion+0x7c>)
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	4a19      	ldr	r2, [pc, #100]	@ (8001b98 <HAL_MPU_ConfigRegion+0x7c>)
 8001b32:	f023 0301 	bic.w	r3, r3, #1
 8001b36:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001b38:	4a17      	ldr	r2, [pc, #92]	@ (8001b98 <HAL_MPU_ConfigRegion+0x7c>)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	7b1b      	ldrb	r3, [r3, #12]
 8001b44:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	7adb      	ldrb	r3, [r3, #11]
 8001b4a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b4c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	7a9b      	ldrb	r3, [r3, #10]
 8001b52:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001b54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	7b5b      	ldrb	r3, [r3, #13]
 8001b5a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001b5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	7b9b      	ldrb	r3, [r3, #14]
 8001b62:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001b64:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	7bdb      	ldrb	r3, [r3, #15]
 8001b6a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001b6c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	7a5b      	ldrb	r3, [r3, #9]
 8001b72:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001b74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	7a1b      	ldrb	r3, [r3, #8]
 8001b7a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001b7c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	7812      	ldrb	r2, [r2, #0]
 8001b82:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b84:	4a04      	ldr	r2, [pc, #16]	@ (8001b98 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001b86:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b88:	6113      	str	r3, [r2, #16]
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	e000ed90 	.word	0xe000ed90

08001b9c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b087      	sub	sp, #28
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	607a      	str	r2, [r7, #4]
 8001ba8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001baa:	2300      	movs	r3, #0
 8001bac:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e00a      	b.n	8001bce <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001bb8:	7afb      	ldrb	r3, [r7, #11]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d103      	bne.n	8001bc6 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	605a      	str	r2, [r3, #4]
      break;
 8001bc4:	e002      	b.n	8001bcc <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	75fb      	strb	r3, [r7, #23]
      break;
 8001bca:	bf00      	nop
  }

  return status;
 8001bcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	371c      	adds	r7, #28
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr

08001bda <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b083      	sub	sp, #12
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
 8001be2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d101      	bne.n	8001bee <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e003      	b.n	8001bf6 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
  }
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
	...

08001c04 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	0c1b      	lsrs	r3, r3, #16
 8001c12:	f003 0303 	and.w	r3, r3, #3
 8001c16:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 031f 	and.w	r3, r3, #31
 8001c20:	2201      	movs	r2, #1
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	011a      	lsls	r2, r3, #4
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c60 <HAL_EXTI_IRQHandler+0x5c>)
 8001c2e:	4413      	add	r3, r2
 8001c30:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d009      	beq.n	8001c56 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d002      	beq.n	8001c56 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	4798      	blx	r3
    }
  }
}
 8001c56:	bf00      	nop
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	58000088 	.word	0x58000088

08001c64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b089      	sub	sp, #36	@ 0x24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001c72:	4b86      	ldr	r3, [pc, #536]	@ (8001e8c <HAL_GPIO_Init+0x228>)
 8001c74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c76:	e18c      	b.n	8001f92 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	fa01 f303 	lsl.w	r3, r1, r3
 8001c84:	4013      	ands	r3, r2
 8001c86:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	f000 817e 	beq.w	8001f8c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f003 0303 	and.w	r3, r3, #3
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d005      	beq.n	8001ca8 <HAL_GPIO_Init+0x44>
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f003 0303 	and.w	r3, r3, #3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d130      	bne.n	8001d0a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	2203      	movs	r2, #3
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	68da      	ldr	r2, [r3, #12]
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cde:	2201      	movs	r2, #1
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce6:	43db      	mvns	r3, r3
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	4013      	ands	r3, r2
 8001cec:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	091b      	lsrs	r3, r3, #4
 8001cf4:	f003 0201 	and.w	r2, r3, #1
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f003 0303 	and.w	r3, r3, #3
 8001d12:	2b03      	cmp	r3, #3
 8001d14:	d017      	beq.n	8001d46 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	2203      	movs	r2, #3
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	43db      	mvns	r3, r3
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	689a      	ldr	r2, [r3, #8]
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f003 0303 	and.w	r3, r3, #3
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	d123      	bne.n	8001d9a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	08da      	lsrs	r2, r3, #3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	3208      	adds	r2, #8
 8001d5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	220f      	movs	r2, #15
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4013      	ands	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	691a      	ldr	r2, [r3, #16]
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	08da      	lsrs	r2, r3, #3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	3208      	adds	r2, #8
 8001d94:	69b9      	ldr	r1, [r7, #24]
 8001d96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	2203      	movs	r2, #3
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	43db      	mvns	r3, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4013      	ands	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f003 0203 	and.w	r2, r3, #3
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f000 80d8 	beq.w	8001f8c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ddc:	4b2c      	ldr	r3, [pc, #176]	@ (8001e90 <HAL_GPIO_Init+0x22c>)
 8001dde:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001de2:	4a2b      	ldr	r2, [pc, #172]	@ (8001e90 <HAL_GPIO_Init+0x22c>)
 8001de4:	f043 0302 	orr.w	r3, r3, #2
 8001de8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001dec:	4b28      	ldr	r3, [pc, #160]	@ (8001e90 <HAL_GPIO_Init+0x22c>)
 8001dee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dfa:	4a26      	ldr	r2, [pc, #152]	@ (8001e94 <HAL_GPIO_Init+0x230>)
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	089b      	lsrs	r3, r3, #2
 8001e00:	3302      	adds	r3, #2
 8001e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	220f      	movs	r2, #15
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43db      	mvns	r3, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a1d      	ldr	r2, [pc, #116]	@ (8001e98 <HAL_GPIO_Init+0x234>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d04a      	beq.n	8001ebc <HAL_GPIO_Init+0x258>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a1c      	ldr	r2, [pc, #112]	@ (8001e9c <HAL_GPIO_Init+0x238>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d02b      	beq.n	8001e86 <HAL_GPIO_Init+0x222>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a1b      	ldr	r2, [pc, #108]	@ (8001ea0 <HAL_GPIO_Init+0x23c>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d025      	beq.n	8001e82 <HAL_GPIO_Init+0x21e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea4 <HAL_GPIO_Init+0x240>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d01f      	beq.n	8001e7e <HAL_GPIO_Init+0x21a>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a19      	ldr	r2, [pc, #100]	@ (8001ea8 <HAL_GPIO_Init+0x244>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d019      	beq.n	8001e7a <HAL_GPIO_Init+0x216>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a18      	ldr	r2, [pc, #96]	@ (8001eac <HAL_GPIO_Init+0x248>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d013      	beq.n	8001e76 <HAL_GPIO_Init+0x212>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a17      	ldr	r2, [pc, #92]	@ (8001eb0 <HAL_GPIO_Init+0x24c>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d00d      	beq.n	8001e72 <HAL_GPIO_Init+0x20e>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a16      	ldr	r2, [pc, #88]	@ (8001eb4 <HAL_GPIO_Init+0x250>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d007      	beq.n	8001e6e <HAL_GPIO_Init+0x20a>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a15      	ldr	r2, [pc, #84]	@ (8001eb8 <HAL_GPIO_Init+0x254>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d101      	bne.n	8001e6a <HAL_GPIO_Init+0x206>
 8001e66:	2309      	movs	r3, #9
 8001e68:	e029      	b.n	8001ebe <HAL_GPIO_Init+0x25a>
 8001e6a:	230a      	movs	r3, #10
 8001e6c:	e027      	b.n	8001ebe <HAL_GPIO_Init+0x25a>
 8001e6e:	2307      	movs	r3, #7
 8001e70:	e025      	b.n	8001ebe <HAL_GPIO_Init+0x25a>
 8001e72:	2306      	movs	r3, #6
 8001e74:	e023      	b.n	8001ebe <HAL_GPIO_Init+0x25a>
 8001e76:	2305      	movs	r3, #5
 8001e78:	e021      	b.n	8001ebe <HAL_GPIO_Init+0x25a>
 8001e7a:	2304      	movs	r3, #4
 8001e7c:	e01f      	b.n	8001ebe <HAL_GPIO_Init+0x25a>
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e01d      	b.n	8001ebe <HAL_GPIO_Init+0x25a>
 8001e82:	2302      	movs	r3, #2
 8001e84:	e01b      	b.n	8001ebe <HAL_GPIO_Init+0x25a>
 8001e86:	2301      	movs	r3, #1
 8001e88:	e019      	b.n	8001ebe <HAL_GPIO_Init+0x25a>
 8001e8a:	bf00      	nop
 8001e8c:	58000080 	.word	0x58000080
 8001e90:	58024400 	.word	0x58024400
 8001e94:	58000400 	.word	0x58000400
 8001e98:	58020000 	.word	0x58020000
 8001e9c:	58020400 	.word	0x58020400
 8001ea0:	58020800 	.word	0x58020800
 8001ea4:	58020c00 	.word	0x58020c00
 8001ea8:	58021000 	.word	0x58021000
 8001eac:	58021400 	.word	0x58021400
 8001eb0:	58021800 	.word	0x58021800
 8001eb4:	58021c00 	.word	0x58021c00
 8001eb8:	58022400 	.word	0x58022400
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	69fa      	ldr	r2, [r7, #28]
 8001ec0:	f002 0203 	and.w	r2, r2, #3
 8001ec4:	0092      	lsls	r2, r2, #2
 8001ec6:	4093      	lsls	r3, r2
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ece:	4938      	ldr	r1, [pc, #224]	@ (8001fb0 <HAL_GPIO_Init+0x34c>)
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	089b      	lsrs	r3, r3, #2
 8001ed4:	3302      	adds	r3, #2
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001edc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	4013      	ands	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d003      	beq.n	8001f02 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001f02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	43db      	mvns	r3, r3
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d003      	beq.n	8001f30 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001f30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4013      	ands	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d003      	beq.n	8001f5c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	43db      	mvns	r3, r3
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	fa22 f303 	lsr.w	r3, r2, r3
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f47f ae6b 	bne.w	8001c78 <HAL_GPIO_Init+0x14>
  }
}
 8001fa2:	bf00      	nop
 8001fa4:	bf00      	nop
 8001fa6:	3724      	adds	r7, #36	@ 0x24
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	58000400 	.word	0x58000400

08001fb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	807b      	strh	r3, [r7, #2]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fc4:	787b      	ldrb	r3, [r7, #1]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fca:	887a      	ldrh	r2, [r7, #2]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001fd0:	e003      	b.n	8001fda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001fd2:	887b      	ldrh	r3, [r7, #2]
 8001fd4:	041a      	lsls	r2, r3, #16
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	619a      	str	r2, [r3, #24]
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
	...

08001fe8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001ff0:	4b19      	ldr	r3, [pc, #100]	@ (8002058 <HAL_PWREx_ConfigSupply+0x70>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	f003 0304 	and.w	r3, r3, #4
 8001ff8:	2b04      	cmp	r3, #4
 8001ffa:	d00a      	beq.n	8002012 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001ffc:	4b16      	ldr	r3, [pc, #88]	@ (8002058 <HAL_PWREx_ConfigSupply+0x70>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	f003 0307 	and.w	r3, r3, #7
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	429a      	cmp	r2, r3
 8002008:	d001      	beq.n	800200e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e01f      	b.n	800204e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800200e:	2300      	movs	r3, #0
 8002010:	e01d      	b.n	800204e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002012:	4b11      	ldr	r3, [pc, #68]	@ (8002058 <HAL_PWREx_ConfigSupply+0x70>)
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	f023 0207 	bic.w	r2, r3, #7
 800201a:	490f      	ldr	r1, [pc, #60]	@ (8002058 <HAL_PWREx_ConfigSupply+0x70>)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4313      	orrs	r3, r2
 8002020:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002022:	f7ff fc27 	bl	8001874 <HAL_GetTick>
 8002026:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002028:	e009      	b.n	800203e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800202a:	f7ff fc23 	bl	8001874 <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002038:	d901      	bls.n	800203e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e007      	b.n	800204e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_PWREx_ConfigSupply+0x70>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002046:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800204a:	d1ee      	bne.n	800202a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	58024800 	.word	0x58024800

0800205c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b08c      	sub	sp, #48	@ 0x30
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e3c8      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	2b00      	cmp	r3, #0
 8002078:	f000 8087 	beq.w	800218a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800207c:	4b88      	ldr	r3, [pc, #544]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002084:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002086:	4b86      	ldr	r3, [pc, #536]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800208a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800208c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800208e:	2b10      	cmp	r3, #16
 8002090:	d007      	beq.n	80020a2 <HAL_RCC_OscConfig+0x46>
 8002092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002094:	2b18      	cmp	r3, #24
 8002096:	d110      	bne.n	80020ba <HAL_RCC_OscConfig+0x5e>
 8002098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800209a:	f003 0303 	and.w	r3, r3, #3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d10b      	bne.n	80020ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020a2:	4b7f      	ldr	r3, [pc, #508]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d06c      	beq.n	8002188 <HAL_RCC_OscConfig+0x12c>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d168      	bne.n	8002188 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e3a2      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020c2:	d106      	bne.n	80020d2 <HAL_RCC_OscConfig+0x76>
 80020c4:	4b76      	ldr	r3, [pc, #472]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a75      	ldr	r2, [pc, #468]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80020ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ce:	6013      	str	r3, [r2, #0]
 80020d0:	e02e      	b.n	8002130 <HAL_RCC_OscConfig+0xd4>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10c      	bne.n	80020f4 <HAL_RCC_OscConfig+0x98>
 80020da:	4b71      	ldr	r3, [pc, #452]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a70      	ldr	r2, [pc, #448]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80020e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	4b6e      	ldr	r3, [pc, #440]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a6d      	ldr	r2, [pc, #436]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80020ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020f0:	6013      	str	r3, [r2, #0]
 80020f2:	e01d      	b.n	8002130 <HAL_RCC_OscConfig+0xd4>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020fc:	d10c      	bne.n	8002118 <HAL_RCC_OscConfig+0xbc>
 80020fe:	4b68      	ldr	r3, [pc, #416]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a67      	ldr	r2, [pc, #412]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002104:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002108:	6013      	str	r3, [r2, #0]
 800210a:	4b65      	ldr	r3, [pc, #404]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a64      	ldr	r2, [pc, #400]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002110:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002114:	6013      	str	r3, [r2, #0]
 8002116:	e00b      	b.n	8002130 <HAL_RCC_OscConfig+0xd4>
 8002118:	4b61      	ldr	r3, [pc, #388]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a60      	ldr	r2, [pc, #384]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800211e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002122:	6013      	str	r3, [r2, #0]
 8002124:	4b5e      	ldr	r3, [pc, #376]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a5d      	ldr	r2, [pc, #372]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800212a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800212e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d013      	beq.n	8002160 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002138:	f7ff fb9c 	bl	8001874 <HAL_GetTick>
 800213c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002140:	f7ff fb98 	bl	8001874 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b64      	cmp	r3, #100	@ 0x64
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e356      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002152:	4b53      	ldr	r3, [pc, #332]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d0f0      	beq.n	8002140 <HAL_RCC_OscConfig+0xe4>
 800215e:	e014      	b.n	800218a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002160:	f7ff fb88 	bl	8001874 <HAL_GetTick>
 8002164:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002166:	e008      	b.n	800217a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002168:	f7ff fb84 	bl	8001874 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	2b64      	cmp	r3, #100	@ 0x64
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e342      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800217a:	4b49      	ldr	r3, [pc, #292]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1f0      	bne.n	8002168 <HAL_RCC_OscConfig+0x10c>
 8002186:	e000      	b.n	800218a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002188:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 808c 	beq.w	80022b0 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002198:	4b41      	ldr	r3, [pc, #260]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021a0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80021a2:	4b3f      	ldr	r3, [pc, #252]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80021a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80021a8:	6a3b      	ldr	r3, [r7, #32]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d007      	beq.n	80021be <HAL_RCC_OscConfig+0x162>
 80021ae:	6a3b      	ldr	r3, [r7, #32]
 80021b0:	2b18      	cmp	r3, #24
 80021b2:	d137      	bne.n	8002224 <HAL_RCC_OscConfig+0x1c8>
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d132      	bne.n	8002224 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021be:	4b38      	ldr	r3, [pc, #224]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0304 	and.w	r3, r3, #4
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d005      	beq.n	80021d6 <HAL_RCC_OscConfig+0x17a>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e314      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80021d6:	4b32      	ldr	r3, [pc, #200]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f023 0219 	bic.w	r2, r3, #25
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	492f      	ldr	r1, [pc, #188]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e8:	f7ff fb44 	bl	8001874 <HAL_GetTick>
 80021ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021f0:	f7ff fb40 	bl	8001874 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e2fe      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002202:	4b27      	ldr	r3, [pc, #156]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	2b00      	cmp	r3, #0
 800220c:	d0f0      	beq.n	80021f0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800220e:	4b24      	ldr	r3, [pc, #144]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	061b      	lsls	r3, r3, #24
 800221c:	4920      	ldr	r1, [pc, #128]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800221e:	4313      	orrs	r3, r2
 8002220:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002222:	e045      	b.n	80022b0 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d026      	beq.n	800227a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800222c:	4b1c      	ldr	r3, [pc, #112]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f023 0219 	bic.w	r2, r3, #25
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	4919      	ldr	r1, [pc, #100]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800223a:	4313      	orrs	r3, r2
 800223c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800223e:	f7ff fb19 	bl	8001874 <HAL_GetTick>
 8002242:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002244:	e008      	b.n	8002258 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002246:	f7ff fb15 	bl	8001874 <HAL_GetTick>
 800224a:	4602      	mov	r2, r0
 800224c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b02      	cmp	r3, #2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e2d3      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002258:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	d0f0      	beq.n	8002246 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002264:	4b0e      	ldr	r3, [pc, #56]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	061b      	lsls	r3, r3, #24
 8002272:	490b      	ldr	r1, [pc, #44]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002274:	4313      	orrs	r3, r2
 8002276:	604b      	str	r3, [r1, #4]
 8002278:	e01a      	b.n	80022b0 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800227a:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a08      	ldr	r2, [pc, #32]	@ (80022a0 <HAL_RCC_OscConfig+0x244>)
 8002280:	f023 0301 	bic.w	r3, r3, #1
 8002284:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002286:	f7ff faf5 	bl	8001874 <HAL_GetTick>
 800228a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800228c:	e00a      	b.n	80022a4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800228e:	f7ff faf1 	bl	8001874 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d903      	bls.n	80022a4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e2af      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
 80022a0:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80022a4:	4b96      	ldr	r3, [pc, #600]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0304 	and.w	r3, r3, #4
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1ee      	bne.n	800228e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d06a      	beq.n	8002392 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022bc:	4b90      	ldr	r3, [pc, #576]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022c4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80022c6:	4b8e      	ldr	r3, [pc, #568]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80022c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ca:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	2b08      	cmp	r3, #8
 80022d0:	d007      	beq.n	80022e2 <HAL_RCC_OscConfig+0x286>
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	2b18      	cmp	r3, #24
 80022d6:	d11b      	bne.n	8002310 <HAL_RCC_OscConfig+0x2b4>
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	f003 0303 	and.w	r3, r3, #3
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d116      	bne.n	8002310 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80022e2:	4b87      	ldr	r3, [pc, #540]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d005      	beq.n	80022fa <HAL_RCC_OscConfig+0x29e>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	2b80      	cmp	r3, #128	@ 0x80
 80022f4:	d001      	beq.n	80022fa <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e282      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80022fa:	4b81      	ldr	r3, [pc, #516]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a1b      	ldr	r3, [r3, #32]
 8002306:	061b      	lsls	r3, r3, #24
 8002308:	497d      	ldr	r1, [pc, #500]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 800230a:	4313      	orrs	r3, r2
 800230c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800230e:	e040      	b.n	8002392 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d023      	beq.n	8002360 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002318:	4b79      	ldr	r3, [pc, #484]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a78      	ldr	r2, [pc, #480]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 800231e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002322:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002324:	f7ff faa6 	bl	8001874 <HAL_GetTick>
 8002328:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800232c:	f7ff faa2 	bl	8001874 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e260      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800233e:	4b70      	ldr	r3, [pc, #448]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002346:	2b00      	cmp	r3, #0
 8002348:	d0f0      	beq.n	800232c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800234a:	4b6d      	ldr	r3, [pc, #436]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	061b      	lsls	r3, r3, #24
 8002358:	4969      	ldr	r1, [pc, #420]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 800235a:	4313      	orrs	r3, r2
 800235c:	60cb      	str	r3, [r1, #12]
 800235e:	e018      	b.n	8002392 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002360:	4b67      	ldr	r3, [pc, #412]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a66      	ldr	r2, [pc, #408]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 8002366:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800236a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800236c:	f7ff fa82 	bl	8001874 <HAL_GetTick>
 8002370:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002372:	e008      	b.n	8002386 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002374:	f7ff fa7e 	bl	8001874 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	2b02      	cmp	r3, #2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e23c      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002386:	4b5e      	ldr	r3, [pc, #376]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1f0      	bne.n	8002374 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0308 	and.w	r3, r3, #8
 800239a:	2b00      	cmp	r3, #0
 800239c:	d036      	beq.n	800240c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d019      	beq.n	80023da <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023a6:	4b56      	ldr	r3, [pc, #344]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80023a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023aa:	4a55      	ldr	r2, [pc, #340]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023b2:	f7ff fa5f 	bl	8001874 <HAL_GetTick>
 80023b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ba:	f7ff fa5b 	bl	8001874 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e219      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80023cc:	4b4c      	ldr	r3, [pc, #304]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80023ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d0f0      	beq.n	80023ba <HAL_RCC_OscConfig+0x35e>
 80023d8:	e018      	b.n	800240c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023da:	4b49      	ldr	r3, [pc, #292]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80023dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023de:	4a48      	ldr	r2, [pc, #288]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80023e0:	f023 0301 	bic.w	r3, r3, #1
 80023e4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023e6:	f7ff fa45 	bl	8001874 <HAL_GetTick>
 80023ea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80023ec:	e008      	b.n	8002400 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ee:	f7ff fa41 	bl	8001874 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e1ff      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002400:	4b3f      	ldr	r3, [pc, #252]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 8002402:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1f0      	bne.n	80023ee <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0320 	and.w	r3, r3, #32
 8002414:	2b00      	cmp	r3, #0
 8002416:	d036      	beq.n	8002486 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d019      	beq.n	8002454 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002420:	4b37      	ldr	r3, [pc, #220]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a36      	ldr	r2, [pc, #216]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 8002426:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800242a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800242c:	f7ff fa22 	bl	8001874 <HAL_GetTick>
 8002430:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002434:	f7ff fa1e 	bl	8001874 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e1dc      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002446:	4b2e      	ldr	r3, [pc, #184]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0x3d8>
 8002452:	e018      	b.n	8002486 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002454:	4b2a      	ldr	r3, [pc, #168]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a29      	ldr	r2, [pc, #164]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 800245a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800245e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002460:	f7ff fa08 	bl	8001874 <HAL_GetTick>
 8002464:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002468:	f7ff fa04 	bl	8001874 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e1c2      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800247a:	4b21      	ldr	r3, [pc, #132]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1f0      	bne.n	8002468 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0304 	and.w	r3, r3, #4
 800248e:	2b00      	cmp	r3, #0
 8002490:	f000 8086 	beq.w	80025a0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002494:	4b1b      	ldr	r3, [pc, #108]	@ (8002504 <HAL_RCC_OscConfig+0x4a8>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a1a      	ldr	r2, [pc, #104]	@ (8002504 <HAL_RCC_OscConfig+0x4a8>)
 800249a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800249e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80024a0:	f7ff f9e8 	bl	8001874 <HAL_GetTick>
 80024a4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024a8:	f7ff f9e4 	bl	8001874 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b64      	cmp	r3, #100	@ 0x64
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e1a2      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80024ba:	4b12      	ldr	r3, [pc, #72]	@ (8002504 <HAL_RCC_OscConfig+0x4a8>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0f0      	beq.n	80024a8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d106      	bne.n	80024dc <HAL_RCC_OscConfig+0x480>
 80024ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80024d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024d2:	4a0b      	ldr	r2, [pc, #44]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80024d4:	f043 0301 	orr.w	r3, r3, #1
 80024d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80024da:	e032      	b.n	8002542 <HAL_RCC_OscConfig+0x4e6>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d111      	bne.n	8002508 <HAL_RCC_OscConfig+0x4ac>
 80024e4:	4b06      	ldr	r3, [pc, #24]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80024e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e8:	4a05      	ldr	r2, [pc, #20]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80024ea:	f023 0301 	bic.w	r3, r3, #1
 80024ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80024f0:	4b03      	ldr	r3, [pc, #12]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80024f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f4:	4a02      	ldr	r2, [pc, #8]	@ (8002500 <HAL_RCC_OscConfig+0x4a4>)
 80024f6:	f023 0304 	bic.w	r3, r3, #4
 80024fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80024fc:	e021      	b.n	8002542 <HAL_RCC_OscConfig+0x4e6>
 80024fe:	bf00      	nop
 8002500:	58024400 	.word	0x58024400
 8002504:	58024800 	.word	0x58024800
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	2b05      	cmp	r3, #5
 800250e:	d10c      	bne.n	800252a <HAL_RCC_OscConfig+0x4ce>
 8002510:	4b83      	ldr	r3, [pc, #524]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002512:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002514:	4a82      	ldr	r2, [pc, #520]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002516:	f043 0304 	orr.w	r3, r3, #4
 800251a:	6713      	str	r3, [r2, #112]	@ 0x70
 800251c:	4b80      	ldr	r3, [pc, #512]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 800251e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002520:	4a7f      	ldr	r2, [pc, #508]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002522:	f043 0301 	orr.w	r3, r3, #1
 8002526:	6713      	str	r3, [r2, #112]	@ 0x70
 8002528:	e00b      	b.n	8002542 <HAL_RCC_OscConfig+0x4e6>
 800252a:	4b7d      	ldr	r3, [pc, #500]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 800252c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800252e:	4a7c      	ldr	r2, [pc, #496]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002530:	f023 0301 	bic.w	r3, r3, #1
 8002534:	6713      	str	r3, [r2, #112]	@ 0x70
 8002536:	4b7a      	ldr	r3, [pc, #488]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800253a:	4a79      	ldr	r2, [pc, #484]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 800253c:	f023 0304 	bic.w	r3, r3, #4
 8002540:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d015      	beq.n	8002576 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254a:	f7ff f993 	bl	8001874 <HAL_GetTick>
 800254e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002550:	e00a      	b.n	8002568 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002552:	f7ff f98f 	bl	8001874 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002560:	4293      	cmp	r3, r2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e14b      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002568:	4b6d      	ldr	r3, [pc, #436]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 800256a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0ee      	beq.n	8002552 <HAL_RCC_OscConfig+0x4f6>
 8002574:	e014      	b.n	80025a0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002576:	f7ff f97d 	bl	8001874 <HAL_GetTick>
 800257a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800257c:	e00a      	b.n	8002594 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800257e:	f7ff f979 	bl	8001874 <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	f241 3288 	movw	r2, #5000	@ 0x1388
 800258c:	4293      	cmp	r3, r2
 800258e:	d901      	bls.n	8002594 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e135      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002594:	4b62      	ldr	r3, [pc, #392]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d1ee      	bne.n	800257e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f000 812a 	beq.w	80027fe <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80025aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025b2:	2b18      	cmp	r3, #24
 80025b4:	f000 80ba 	beq.w	800272c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025bc:	2b02      	cmp	r3, #2
 80025be:	f040 8095 	bne.w	80026ec <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025c2:	4b57      	ldr	r3, [pc, #348]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a56      	ldr	r2, [pc, #344]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80025c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ce:	f7ff f951 	bl	8001874 <HAL_GetTick>
 80025d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80025d4:	e008      	b.n	80025e8 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d6:	f7ff f94d 	bl	8001874 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e10b      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80025e8:	4b4d      	ldr	r3, [pc, #308]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1f0      	bne.n	80025d6 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025f4:	4b4a      	ldr	r3, [pc, #296]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80025f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025f8:	4b4a      	ldr	r3, [pc, #296]	@ (8002724 <HAL_RCC_OscConfig+0x6c8>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002604:	0112      	lsls	r2, r2, #4
 8002606:	430a      	orrs	r2, r1
 8002608:	4945      	ldr	r1, [pc, #276]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 800260a:	4313      	orrs	r3, r2
 800260c:	628b      	str	r3, [r1, #40]	@ 0x28
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002612:	3b01      	subs	r3, #1
 8002614:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800261c:	3b01      	subs	r3, #1
 800261e:	025b      	lsls	r3, r3, #9
 8002620:	b29b      	uxth	r3, r3
 8002622:	431a      	orrs	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002628:	3b01      	subs	r3, #1
 800262a:	041b      	lsls	r3, r3, #16
 800262c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002630:	431a      	orrs	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002636:	3b01      	subs	r3, #1
 8002638:	061b      	lsls	r3, r3, #24
 800263a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800263e:	4938      	ldr	r1, [pc, #224]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002640:	4313      	orrs	r3, r2
 8002642:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002644:	4b36      	ldr	r3, [pc, #216]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002648:	4a35      	ldr	r2, [pc, #212]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 800264a:	f023 0301 	bic.w	r3, r3, #1
 800264e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002650:	4b33      	ldr	r3, [pc, #204]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002652:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002654:	4b34      	ldr	r3, [pc, #208]	@ (8002728 <HAL_RCC_OscConfig+0x6cc>)
 8002656:	4013      	ands	r3, r2
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800265c:	00d2      	lsls	r2, r2, #3
 800265e:	4930      	ldr	r1, [pc, #192]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002660:	4313      	orrs	r3, r2
 8002662:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002664:	4b2e      	ldr	r3, [pc, #184]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002668:	f023 020c 	bic.w	r2, r3, #12
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002670:	492b      	ldr	r1, [pc, #172]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002672:	4313      	orrs	r3, r2
 8002674:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002676:	4b2a      	ldr	r3, [pc, #168]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800267a:	f023 0202 	bic.w	r2, r3, #2
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	4927      	ldr	r1, [pc, #156]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002684:	4313      	orrs	r3, r2
 8002686:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002688:	4b25      	ldr	r3, [pc, #148]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 800268a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800268c:	4a24      	ldr	r2, [pc, #144]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 800268e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002692:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002694:	4b22      	ldr	r3, [pc, #136]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002698:	4a21      	ldr	r2, [pc, #132]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 800269a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800269e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80026a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80026a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80026a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80026ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80026ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80026b2:	f043 0301 	orr.w	r3, r3, #1
 80026b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026b8:	4b19      	ldr	r3, [pc, #100]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a18      	ldr	r2, [pc, #96]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80026be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c4:	f7ff f8d6 	bl	8001874 <HAL_GetTick>
 80026c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026cc:	f7ff f8d2 	bl	8001874 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e090      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80026de:	4b10      	ldr	r3, [pc, #64]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0f0      	beq.n	80026cc <HAL_RCC_OscConfig+0x670>
 80026ea:	e088      	b.n	80027fe <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 80026f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f8:	f7ff f8bc 	bl	8001874 <HAL_GetTick>
 80026fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002700:	f7ff f8b8 	bl	8001874 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e076      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002712:	4b03      	ldr	r3, [pc, #12]	@ (8002720 <HAL_RCC_OscConfig+0x6c4>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d1f0      	bne.n	8002700 <HAL_RCC_OscConfig+0x6a4>
 800271e:	e06e      	b.n	80027fe <HAL_RCC_OscConfig+0x7a2>
 8002720:	58024400 	.word	0x58024400
 8002724:	fffffc0c 	.word	0xfffffc0c
 8002728:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800272c:	4b36      	ldr	r3, [pc, #216]	@ (8002808 <HAL_RCC_OscConfig+0x7ac>)
 800272e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002730:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002732:	4b35      	ldr	r3, [pc, #212]	@ (8002808 <HAL_RCC_OscConfig+0x7ac>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002736:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273c:	2b01      	cmp	r3, #1
 800273e:	d031      	beq.n	80027a4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	f003 0203 	and.w	r2, r3, #3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800274a:	429a      	cmp	r2, r3
 800274c:	d12a      	bne.n	80027a4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	091b      	lsrs	r3, r3, #4
 8002752:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800275a:	429a      	cmp	r2, r3
 800275c:	d122      	bne.n	80027a4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002768:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800276a:	429a      	cmp	r2, r3
 800276c:	d11a      	bne.n	80027a4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	0a5b      	lsrs	r3, r3, #9
 8002772:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800277a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800277c:	429a      	cmp	r2, r3
 800277e:	d111      	bne.n	80027a4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	0c1b      	lsrs	r3, r3, #16
 8002784:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800278c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800278e:	429a      	cmp	r2, r3
 8002790:	d108      	bne.n	80027a4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	0e1b      	lsrs	r3, r3, #24
 8002796:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800279e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d001      	beq.n	80027a8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e02b      	b.n	8002800 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80027a8:	4b17      	ldr	r3, [pc, #92]	@ (8002808 <HAL_RCC_OscConfig+0x7ac>)
 80027aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ac:	08db      	lsrs	r3, r3, #3
 80027ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80027b2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d01f      	beq.n	80027fe <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80027be:	4b12      	ldr	r3, [pc, #72]	@ (8002808 <HAL_RCC_OscConfig+0x7ac>)
 80027c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c2:	4a11      	ldr	r2, [pc, #68]	@ (8002808 <HAL_RCC_OscConfig+0x7ac>)
 80027c4:	f023 0301 	bic.w	r3, r3, #1
 80027c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80027ca:	f7ff f853 	bl	8001874 <HAL_GetTick>
 80027ce:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80027d0:	bf00      	nop
 80027d2:	f7ff f84f 	bl	8001874 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027da:	4293      	cmp	r3, r2
 80027dc:	d0f9      	beq.n	80027d2 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80027de:	4b0a      	ldr	r3, [pc, #40]	@ (8002808 <HAL_RCC_OscConfig+0x7ac>)
 80027e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027e2:	4b0a      	ldr	r3, [pc, #40]	@ (800280c <HAL_RCC_OscConfig+0x7b0>)
 80027e4:	4013      	ands	r3, r2
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80027ea:	00d2      	lsls	r2, r2, #3
 80027ec:	4906      	ldr	r1, [pc, #24]	@ (8002808 <HAL_RCC_OscConfig+0x7ac>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80027f2:	4b05      	ldr	r3, [pc, #20]	@ (8002808 <HAL_RCC_OscConfig+0x7ac>)
 80027f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f6:	4a04      	ldr	r2, [pc, #16]	@ (8002808 <HAL_RCC_OscConfig+0x7ac>)
 80027f8:	f043 0301 	orr.w	r3, r3, #1
 80027fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3730      	adds	r7, #48	@ 0x30
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	58024400 	.word	0x58024400
 800280c:	ffff0007 	.word	0xffff0007

08002810 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e19c      	b.n	8002b5e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002824:	4b8a      	ldr	r3, [pc, #552]	@ (8002a50 <HAL_RCC_ClockConfig+0x240>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 030f 	and.w	r3, r3, #15
 800282c:	683a      	ldr	r2, [r7, #0]
 800282e:	429a      	cmp	r2, r3
 8002830:	d910      	bls.n	8002854 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002832:	4b87      	ldr	r3, [pc, #540]	@ (8002a50 <HAL_RCC_ClockConfig+0x240>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f023 020f 	bic.w	r2, r3, #15
 800283a:	4985      	ldr	r1, [pc, #532]	@ (8002a50 <HAL_RCC_ClockConfig+0x240>)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	4313      	orrs	r3, r2
 8002840:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002842:	4b83      	ldr	r3, [pc, #524]	@ (8002a50 <HAL_RCC_ClockConfig+0x240>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 030f 	and.w	r3, r3, #15
 800284a:	683a      	ldr	r2, [r7, #0]
 800284c:	429a      	cmp	r2, r3
 800284e:	d001      	beq.n	8002854 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e184      	b.n	8002b5e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0304 	and.w	r3, r3, #4
 800285c:	2b00      	cmp	r3, #0
 800285e:	d010      	beq.n	8002882 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691a      	ldr	r2, [r3, #16]
 8002864:	4b7b      	ldr	r3, [pc, #492]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800286c:	429a      	cmp	r2, r3
 800286e:	d908      	bls.n	8002882 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002870:	4b78      	ldr	r3, [pc, #480]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	4975      	ldr	r1, [pc, #468]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 800287e:	4313      	orrs	r3, r2
 8002880:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0308 	and.w	r3, r3, #8
 800288a:	2b00      	cmp	r3, #0
 800288c:	d010      	beq.n	80028b0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	695a      	ldr	r2, [r3, #20]
 8002892:	4b70      	ldr	r3, [pc, #448]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800289a:	429a      	cmp	r2, r3
 800289c:	d908      	bls.n	80028b0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800289e:	4b6d      	ldr	r3, [pc, #436]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	496a      	ldr	r1, [pc, #424]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0310 	and.w	r3, r3, #16
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d010      	beq.n	80028de <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	699a      	ldr	r2, [r3, #24]
 80028c0:	4b64      	ldr	r3, [pc, #400]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80028c2:	69db      	ldr	r3, [r3, #28]
 80028c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d908      	bls.n	80028de <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80028cc:	4b61      	ldr	r3, [pc, #388]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80028ce:	69db      	ldr	r3, [r3, #28]
 80028d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	495e      	ldr	r1, [pc, #376]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0320 	and.w	r3, r3, #32
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d010      	beq.n	800290c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69da      	ldr	r2, [r3, #28]
 80028ee:	4b59      	ldr	r3, [pc, #356]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d908      	bls.n	800290c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80028fa:	4b56      	ldr	r3, [pc, #344]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	4953      	ldr	r1, [pc, #332]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002908:	4313      	orrs	r3, r2
 800290a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0302 	and.w	r3, r3, #2
 8002914:	2b00      	cmp	r3, #0
 8002916:	d010      	beq.n	800293a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	68da      	ldr	r2, [r3, #12]
 800291c:	4b4d      	ldr	r3, [pc, #308]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	f003 030f 	and.w	r3, r3, #15
 8002924:	429a      	cmp	r2, r3
 8002926:	d908      	bls.n	800293a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002928:	4b4a      	ldr	r3, [pc, #296]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	f023 020f 	bic.w	r2, r3, #15
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	4947      	ldr	r1, [pc, #284]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002936:	4313      	orrs	r3, r2
 8002938:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d055      	beq.n	80029f2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002946:	4b43      	ldr	r3, [pc, #268]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	4940      	ldr	r1, [pc, #256]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002954:	4313      	orrs	r3, r2
 8002956:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2b02      	cmp	r3, #2
 800295e:	d107      	bne.n	8002970 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002960:	4b3c      	ldr	r3, [pc, #240]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d121      	bne.n	80029b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e0f6      	b.n	8002b5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2b03      	cmp	r3, #3
 8002976:	d107      	bne.n	8002988 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002978:	4b36      	ldr	r3, [pc, #216]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d115      	bne.n	80029b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e0ea      	b.n	8002b5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d107      	bne.n	80029a0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002990:	4b30      	ldr	r3, [pc, #192]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002998:	2b00      	cmp	r3, #0
 800299a:	d109      	bne.n	80029b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e0de      	b.n	8002b5e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029a0:	4b2c      	ldr	r3, [pc, #176]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0304 	and.w	r3, r3, #4
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d101      	bne.n	80029b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0d6      	b.n	8002b5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029b0:	4b28      	ldr	r3, [pc, #160]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	f023 0207 	bic.w	r2, r3, #7
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	4925      	ldr	r1, [pc, #148]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029c2:	f7fe ff57 	bl	8001874 <HAL_GetTick>
 80029c6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c8:	e00a      	b.n	80029e0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ca:	f7fe ff53 	bl	8001874 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029d8:	4293      	cmp	r3, r2
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e0be      	b.n	8002b5e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 80029e2:	691b      	ldr	r3, [r3, #16]
 80029e4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d1eb      	bne.n	80029ca <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d010      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68da      	ldr	r2, [r3, #12]
 8002a02:	4b14      	ldr	r3, [pc, #80]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	f003 030f 	and.w	r3, r3, #15
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d208      	bcs.n	8002a20 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a0e:	4b11      	ldr	r3, [pc, #68]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	f023 020f 	bic.w	r2, r3, #15
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	490e      	ldr	r1, [pc, #56]	@ (8002a54 <HAL_RCC_ClockConfig+0x244>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a20:	4b0b      	ldr	r3, [pc, #44]	@ (8002a50 <HAL_RCC_ClockConfig+0x240>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 030f 	and.w	r3, r3, #15
 8002a28:	683a      	ldr	r2, [r7, #0]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d214      	bcs.n	8002a58 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2e:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <HAL_RCC_ClockConfig+0x240>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f023 020f 	bic.w	r2, r3, #15
 8002a36:	4906      	ldr	r1, [pc, #24]	@ (8002a50 <HAL_RCC_ClockConfig+0x240>)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a3e:	4b04      	ldr	r3, [pc, #16]	@ (8002a50 <HAL_RCC_ClockConfig+0x240>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 030f 	and.w	r3, r3, #15
 8002a46:	683a      	ldr	r2, [r7, #0]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d005      	beq.n	8002a58 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e086      	b.n	8002b5e <HAL_RCC_ClockConfig+0x34e>
 8002a50:	52002000 	.word	0x52002000
 8002a54:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d010      	beq.n	8002a86 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	691a      	ldr	r2, [r3, #16]
 8002a68:	4b3f      	ldr	r3, [pc, #252]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d208      	bcs.n	8002a86 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002a74:	4b3c      	ldr	r3, [pc, #240]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	4939      	ldr	r1, [pc, #228]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0308 	and.w	r3, r3, #8
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d010      	beq.n	8002ab4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	695a      	ldr	r2, [r3, #20]
 8002a96:	4b34      	ldr	r3, [pc, #208]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d208      	bcs.n	8002ab4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002aa2:	4b31      	ldr	r3, [pc, #196]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	492e      	ldr	r1, [pc, #184]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d010      	beq.n	8002ae2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	699a      	ldr	r2, [r3, #24]
 8002ac4:	4b28      	ldr	r3, [pc, #160]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002ac6:	69db      	ldr	r3, [r3, #28]
 8002ac8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d208      	bcs.n	8002ae2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002ad0:	4b25      	ldr	r3, [pc, #148]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002ad2:	69db      	ldr	r3, [r3, #28]
 8002ad4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	4922      	ldr	r1, [pc, #136]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0320 	and.w	r3, r3, #32
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d010      	beq.n	8002b10 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	69da      	ldr	r2, [r3, #28]
 8002af2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002af4:	6a1b      	ldr	r3, [r3, #32]
 8002af6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d208      	bcs.n	8002b10 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002afe:	4b1a      	ldr	r3, [pc, #104]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	4917      	ldr	r1, [pc, #92]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002b10:	f000 f834 	bl	8002b7c <HAL_RCC_GetSysClockFreq>
 8002b14:	4602      	mov	r2, r0
 8002b16:	4b14      	ldr	r3, [pc, #80]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	0a1b      	lsrs	r3, r3, #8
 8002b1c:	f003 030f 	and.w	r3, r3, #15
 8002b20:	4912      	ldr	r1, [pc, #72]	@ (8002b6c <HAL_RCC_ClockConfig+0x35c>)
 8002b22:	5ccb      	ldrb	r3, [r1, r3]
 8002b24:	f003 031f 	and.w	r3, r3, #31
 8002b28:	fa22 f303 	lsr.w	r3, r2, r3
 8002b2c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002b68 <HAL_RCC_ClockConfig+0x358>)
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	f003 030f 	and.w	r3, r3, #15
 8002b36:	4a0d      	ldr	r2, [pc, #52]	@ (8002b6c <HAL_RCC_ClockConfig+0x35c>)
 8002b38:	5cd3      	ldrb	r3, [r2, r3]
 8002b3a:	f003 031f 	and.w	r3, r3, #31
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	fa22 f303 	lsr.w	r3, r2, r3
 8002b44:	4a0a      	ldr	r2, [pc, #40]	@ (8002b70 <HAL_RCC_ClockConfig+0x360>)
 8002b46:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002b48:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <HAL_RCC_ClockConfig+0x364>)
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b78 <HAL_RCC_ClockConfig+0x368>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7fe fe44 	bl	80017e0 <HAL_InitTick>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3718      	adds	r7, #24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	58024400 	.word	0x58024400
 8002b6c:	08005abc 	.word	0x08005abc
 8002b70:	24000004 	.word	0x24000004
 8002b74:	24000000 	.word	0x24000000
 8002b78:	24000024 	.word	0x24000024

08002b7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b089      	sub	sp, #36	@ 0x24
 8002b80:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b82:	4bb3      	ldr	r3, [pc, #716]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b8a:	2b18      	cmp	r3, #24
 8002b8c:	f200 8155 	bhi.w	8002e3a <HAL_RCC_GetSysClockFreq+0x2be>
 8002b90:	a201      	add	r2, pc, #4	@ (adr r2, 8002b98 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b96:	bf00      	nop
 8002b98:	08002bfd 	.word	0x08002bfd
 8002b9c:	08002e3b 	.word	0x08002e3b
 8002ba0:	08002e3b 	.word	0x08002e3b
 8002ba4:	08002e3b 	.word	0x08002e3b
 8002ba8:	08002e3b 	.word	0x08002e3b
 8002bac:	08002e3b 	.word	0x08002e3b
 8002bb0:	08002e3b 	.word	0x08002e3b
 8002bb4:	08002e3b 	.word	0x08002e3b
 8002bb8:	08002c23 	.word	0x08002c23
 8002bbc:	08002e3b 	.word	0x08002e3b
 8002bc0:	08002e3b 	.word	0x08002e3b
 8002bc4:	08002e3b 	.word	0x08002e3b
 8002bc8:	08002e3b 	.word	0x08002e3b
 8002bcc:	08002e3b 	.word	0x08002e3b
 8002bd0:	08002e3b 	.word	0x08002e3b
 8002bd4:	08002e3b 	.word	0x08002e3b
 8002bd8:	08002c29 	.word	0x08002c29
 8002bdc:	08002e3b 	.word	0x08002e3b
 8002be0:	08002e3b 	.word	0x08002e3b
 8002be4:	08002e3b 	.word	0x08002e3b
 8002be8:	08002e3b 	.word	0x08002e3b
 8002bec:	08002e3b 	.word	0x08002e3b
 8002bf0:	08002e3b 	.word	0x08002e3b
 8002bf4:	08002e3b 	.word	0x08002e3b
 8002bf8:	08002c2f 	.word	0x08002c2f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002bfc:	4b94      	ldr	r3, [pc, #592]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0320 	and.w	r3, r3, #32
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d009      	beq.n	8002c1c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002c08:	4b91      	ldr	r3, [pc, #580]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	08db      	lsrs	r3, r3, #3
 8002c0e:	f003 0303 	and.w	r3, r3, #3
 8002c12:	4a90      	ldr	r2, [pc, #576]	@ (8002e54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002c14:	fa22 f303 	lsr.w	r3, r2, r3
 8002c18:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002c1a:	e111      	b.n	8002e40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002c1c:	4b8d      	ldr	r3, [pc, #564]	@ (8002e54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002c1e:	61bb      	str	r3, [r7, #24]
      break;
 8002c20:	e10e      	b.n	8002e40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002c22:	4b8d      	ldr	r3, [pc, #564]	@ (8002e58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002c24:	61bb      	str	r3, [r7, #24]
      break;
 8002c26:	e10b      	b.n	8002e40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002c28:	4b8c      	ldr	r3, [pc, #560]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002c2a:	61bb      	str	r3, [r7, #24]
      break;
 8002c2c:	e108      	b.n	8002e40 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002c2e:	4b88      	ldr	r3, [pc, #544]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002c38:	4b85      	ldr	r3, [pc, #532]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c3c:	091b      	lsrs	r3, r3, #4
 8002c3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c42:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002c44:	4b82      	ldr	r3, [pc, #520]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002c4e:	4b80      	ldr	r3, [pc, #512]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c52:	08db      	lsrs	r3, r3, #3
 8002c54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c58:	68fa      	ldr	r2, [r7, #12]
 8002c5a:	fb02 f303 	mul.w	r3, r2, r3
 8002c5e:	ee07 3a90 	vmov	s15, r3
 8002c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c66:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 80e1 	beq.w	8002e34 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	f000 8083 	beq.w	8002d80 <HAL_RCC_GetSysClockFreq+0x204>
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	f200 80a1 	bhi.w	8002dc4 <HAL_RCC_GetSysClockFreq+0x248>
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d003      	beq.n	8002c90 <HAL_RCC_GetSysClockFreq+0x114>
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d056      	beq.n	8002d3c <HAL_RCC_GetSysClockFreq+0x1c0>
 8002c8e:	e099      	b.n	8002dc4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c90:	4b6f      	ldr	r3, [pc, #444]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0320 	and.w	r3, r3, #32
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d02d      	beq.n	8002cf8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002c9c:	4b6c      	ldr	r3, [pc, #432]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	08db      	lsrs	r3, r3, #3
 8002ca2:	f003 0303 	and.w	r3, r3, #3
 8002ca6:	4a6b      	ldr	r2, [pc, #428]	@ (8002e54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	ee07 3a90 	vmov	s15, r3
 8002cb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	ee07 3a90 	vmov	s15, r3
 8002cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cc6:	4b62      	ldr	r3, [pc, #392]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cce:	ee07 3a90 	vmov	s15, r3
 8002cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002cd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002cda:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002e60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002cde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ce2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ce6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cf2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002cf6:	e087      	b.n	8002e08 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	ee07 3a90 	vmov	s15, r3
 8002cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d02:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002e64 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002d06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d0a:	4b51      	ldr	r3, [pc, #324]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d12:	ee07 3a90 	vmov	s15, r3
 8002d16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d1e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002e60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002d22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002d3a:	e065      	b.n	8002e08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	ee07 3a90 	vmov	s15, r3
 8002d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d46:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002e68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002d4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d4e:	4b40      	ldr	r3, [pc, #256]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d56:	ee07 3a90 	vmov	s15, r3
 8002d5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d62:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002e60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002d66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002d7e:	e043      	b.n	8002e08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	ee07 3a90 	vmov	s15, r3
 8002d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d8a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002e6c <HAL_RCC_GetSysClockFreq+0x2f0>
 8002d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d92:	4b2f      	ldr	r3, [pc, #188]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d9a:	ee07 3a90 	vmov	s15, r3
 8002d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002da2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002da6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002e60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002db2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002dc2:	e021      	b.n	8002e08 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	ee07 3a90 	vmov	s15, r3
 8002dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dce:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002e68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dde:	ee07 3a90 	vmov	s15, r3
 8002de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002de6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002dea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002e60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002e06:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002e08:	4b11      	ldr	r3, [pc, #68]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0c:	0a5b      	lsrs	r3, r3, #9
 8002e0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e12:	3301      	adds	r3, #1
 8002e14:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	ee07 3a90 	vmov	s15, r3
 8002e1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e20:	edd7 6a07 	vldr	s13, [r7, #28]
 8002e24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e2c:	ee17 3a90 	vmov	r3, s15
 8002e30:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002e32:	e005      	b.n	8002e40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002e34:	2300      	movs	r3, #0
 8002e36:	61bb      	str	r3, [r7, #24]
      break;
 8002e38:	e002      	b.n	8002e40 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002e3a:	4b07      	ldr	r3, [pc, #28]	@ (8002e58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002e3c:	61bb      	str	r3, [r7, #24]
      break;
 8002e3e:	bf00      	nop
  }

  return sysclockfreq;
 8002e40:	69bb      	ldr	r3, [r7, #24]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3724      	adds	r7, #36	@ 0x24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	58024400 	.word	0x58024400
 8002e54:	03d09000 	.word	0x03d09000
 8002e58:	003d0900 	.word	0x003d0900
 8002e5c:	007a1200 	.word	0x007a1200
 8002e60:	46000000 	.word	0x46000000
 8002e64:	4c742400 	.word	0x4c742400
 8002e68:	4a742400 	.word	0x4a742400
 8002e6c:	4af42400 	.word	0x4af42400

08002e70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002e76:	f7ff fe81 	bl	8002b7c <HAL_RCC_GetSysClockFreq>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	4b10      	ldr	r3, [pc, #64]	@ (8002ec0 <HAL_RCC_GetHCLKFreq+0x50>)
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	0a1b      	lsrs	r3, r3, #8
 8002e82:	f003 030f 	and.w	r3, r3, #15
 8002e86:	490f      	ldr	r1, [pc, #60]	@ (8002ec4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002e88:	5ccb      	ldrb	r3, [r1, r3]
 8002e8a:	f003 031f 	and.w	r3, r3, #31
 8002e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e92:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e94:	4b0a      	ldr	r3, [pc, #40]	@ (8002ec0 <HAL_RCC_GetHCLKFreq+0x50>)
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	f003 030f 	and.w	r3, r3, #15
 8002e9c:	4a09      	ldr	r2, [pc, #36]	@ (8002ec4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002e9e:	5cd3      	ldrb	r3, [r2, r3]
 8002ea0:	f003 031f 	and.w	r3, r3, #31
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8002eaa:	4a07      	ldr	r2, [pc, #28]	@ (8002ec8 <HAL_RCC_GetHCLKFreq+0x58>)
 8002eac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002eae:	4a07      	ldr	r2, [pc, #28]	@ (8002ecc <HAL_RCC_GetHCLKFreq+0x5c>)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002eb4:	4b04      	ldr	r3, [pc, #16]	@ (8002ec8 <HAL_RCC_GetHCLKFreq+0x58>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	58024400 	.word	0x58024400
 8002ec4:	08005abc 	.word	0x08005abc
 8002ec8:	24000004 	.word	0x24000004
 8002ecc:	24000000 	.word	0x24000000

08002ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002ed4:	f7ff ffcc 	bl	8002e70 <HAL_RCC_GetHCLKFreq>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	4b06      	ldr	r3, [pc, #24]	@ (8002ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	091b      	lsrs	r3, r3, #4
 8002ee0:	f003 0307 	and.w	r3, r3, #7
 8002ee4:	4904      	ldr	r1, [pc, #16]	@ (8002ef8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ee6:	5ccb      	ldrb	r3, [r1, r3]
 8002ee8:	f003 031f 	and.w	r3, r3, #31
 8002eec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	58024400 	.word	0x58024400
 8002ef8:	08005abc 	.word	0x08005abc

08002efc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002f00:	f7ff ffb6 	bl	8002e70 <HAL_RCC_GetHCLKFreq>
 8002f04:	4602      	mov	r2, r0
 8002f06:	4b06      	ldr	r3, [pc, #24]	@ (8002f20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f08:	69db      	ldr	r3, [r3, #28]
 8002f0a:	0a1b      	lsrs	r3, r3, #8
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	4904      	ldr	r1, [pc, #16]	@ (8002f24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f12:	5ccb      	ldrb	r3, [r1, r3]
 8002f14:	f003 031f 	and.w	r3, r3, #31
 8002f18:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	58024400 	.word	0x58024400
 8002f24:	08005abc 	.word	0x08005abc

08002f28 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8002f2c:	f7ff ffa0 	bl	8002e70 <HAL_RCC_GetHCLKFreq>
 8002f30:	4602      	mov	r2, r0
 8002f32:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	091b      	lsrs	r3, r3, #4
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	4904      	ldr	r1, [pc, #16]	@ (8002f50 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8002f3e:	5ccb      	ldrb	r3, [r1, r3]
 8002f40:	f003 031f 	and.w	r3, r3, #31
 8002f44:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	58024400 	.word	0x58024400
 8002f50:	08005abc 	.word	0x08005abc

08002f54 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b089      	sub	sp, #36	@ 0x24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002f5c:	4ba1      	ldr	r3, [pc, #644]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f60:	f003 0303 	and.w	r3, r3, #3
 8002f64:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8002f66:	4b9f      	ldr	r3, [pc, #636]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6a:	0b1b      	lsrs	r3, r3, #12
 8002f6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f70:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8002f72:	4b9c      	ldr	r3, [pc, #624]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f76:	091b      	lsrs	r3, r3, #4
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8002f7e:	4b99      	ldr	r3, [pc, #612]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f82:	08db      	lsrs	r3, r3, #3
 8002f84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f88:	693a      	ldr	r2, [r7, #16]
 8002f8a:	fb02 f303 	mul.w	r3, r2, r3
 8002f8e:	ee07 3a90 	vmov	s15, r3
 8002f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f96:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f000 8111 	beq.w	80031c4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	f000 8083 	beq.w	80030b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	f200 80a1 	bhi.w	80030f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d003      	beq.n	8002fc0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d056      	beq.n	800306c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8002fbe:	e099      	b.n	80030f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002fc0:	4b88      	ldr	r3, [pc, #544]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0320 	and.w	r3, r3, #32
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d02d      	beq.n	8003028 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002fcc:	4b85      	ldr	r3, [pc, #532]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	08db      	lsrs	r3, r3, #3
 8002fd2:	f003 0303 	and.w	r3, r3, #3
 8002fd6:	4a84      	ldr	r2, [pc, #528]	@ (80031e8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8002fd8:	fa22 f303 	lsr.w	r3, r2, r3
 8002fdc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	ee07 3a90 	vmov	s15, r3
 8002fe4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	ee07 3a90 	vmov	s15, r3
 8002fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ff6:	4b7b      	ldr	r3, [pc, #492]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ffe:	ee07 3a90 	vmov	s15, r3
 8003002:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003006:	ed97 6a03 	vldr	s12, [r7, #12]
 800300a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80031ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800300e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003012:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800301a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800301e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003022:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003026:	e087      	b.n	8003138 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	ee07 3a90 	vmov	s15, r3
 800302e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003032:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80031f0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800303a:	4b6a      	ldr	r3, [pc, #424]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800303c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800303e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003042:	ee07 3a90 	vmov	s15, r3
 8003046:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800304a:	ed97 6a03 	vldr	s12, [r7, #12]
 800304e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80031ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003052:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800305a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800305e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003066:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800306a:	e065      	b.n	8003138 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	ee07 3a90 	vmov	s15, r3
 8003072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003076:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80031f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800307a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800307e:	4b59      	ldr	r3, [pc, #356]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003086:	ee07 3a90 	vmov	s15, r3
 800308a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800308e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003092:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80031ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003096:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800309a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800309e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80030ae:	e043      	b.n	8003138 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	ee07 3a90 	vmov	s15, r3
 80030b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80031f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80030be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030c2:	4b48      	ldr	r3, [pc, #288]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80030c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030ca:	ee07 3a90 	vmov	s15, r3
 80030ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80030d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80031ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80030da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80030f2:	e021      	b.n	8003138 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	ee07 3a90 	vmov	s15, r3
 80030fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80031f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003106:	4b37      	ldr	r3, [pc, #220]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800310a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800310e:	ee07 3a90 	vmov	s15, r3
 8003112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003116:	ed97 6a03 	vldr	s12, [r7, #12]
 800311a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80031ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800311e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003126:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800312a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800312e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003132:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003136:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003138:	4b2a      	ldr	r3, [pc, #168]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800313a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800313c:	0a5b      	lsrs	r3, r3, #9
 800313e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003142:	ee07 3a90 	vmov	s15, r3
 8003146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800314a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800314e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003152:	edd7 6a07 	vldr	s13, [r7, #28]
 8003156:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800315a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800315e:	ee17 2a90 	vmov	r2, s15
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003166:	4b1f      	ldr	r3, [pc, #124]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800316a:	0c1b      	lsrs	r3, r3, #16
 800316c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003170:	ee07 3a90 	vmov	s15, r3
 8003174:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003178:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800317c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003180:	edd7 6a07 	vldr	s13, [r7, #28]
 8003184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003188:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800318c:	ee17 2a90 	vmov	r2, s15
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003194:	4b13      	ldr	r3, [pc, #76]	@ (80031e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003198:	0e1b      	lsrs	r3, r3, #24
 800319a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800319e:	ee07 3a90 	vmov	s15, r3
 80031a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80031ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80031b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031ba:	ee17 2a90 	vmov	r2, s15
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80031c2:	e008      	b.n	80031d6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	609a      	str	r2, [r3, #8]
}
 80031d6:	bf00      	nop
 80031d8:	3724      	adds	r7, #36	@ 0x24
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	58024400 	.word	0x58024400
 80031e8:	03d09000 	.word	0x03d09000
 80031ec:	46000000 	.word	0x46000000
 80031f0:	4c742400 	.word	0x4c742400
 80031f4:	4a742400 	.word	0x4a742400
 80031f8:	4af42400 	.word	0x4af42400

080031fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b089      	sub	sp, #36	@ 0x24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003204:	4ba1      	ldr	r3, [pc, #644]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800320e:	4b9f      	ldr	r3, [pc, #636]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003212:	0d1b      	lsrs	r3, r3, #20
 8003214:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003218:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800321a:	4b9c      	ldr	r3, [pc, #624]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800321c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321e:	0a1b      	lsrs	r3, r3, #8
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003226:	4b99      	ldr	r3, [pc, #612]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800322a:	08db      	lsrs	r3, r3, #3
 800322c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003230:	693a      	ldr	r2, [r7, #16]
 8003232:	fb02 f303 	mul.w	r3, r2, r3
 8003236:	ee07 3a90 	vmov	s15, r3
 800323a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800323e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2b00      	cmp	r3, #0
 8003246:	f000 8111 	beq.w	800346c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	2b02      	cmp	r3, #2
 800324e:	f000 8083 	beq.w	8003358 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	2b02      	cmp	r3, #2
 8003256:	f200 80a1 	bhi.w	800339c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d003      	beq.n	8003268 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d056      	beq.n	8003314 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003266:	e099      	b.n	800339c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003268:	4b88      	ldr	r3, [pc, #544]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0320 	and.w	r3, r3, #32
 8003270:	2b00      	cmp	r3, #0
 8003272:	d02d      	beq.n	80032d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003274:	4b85      	ldr	r3, [pc, #532]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	08db      	lsrs	r3, r3, #3
 800327a:	f003 0303 	and.w	r3, r3, #3
 800327e:	4a84      	ldr	r2, [pc, #528]	@ (8003490 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003280:	fa22 f303 	lsr.w	r3, r2, r3
 8003284:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	ee07 3a90 	vmov	s15, r3
 800328c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	ee07 3a90 	vmov	s15, r3
 8003296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800329a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800329e:	4b7b      	ldr	r3, [pc, #492]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80032a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032a6:	ee07 3a90 	vmov	s15, r3
 80032aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80032b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003494 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80032b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80032ce:	e087      	b.n	80033e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	ee07 3a90 	vmov	s15, r3
 80032d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003498 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80032de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032e2:	4b6a      	ldr	r3, [pc, #424]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80032e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ea:	ee07 3a90 	vmov	s15, r3
 80032ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80032f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003494 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80032fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003302:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003306:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800330a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800330e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003312:	e065      	b.n	80033e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	ee07 3a90 	vmov	s15, r3
 800331a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800331e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800349c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003322:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003326:	4b59      	ldr	r3, [pc, #356]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800332e:	ee07 3a90 	vmov	s15, r3
 8003332:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003336:	ed97 6a03 	vldr	s12, [r7, #12]
 800333a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003494 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800333e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003346:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800334a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800334e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003352:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003356:	e043      	b.n	80033e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	ee07 3a90 	vmov	s15, r3
 800335e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003362:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80034a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800336a:	4b48      	ldr	r3, [pc, #288]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800336c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003372:	ee07 3a90 	vmov	s15, r3
 8003376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800337a:	ed97 6a03 	vldr	s12, [r7, #12]
 800337e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003494 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003382:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003386:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800338a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800338e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003396:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800339a:	e021      	b.n	80033e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	ee07 3a90 	vmov	s15, r3
 80033a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800349c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80033aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033ae:	4b37      	ldr	r3, [pc, #220]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80033b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033b6:	ee07 3a90 	vmov	s15, r3
 80033ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033be:	ed97 6a03 	vldr	s12, [r7, #12]
 80033c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003494 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80033c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80033de:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80033e0:	4b2a      	ldr	r3, [pc, #168]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80033e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e4:	0a5b      	lsrs	r3, r3, #9
 80033e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033ea:	ee07 3a90 	vmov	s15, r3
 80033ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80033f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80033fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80033fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003402:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003406:	ee17 2a90 	vmov	r2, s15
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800340e:	4b1f      	ldr	r3, [pc, #124]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003412:	0c1b      	lsrs	r3, r3, #16
 8003414:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003418:	ee07 3a90 	vmov	s15, r3
 800341c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003420:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003424:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003428:	edd7 6a07 	vldr	s13, [r7, #28]
 800342c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003430:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003434:	ee17 2a90 	vmov	r2, s15
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800343c:	4b13      	ldr	r3, [pc, #76]	@ (800348c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800343e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003440:	0e1b      	lsrs	r3, r3, #24
 8003442:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003446:	ee07 3a90 	vmov	s15, r3
 800344a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800344e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003452:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003456:	edd7 6a07 	vldr	s13, [r7, #28]
 800345a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800345e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003462:	ee17 2a90 	vmov	r2, s15
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800346a:	e008      	b.n	800347e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	609a      	str	r2, [r3, #8]
}
 800347e:	bf00      	nop
 8003480:	3724      	adds	r7, #36	@ 0x24
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	58024400 	.word	0x58024400
 8003490:	03d09000 	.word	0x03d09000
 8003494:	46000000 	.word	0x46000000
 8003498:	4c742400 	.word	0x4c742400
 800349c:	4a742400 	.word	0x4a742400
 80034a0:	4af42400 	.word	0x4af42400

080034a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e042      	b.n	800353c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d106      	bne.n	80034ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f000 f83b 	bl	8003544 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2224      	movs	r2, #36	@ 0x24
 80034d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0201 	bic.w	r2, r2, #1
 80034e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d002      	beq.n	80034f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 ff2c 	bl	800434c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f8bd 	bl	8003674 <UART_SetConfig>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d101      	bne.n	8003504 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e01b      	b.n	800353c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003512:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	689a      	ldr	r2, [r3, #8]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003522:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f042 0201 	orr.w	r2, r2, #1
 8003532:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 ffab 	bl	8004490 <UART_CheckIdleState>
 800353a:	4603      	mov	r3, r0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3708      	adds	r7, #8
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800354c:	bf00      	nop
 800354e:	370c      	adds	r7, #12
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr

08003558 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b08a      	sub	sp, #40	@ 0x28
 800355c:	af02      	add	r7, sp, #8
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	603b      	str	r3, [r7, #0]
 8003564:	4613      	mov	r3, r2
 8003566:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356e:	2b20      	cmp	r3, #32
 8003570:	d17b      	bne.n	800366a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d002      	beq.n	800357e <HAL_UART_Transmit+0x26>
 8003578:	88fb      	ldrh	r3, [r7, #6]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e074      	b.n	800366c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2221      	movs	r2, #33	@ 0x21
 800358e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003592:	f7fe f96f 	bl	8001874 <HAL_GetTick>
 8003596:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	88fa      	ldrh	r2, [r7, #6]
 800359c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	88fa      	ldrh	r2, [r7, #6]
 80035a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035b0:	d108      	bne.n	80035c4 <HAL_UART_Transmit+0x6c>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d104      	bne.n	80035c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80035ba:	2300      	movs	r3, #0
 80035bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	61bb      	str	r3, [r7, #24]
 80035c2:	e003      	b.n	80035cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035cc:	e030      	b.n	8003630 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	2200      	movs	r2, #0
 80035d6:	2180      	movs	r1, #128	@ 0x80
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f001 f803 	bl	80045e4 <UART_WaitOnFlagUntilTimeout>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d005      	beq.n	80035f0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2220      	movs	r2, #32
 80035e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e03d      	b.n	800366c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10b      	bne.n	800360e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	461a      	mov	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003604:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	3302      	adds	r3, #2
 800360a:	61bb      	str	r3, [r7, #24]
 800360c:	e007      	b.n	800361e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	781a      	ldrb	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	3301      	adds	r3, #1
 800361c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003624:	b29b      	uxth	r3, r3
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003636:	b29b      	uxth	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1c8      	bne.n	80035ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	9300      	str	r3, [sp, #0]
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	2200      	movs	r2, #0
 8003644:	2140      	movs	r1, #64	@ 0x40
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f000 ffcc 	bl	80045e4 <UART_WaitOnFlagUntilTimeout>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d005      	beq.n	800365e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2220      	movs	r2, #32
 8003656:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e006      	b.n	800366c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2220      	movs	r2, #32
 8003662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003666:	2300      	movs	r3, #0
 8003668:	e000      	b.n	800366c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800366a:	2302      	movs	r3, #2
  }
}
 800366c:	4618      	mov	r0, r3
 800366e:	3720      	adds	r7, #32
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003678:	b092      	sub	sp, #72	@ 0x48
 800367a:	af00      	add	r7, sp, #0
 800367c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800367e:	2300      	movs	r3, #0
 8003680:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	691b      	ldr	r3, [r3, #16]
 800368c:	431a      	orrs	r2, r3
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	431a      	orrs	r2, r3
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	69db      	ldr	r3, [r3, #28]
 8003698:	4313      	orrs	r3, r2
 800369a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	4bbe      	ldr	r3, [pc, #760]	@ (800399c <UART_SetConfig+0x328>)
 80036a4:	4013      	ands	r3, r2
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	6812      	ldr	r2, [r2, #0]
 80036aa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80036ac:	430b      	orrs	r3, r1
 80036ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	68da      	ldr	r2, [r3, #12]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4ab3      	ldr	r2, [pc, #716]	@ (80039a0 <UART_SetConfig+0x32c>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d004      	beq.n	80036e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036dc:	4313      	orrs	r3, r2
 80036de:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	689a      	ldr	r2, [r3, #8]
 80036e6:	4baf      	ldr	r3, [pc, #700]	@ (80039a4 <UART_SetConfig+0x330>)
 80036e8:	4013      	ands	r3, r2
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	6812      	ldr	r2, [r2, #0]
 80036ee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80036f0:	430b      	orrs	r3, r1
 80036f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fa:	f023 010f 	bic.w	r1, r3, #15
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	430a      	orrs	r2, r1
 8003708:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4aa6      	ldr	r2, [pc, #664]	@ (80039a8 <UART_SetConfig+0x334>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d177      	bne.n	8003804 <UART_SetConfig+0x190>
 8003714:	4ba5      	ldr	r3, [pc, #660]	@ (80039ac <UART_SetConfig+0x338>)
 8003716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003718:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800371c:	2b28      	cmp	r3, #40	@ 0x28
 800371e:	d86d      	bhi.n	80037fc <UART_SetConfig+0x188>
 8003720:	a201      	add	r2, pc, #4	@ (adr r2, 8003728 <UART_SetConfig+0xb4>)
 8003722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003726:	bf00      	nop
 8003728:	080037cd 	.word	0x080037cd
 800372c:	080037fd 	.word	0x080037fd
 8003730:	080037fd 	.word	0x080037fd
 8003734:	080037fd 	.word	0x080037fd
 8003738:	080037fd 	.word	0x080037fd
 800373c:	080037fd 	.word	0x080037fd
 8003740:	080037fd 	.word	0x080037fd
 8003744:	080037fd 	.word	0x080037fd
 8003748:	080037d5 	.word	0x080037d5
 800374c:	080037fd 	.word	0x080037fd
 8003750:	080037fd 	.word	0x080037fd
 8003754:	080037fd 	.word	0x080037fd
 8003758:	080037fd 	.word	0x080037fd
 800375c:	080037fd 	.word	0x080037fd
 8003760:	080037fd 	.word	0x080037fd
 8003764:	080037fd 	.word	0x080037fd
 8003768:	080037dd 	.word	0x080037dd
 800376c:	080037fd 	.word	0x080037fd
 8003770:	080037fd 	.word	0x080037fd
 8003774:	080037fd 	.word	0x080037fd
 8003778:	080037fd 	.word	0x080037fd
 800377c:	080037fd 	.word	0x080037fd
 8003780:	080037fd 	.word	0x080037fd
 8003784:	080037fd 	.word	0x080037fd
 8003788:	080037e5 	.word	0x080037e5
 800378c:	080037fd 	.word	0x080037fd
 8003790:	080037fd 	.word	0x080037fd
 8003794:	080037fd 	.word	0x080037fd
 8003798:	080037fd 	.word	0x080037fd
 800379c:	080037fd 	.word	0x080037fd
 80037a0:	080037fd 	.word	0x080037fd
 80037a4:	080037fd 	.word	0x080037fd
 80037a8:	080037ed 	.word	0x080037ed
 80037ac:	080037fd 	.word	0x080037fd
 80037b0:	080037fd 	.word	0x080037fd
 80037b4:	080037fd 	.word	0x080037fd
 80037b8:	080037fd 	.word	0x080037fd
 80037bc:	080037fd 	.word	0x080037fd
 80037c0:	080037fd 	.word	0x080037fd
 80037c4:	080037fd 	.word	0x080037fd
 80037c8:	080037f5 	.word	0x080037f5
 80037cc:	2301      	movs	r3, #1
 80037ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80037d2:	e326      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80037d4:	2304      	movs	r3, #4
 80037d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80037da:	e322      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80037dc:	2308      	movs	r3, #8
 80037de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80037e2:	e31e      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80037e4:	2310      	movs	r3, #16
 80037e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80037ea:	e31a      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80037ec:	2320      	movs	r3, #32
 80037ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80037f2:	e316      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80037f4:	2340      	movs	r3, #64	@ 0x40
 80037f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80037fa:	e312      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80037fc:	2380      	movs	r3, #128	@ 0x80
 80037fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003802:	e30e      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a69      	ldr	r2, [pc, #420]	@ (80039b0 <UART_SetConfig+0x33c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d130      	bne.n	8003870 <UART_SetConfig+0x1fc>
 800380e:	4b67      	ldr	r3, [pc, #412]	@ (80039ac <UART_SetConfig+0x338>)
 8003810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003812:	f003 0307 	and.w	r3, r3, #7
 8003816:	2b05      	cmp	r3, #5
 8003818:	d826      	bhi.n	8003868 <UART_SetConfig+0x1f4>
 800381a:	a201      	add	r2, pc, #4	@ (adr r2, 8003820 <UART_SetConfig+0x1ac>)
 800381c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003820:	08003839 	.word	0x08003839
 8003824:	08003841 	.word	0x08003841
 8003828:	08003849 	.word	0x08003849
 800382c:	08003851 	.word	0x08003851
 8003830:	08003859 	.word	0x08003859
 8003834:	08003861 	.word	0x08003861
 8003838:	2300      	movs	r3, #0
 800383a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800383e:	e2f0      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003840:	2304      	movs	r3, #4
 8003842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003846:	e2ec      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003848:	2308      	movs	r3, #8
 800384a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800384e:	e2e8      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003850:	2310      	movs	r3, #16
 8003852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003856:	e2e4      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003858:	2320      	movs	r3, #32
 800385a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800385e:	e2e0      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003860:	2340      	movs	r3, #64	@ 0x40
 8003862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003866:	e2dc      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003868:	2380      	movs	r3, #128	@ 0x80
 800386a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800386e:	e2d8      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a4f      	ldr	r2, [pc, #316]	@ (80039b4 <UART_SetConfig+0x340>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d130      	bne.n	80038dc <UART_SetConfig+0x268>
 800387a:	4b4c      	ldr	r3, [pc, #304]	@ (80039ac <UART_SetConfig+0x338>)
 800387c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800387e:	f003 0307 	and.w	r3, r3, #7
 8003882:	2b05      	cmp	r3, #5
 8003884:	d826      	bhi.n	80038d4 <UART_SetConfig+0x260>
 8003886:	a201      	add	r2, pc, #4	@ (adr r2, 800388c <UART_SetConfig+0x218>)
 8003888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800388c:	080038a5 	.word	0x080038a5
 8003890:	080038ad 	.word	0x080038ad
 8003894:	080038b5 	.word	0x080038b5
 8003898:	080038bd 	.word	0x080038bd
 800389c:	080038c5 	.word	0x080038c5
 80038a0:	080038cd 	.word	0x080038cd
 80038a4:	2300      	movs	r3, #0
 80038a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038aa:	e2ba      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80038ac:	2304      	movs	r3, #4
 80038ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038b2:	e2b6      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80038b4:	2308      	movs	r3, #8
 80038b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038ba:	e2b2      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80038bc:	2310      	movs	r3, #16
 80038be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038c2:	e2ae      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80038c4:	2320      	movs	r3, #32
 80038c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038ca:	e2aa      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80038cc:	2340      	movs	r3, #64	@ 0x40
 80038ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038d2:	e2a6      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80038d4:	2380      	movs	r3, #128	@ 0x80
 80038d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038da:	e2a2      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a35      	ldr	r2, [pc, #212]	@ (80039b8 <UART_SetConfig+0x344>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d130      	bne.n	8003948 <UART_SetConfig+0x2d4>
 80038e6:	4b31      	ldr	r3, [pc, #196]	@ (80039ac <UART_SetConfig+0x338>)
 80038e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ea:	f003 0307 	and.w	r3, r3, #7
 80038ee:	2b05      	cmp	r3, #5
 80038f0:	d826      	bhi.n	8003940 <UART_SetConfig+0x2cc>
 80038f2:	a201      	add	r2, pc, #4	@ (adr r2, 80038f8 <UART_SetConfig+0x284>)
 80038f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f8:	08003911 	.word	0x08003911
 80038fc:	08003919 	.word	0x08003919
 8003900:	08003921 	.word	0x08003921
 8003904:	08003929 	.word	0x08003929
 8003908:	08003931 	.word	0x08003931
 800390c:	08003939 	.word	0x08003939
 8003910:	2300      	movs	r3, #0
 8003912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003916:	e284      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003918:	2304      	movs	r3, #4
 800391a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800391e:	e280      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003920:	2308      	movs	r3, #8
 8003922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003926:	e27c      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003928:	2310      	movs	r3, #16
 800392a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800392e:	e278      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003930:	2320      	movs	r3, #32
 8003932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003936:	e274      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003938:	2340      	movs	r3, #64	@ 0x40
 800393a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800393e:	e270      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003940:	2380      	movs	r3, #128	@ 0x80
 8003942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003946:	e26c      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a1b      	ldr	r2, [pc, #108]	@ (80039bc <UART_SetConfig+0x348>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d142      	bne.n	80039d8 <UART_SetConfig+0x364>
 8003952:	4b16      	ldr	r3, [pc, #88]	@ (80039ac <UART_SetConfig+0x338>)
 8003954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	2b05      	cmp	r3, #5
 800395c:	d838      	bhi.n	80039d0 <UART_SetConfig+0x35c>
 800395e:	a201      	add	r2, pc, #4	@ (adr r2, 8003964 <UART_SetConfig+0x2f0>)
 8003960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003964:	0800397d 	.word	0x0800397d
 8003968:	08003985 	.word	0x08003985
 800396c:	0800398d 	.word	0x0800398d
 8003970:	08003995 	.word	0x08003995
 8003974:	080039c1 	.word	0x080039c1
 8003978:	080039c9 	.word	0x080039c9
 800397c:	2300      	movs	r3, #0
 800397e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003982:	e24e      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003984:	2304      	movs	r3, #4
 8003986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800398a:	e24a      	b.n	8003e22 <UART_SetConfig+0x7ae>
 800398c:	2308      	movs	r3, #8
 800398e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003992:	e246      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003994:	2310      	movs	r3, #16
 8003996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800399a:	e242      	b.n	8003e22 <UART_SetConfig+0x7ae>
 800399c:	cfff69f3 	.word	0xcfff69f3
 80039a0:	58000c00 	.word	0x58000c00
 80039a4:	11fff4ff 	.word	0x11fff4ff
 80039a8:	40011000 	.word	0x40011000
 80039ac:	58024400 	.word	0x58024400
 80039b0:	40004400 	.word	0x40004400
 80039b4:	40004800 	.word	0x40004800
 80039b8:	40004c00 	.word	0x40004c00
 80039bc:	40005000 	.word	0x40005000
 80039c0:	2320      	movs	r3, #32
 80039c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80039c6:	e22c      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80039c8:	2340      	movs	r3, #64	@ 0x40
 80039ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80039ce:	e228      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80039d0:	2380      	movs	r3, #128	@ 0x80
 80039d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80039d6:	e224      	b.n	8003e22 <UART_SetConfig+0x7ae>
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4ab1      	ldr	r2, [pc, #708]	@ (8003ca4 <UART_SetConfig+0x630>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d176      	bne.n	8003ad0 <UART_SetConfig+0x45c>
 80039e2:	4bb1      	ldr	r3, [pc, #708]	@ (8003ca8 <UART_SetConfig+0x634>)
 80039e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039ea:	2b28      	cmp	r3, #40	@ 0x28
 80039ec:	d86c      	bhi.n	8003ac8 <UART_SetConfig+0x454>
 80039ee:	a201      	add	r2, pc, #4	@ (adr r2, 80039f4 <UART_SetConfig+0x380>)
 80039f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f4:	08003a99 	.word	0x08003a99
 80039f8:	08003ac9 	.word	0x08003ac9
 80039fc:	08003ac9 	.word	0x08003ac9
 8003a00:	08003ac9 	.word	0x08003ac9
 8003a04:	08003ac9 	.word	0x08003ac9
 8003a08:	08003ac9 	.word	0x08003ac9
 8003a0c:	08003ac9 	.word	0x08003ac9
 8003a10:	08003ac9 	.word	0x08003ac9
 8003a14:	08003aa1 	.word	0x08003aa1
 8003a18:	08003ac9 	.word	0x08003ac9
 8003a1c:	08003ac9 	.word	0x08003ac9
 8003a20:	08003ac9 	.word	0x08003ac9
 8003a24:	08003ac9 	.word	0x08003ac9
 8003a28:	08003ac9 	.word	0x08003ac9
 8003a2c:	08003ac9 	.word	0x08003ac9
 8003a30:	08003ac9 	.word	0x08003ac9
 8003a34:	08003aa9 	.word	0x08003aa9
 8003a38:	08003ac9 	.word	0x08003ac9
 8003a3c:	08003ac9 	.word	0x08003ac9
 8003a40:	08003ac9 	.word	0x08003ac9
 8003a44:	08003ac9 	.word	0x08003ac9
 8003a48:	08003ac9 	.word	0x08003ac9
 8003a4c:	08003ac9 	.word	0x08003ac9
 8003a50:	08003ac9 	.word	0x08003ac9
 8003a54:	08003ab1 	.word	0x08003ab1
 8003a58:	08003ac9 	.word	0x08003ac9
 8003a5c:	08003ac9 	.word	0x08003ac9
 8003a60:	08003ac9 	.word	0x08003ac9
 8003a64:	08003ac9 	.word	0x08003ac9
 8003a68:	08003ac9 	.word	0x08003ac9
 8003a6c:	08003ac9 	.word	0x08003ac9
 8003a70:	08003ac9 	.word	0x08003ac9
 8003a74:	08003ab9 	.word	0x08003ab9
 8003a78:	08003ac9 	.word	0x08003ac9
 8003a7c:	08003ac9 	.word	0x08003ac9
 8003a80:	08003ac9 	.word	0x08003ac9
 8003a84:	08003ac9 	.word	0x08003ac9
 8003a88:	08003ac9 	.word	0x08003ac9
 8003a8c:	08003ac9 	.word	0x08003ac9
 8003a90:	08003ac9 	.word	0x08003ac9
 8003a94:	08003ac1 	.word	0x08003ac1
 8003a98:	2301      	movs	r3, #1
 8003a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003a9e:	e1c0      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003aa0:	2304      	movs	r3, #4
 8003aa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003aa6:	e1bc      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003aa8:	2308      	movs	r3, #8
 8003aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003aae:	e1b8      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003ab0:	2310      	movs	r3, #16
 8003ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003ab6:	e1b4      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003ab8:	2320      	movs	r3, #32
 8003aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003abe:	e1b0      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003ac0:	2340      	movs	r3, #64	@ 0x40
 8003ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003ac6:	e1ac      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003ac8:	2380      	movs	r3, #128	@ 0x80
 8003aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003ace:	e1a8      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a75      	ldr	r2, [pc, #468]	@ (8003cac <UART_SetConfig+0x638>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d130      	bne.n	8003b3c <UART_SetConfig+0x4c8>
 8003ada:	4b73      	ldr	r3, [pc, #460]	@ (8003ca8 <UART_SetConfig+0x634>)
 8003adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	2b05      	cmp	r3, #5
 8003ae4:	d826      	bhi.n	8003b34 <UART_SetConfig+0x4c0>
 8003ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8003aec <UART_SetConfig+0x478>)
 8003ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aec:	08003b05 	.word	0x08003b05
 8003af0:	08003b0d 	.word	0x08003b0d
 8003af4:	08003b15 	.word	0x08003b15
 8003af8:	08003b1d 	.word	0x08003b1d
 8003afc:	08003b25 	.word	0x08003b25
 8003b00:	08003b2d 	.word	0x08003b2d
 8003b04:	2300      	movs	r3, #0
 8003b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b0a:	e18a      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b0c:	2304      	movs	r3, #4
 8003b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b12:	e186      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b14:	2308      	movs	r3, #8
 8003b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b1a:	e182      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b1c:	2310      	movs	r3, #16
 8003b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b22:	e17e      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b24:	2320      	movs	r3, #32
 8003b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b2a:	e17a      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b2c:	2340      	movs	r3, #64	@ 0x40
 8003b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b32:	e176      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b34:	2380      	movs	r3, #128	@ 0x80
 8003b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b3a:	e172      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a5b      	ldr	r2, [pc, #364]	@ (8003cb0 <UART_SetConfig+0x63c>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d130      	bne.n	8003ba8 <UART_SetConfig+0x534>
 8003b46:	4b58      	ldr	r3, [pc, #352]	@ (8003ca8 <UART_SetConfig+0x634>)
 8003b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	2b05      	cmp	r3, #5
 8003b50:	d826      	bhi.n	8003ba0 <UART_SetConfig+0x52c>
 8003b52:	a201      	add	r2, pc, #4	@ (adr r2, 8003b58 <UART_SetConfig+0x4e4>)
 8003b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b58:	08003b71 	.word	0x08003b71
 8003b5c:	08003b79 	.word	0x08003b79
 8003b60:	08003b81 	.word	0x08003b81
 8003b64:	08003b89 	.word	0x08003b89
 8003b68:	08003b91 	.word	0x08003b91
 8003b6c:	08003b99 	.word	0x08003b99
 8003b70:	2300      	movs	r3, #0
 8003b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b76:	e154      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b78:	2304      	movs	r3, #4
 8003b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b7e:	e150      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b80:	2308      	movs	r3, #8
 8003b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b86:	e14c      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b88:	2310      	movs	r3, #16
 8003b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b8e:	e148      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b90:	2320      	movs	r3, #32
 8003b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b96:	e144      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003b98:	2340      	movs	r3, #64	@ 0x40
 8003b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b9e:	e140      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003ba0:	2380      	movs	r3, #128	@ 0x80
 8003ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003ba6:	e13c      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a41      	ldr	r2, [pc, #260]	@ (8003cb4 <UART_SetConfig+0x640>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	f040 8082 	bne.w	8003cb8 <UART_SetConfig+0x644>
 8003bb4:	4b3c      	ldr	r3, [pc, #240]	@ (8003ca8 <UART_SetConfig+0x634>)
 8003bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003bbc:	2b28      	cmp	r3, #40	@ 0x28
 8003bbe:	d86d      	bhi.n	8003c9c <UART_SetConfig+0x628>
 8003bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8003bc8 <UART_SetConfig+0x554>)
 8003bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc6:	bf00      	nop
 8003bc8:	08003c6d 	.word	0x08003c6d
 8003bcc:	08003c9d 	.word	0x08003c9d
 8003bd0:	08003c9d 	.word	0x08003c9d
 8003bd4:	08003c9d 	.word	0x08003c9d
 8003bd8:	08003c9d 	.word	0x08003c9d
 8003bdc:	08003c9d 	.word	0x08003c9d
 8003be0:	08003c9d 	.word	0x08003c9d
 8003be4:	08003c9d 	.word	0x08003c9d
 8003be8:	08003c75 	.word	0x08003c75
 8003bec:	08003c9d 	.word	0x08003c9d
 8003bf0:	08003c9d 	.word	0x08003c9d
 8003bf4:	08003c9d 	.word	0x08003c9d
 8003bf8:	08003c9d 	.word	0x08003c9d
 8003bfc:	08003c9d 	.word	0x08003c9d
 8003c00:	08003c9d 	.word	0x08003c9d
 8003c04:	08003c9d 	.word	0x08003c9d
 8003c08:	08003c7d 	.word	0x08003c7d
 8003c0c:	08003c9d 	.word	0x08003c9d
 8003c10:	08003c9d 	.word	0x08003c9d
 8003c14:	08003c9d 	.word	0x08003c9d
 8003c18:	08003c9d 	.word	0x08003c9d
 8003c1c:	08003c9d 	.word	0x08003c9d
 8003c20:	08003c9d 	.word	0x08003c9d
 8003c24:	08003c9d 	.word	0x08003c9d
 8003c28:	08003c85 	.word	0x08003c85
 8003c2c:	08003c9d 	.word	0x08003c9d
 8003c30:	08003c9d 	.word	0x08003c9d
 8003c34:	08003c9d 	.word	0x08003c9d
 8003c38:	08003c9d 	.word	0x08003c9d
 8003c3c:	08003c9d 	.word	0x08003c9d
 8003c40:	08003c9d 	.word	0x08003c9d
 8003c44:	08003c9d 	.word	0x08003c9d
 8003c48:	08003c8d 	.word	0x08003c8d
 8003c4c:	08003c9d 	.word	0x08003c9d
 8003c50:	08003c9d 	.word	0x08003c9d
 8003c54:	08003c9d 	.word	0x08003c9d
 8003c58:	08003c9d 	.word	0x08003c9d
 8003c5c:	08003c9d 	.word	0x08003c9d
 8003c60:	08003c9d 	.word	0x08003c9d
 8003c64:	08003c9d 	.word	0x08003c9d
 8003c68:	08003c95 	.word	0x08003c95
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c72:	e0d6      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003c74:	2304      	movs	r3, #4
 8003c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c7a:	e0d2      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003c7c:	2308      	movs	r3, #8
 8003c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c82:	e0ce      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003c84:	2310      	movs	r3, #16
 8003c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c8a:	e0ca      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003c8c:	2320      	movs	r3, #32
 8003c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c92:	e0c6      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003c94:	2340      	movs	r3, #64	@ 0x40
 8003c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c9a:	e0c2      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003c9c:	2380      	movs	r3, #128	@ 0x80
 8003c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003ca2:	e0be      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003ca4:	40011400 	.word	0x40011400
 8003ca8:	58024400 	.word	0x58024400
 8003cac:	40007800 	.word	0x40007800
 8003cb0:	40007c00 	.word	0x40007c00
 8003cb4:	40011800 	.word	0x40011800
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4aad      	ldr	r2, [pc, #692]	@ (8003f74 <UART_SetConfig+0x900>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d176      	bne.n	8003db0 <UART_SetConfig+0x73c>
 8003cc2:	4bad      	ldr	r3, [pc, #692]	@ (8003f78 <UART_SetConfig+0x904>)
 8003cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cca:	2b28      	cmp	r3, #40	@ 0x28
 8003ccc:	d86c      	bhi.n	8003da8 <UART_SetConfig+0x734>
 8003cce:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd4 <UART_SetConfig+0x660>)
 8003cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd4:	08003d79 	.word	0x08003d79
 8003cd8:	08003da9 	.word	0x08003da9
 8003cdc:	08003da9 	.word	0x08003da9
 8003ce0:	08003da9 	.word	0x08003da9
 8003ce4:	08003da9 	.word	0x08003da9
 8003ce8:	08003da9 	.word	0x08003da9
 8003cec:	08003da9 	.word	0x08003da9
 8003cf0:	08003da9 	.word	0x08003da9
 8003cf4:	08003d81 	.word	0x08003d81
 8003cf8:	08003da9 	.word	0x08003da9
 8003cfc:	08003da9 	.word	0x08003da9
 8003d00:	08003da9 	.word	0x08003da9
 8003d04:	08003da9 	.word	0x08003da9
 8003d08:	08003da9 	.word	0x08003da9
 8003d0c:	08003da9 	.word	0x08003da9
 8003d10:	08003da9 	.word	0x08003da9
 8003d14:	08003d89 	.word	0x08003d89
 8003d18:	08003da9 	.word	0x08003da9
 8003d1c:	08003da9 	.word	0x08003da9
 8003d20:	08003da9 	.word	0x08003da9
 8003d24:	08003da9 	.word	0x08003da9
 8003d28:	08003da9 	.word	0x08003da9
 8003d2c:	08003da9 	.word	0x08003da9
 8003d30:	08003da9 	.word	0x08003da9
 8003d34:	08003d91 	.word	0x08003d91
 8003d38:	08003da9 	.word	0x08003da9
 8003d3c:	08003da9 	.word	0x08003da9
 8003d40:	08003da9 	.word	0x08003da9
 8003d44:	08003da9 	.word	0x08003da9
 8003d48:	08003da9 	.word	0x08003da9
 8003d4c:	08003da9 	.word	0x08003da9
 8003d50:	08003da9 	.word	0x08003da9
 8003d54:	08003d99 	.word	0x08003d99
 8003d58:	08003da9 	.word	0x08003da9
 8003d5c:	08003da9 	.word	0x08003da9
 8003d60:	08003da9 	.word	0x08003da9
 8003d64:	08003da9 	.word	0x08003da9
 8003d68:	08003da9 	.word	0x08003da9
 8003d6c:	08003da9 	.word	0x08003da9
 8003d70:	08003da9 	.word	0x08003da9
 8003d74:	08003da1 	.word	0x08003da1
 8003d78:	2301      	movs	r3, #1
 8003d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d7e:	e050      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003d80:	2304      	movs	r3, #4
 8003d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d86:	e04c      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003d88:	2308      	movs	r3, #8
 8003d8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d8e:	e048      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003d90:	2310      	movs	r3, #16
 8003d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d96:	e044      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003d98:	2320      	movs	r3, #32
 8003d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003d9e:	e040      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003da0:	2340      	movs	r3, #64	@ 0x40
 8003da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003da6:	e03c      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003da8:	2380      	movs	r3, #128	@ 0x80
 8003daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003dae:	e038      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a71      	ldr	r2, [pc, #452]	@ (8003f7c <UART_SetConfig+0x908>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d130      	bne.n	8003e1c <UART_SetConfig+0x7a8>
 8003dba:	4b6f      	ldr	r3, [pc, #444]	@ (8003f78 <UART_SetConfig+0x904>)
 8003dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dbe:	f003 0307 	and.w	r3, r3, #7
 8003dc2:	2b05      	cmp	r3, #5
 8003dc4:	d826      	bhi.n	8003e14 <UART_SetConfig+0x7a0>
 8003dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003dcc <UART_SetConfig+0x758>)
 8003dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dcc:	08003de5 	.word	0x08003de5
 8003dd0:	08003ded 	.word	0x08003ded
 8003dd4:	08003df5 	.word	0x08003df5
 8003dd8:	08003dfd 	.word	0x08003dfd
 8003ddc:	08003e05 	.word	0x08003e05
 8003de0:	08003e0d 	.word	0x08003e0d
 8003de4:	2302      	movs	r3, #2
 8003de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003dea:	e01a      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003dec:	2304      	movs	r3, #4
 8003dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003df2:	e016      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003df4:	2308      	movs	r3, #8
 8003df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003dfa:	e012      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003dfc:	2310      	movs	r3, #16
 8003dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e02:	e00e      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003e04:	2320      	movs	r3, #32
 8003e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e0a:	e00a      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003e0c:	2340      	movs	r3, #64	@ 0x40
 8003e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e12:	e006      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003e14:	2380      	movs	r3, #128	@ 0x80
 8003e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003e1a:	e002      	b.n	8003e22 <UART_SetConfig+0x7ae>
 8003e1c:	2380      	movs	r3, #128	@ 0x80
 8003e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a55      	ldr	r2, [pc, #340]	@ (8003f7c <UART_SetConfig+0x908>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	f040 80f8 	bne.w	800401e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e2e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003e32:	2b20      	cmp	r3, #32
 8003e34:	dc46      	bgt.n	8003ec4 <UART_SetConfig+0x850>
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	db75      	blt.n	8003f26 <UART_SetConfig+0x8b2>
 8003e3a:	3b02      	subs	r3, #2
 8003e3c:	2b1e      	cmp	r3, #30
 8003e3e:	d872      	bhi.n	8003f26 <UART_SetConfig+0x8b2>
 8003e40:	a201      	add	r2, pc, #4	@ (adr r2, 8003e48 <UART_SetConfig+0x7d4>)
 8003e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e46:	bf00      	nop
 8003e48:	08003ecb 	.word	0x08003ecb
 8003e4c:	08003f27 	.word	0x08003f27
 8003e50:	08003ed3 	.word	0x08003ed3
 8003e54:	08003f27 	.word	0x08003f27
 8003e58:	08003f27 	.word	0x08003f27
 8003e5c:	08003f27 	.word	0x08003f27
 8003e60:	08003ee3 	.word	0x08003ee3
 8003e64:	08003f27 	.word	0x08003f27
 8003e68:	08003f27 	.word	0x08003f27
 8003e6c:	08003f27 	.word	0x08003f27
 8003e70:	08003f27 	.word	0x08003f27
 8003e74:	08003f27 	.word	0x08003f27
 8003e78:	08003f27 	.word	0x08003f27
 8003e7c:	08003f27 	.word	0x08003f27
 8003e80:	08003ef3 	.word	0x08003ef3
 8003e84:	08003f27 	.word	0x08003f27
 8003e88:	08003f27 	.word	0x08003f27
 8003e8c:	08003f27 	.word	0x08003f27
 8003e90:	08003f27 	.word	0x08003f27
 8003e94:	08003f27 	.word	0x08003f27
 8003e98:	08003f27 	.word	0x08003f27
 8003e9c:	08003f27 	.word	0x08003f27
 8003ea0:	08003f27 	.word	0x08003f27
 8003ea4:	08003f27 	.word	0x08003f27
 8003ea8:	08003f27 	.word	0x08003f27
 8003eac:	08003f27 	.word	0x08003f27
 8003eb0:	08003f27 	.word	0x08003f27
 8003eb4:	08003f27 	.word	0x08003f27
 8003eb8:	08003f27 	.word	0x08003f27
 8003ebc:	08003f27 	.word	0x08003f27
 8003ec0:	08003f19 	.word	0x08003f19
 8003ec4:	2b40      	cmp	r3, #64	@ 0x40
 8003ec6:	d02a      	beq.n	8003f1e <UART_SetConfig+0x8aa>
 8003ec8:	e02d      	b.n	8003f26 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8003eca:	f7ff f82d 	bl	8002f28 <HAL_RCCEx_GetD3PCLK1Freq>
 8003ece:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003ed0:	e02f      	b.n	8003f32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003ed2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f7ff f83c 	bl	8002f54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003ee0:	e027      	b.n	8003f32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003ee2:	f107 0318 	add.w	r3, r7, #24
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7ff f988 	bl	80031fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003ef0:	e01f      	b.n	8003f32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ef2:	4b21      	ldr	r3, [pc, #132]	@ (8003f78 <UART_SetConfig+0x904>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0320 	and.w	r3, r3, #32
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d009      	beq.n	8003f12 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003efe:	4b1e      	ldr	r3, [pc, #120]	@ (8003f78 <UART_SetConfig+0x904>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	08db      	lsrs	r3, r3, #3
 8003f04:	f003 0303 	and.w	r3, r3, #3
 8003f08:	4a1d      	ldr	r2, [pc, #116]	@ (8003f80 <UART_SetConfig+0x90c>)
 8003f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003f10:	e00f      	b.n	8003f32 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8003f12:	4b1b      	ldr	r3, [pc, #108]	@ (8003f80 <UART_SetConfig+0x90c>)
 8003f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003f16:	e00c      	b.n	8003f32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003f18:	4b1a      	ldr	r3, [pc, #104]	@ (8003f84 <UART_SetConfig+0x910>)
 8003f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003f1c:	e009      	b.n	8003f32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003f24:	e005      	b.n	8003f32 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8003f26:	2300      	movs	r3, #0
 8003f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003f30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003f32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	f000 81ee 	beq.w	8004316 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	4a12      	ldr	r2, [pc, #72]	@ (8003f88 <UART_SetConfig+0x914>)
 8003f40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f44:	461a      	mov	r2, r3
 8003f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f48:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f4c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	4613      	mov	r3, r2
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	4413      	add	r3, r2
 8003f58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d305      	bcc.n	8003f6a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d910      	bls.n	8003f8c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003f70:	e1d1      	b.n	8004316 <UART_SetConfig+0xca2>
 8003f72:	bf00      	nop
 8003f74:	40011c00 	.word	0x40011c00
 8003f78:	58024400 	.word	0x58024400
 8003f7c:	58000c00 	.word	0x58000c00
 8003f80:	03d09000 	.word	0x03d09000
 8003f84:	003d0900 	.word	0x003d0900
 8003f88:	08005ad8 	.word	0x08005ad8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f8e:	2200      	movs	r2, #0
 8003f90:	60bb      	str	r3, [r7, #8]
 8003f92:	60fa      	str	r2, [r7, #12]
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f98:	4ac0      	ldr	r2, [pc, #768]	@ (800429c <UART_SetConfig+0xc28>)
 8003f9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	603b      	str	r3, [r7, #0]
 8003fa4:	607a      	str	r2, [r7, #4]
 8003fa6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003faa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003fae:	f7fc f9ff 	bl	80003b0 <__aeabi_uldivmod>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	4610      	mov	r0, r2
 8003fb8:	4619      	mov	r1, r3
 8003fba:	f04f 0200 	mov.w	r2, #0
 8003fbe:	f04f 0300 	mov.w	r3, #0
 8003fc2:	020b      	lsls	r3, r1, #8
 8003fc4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003fc8:	0202      	lsls	r2, r0, #8
 8003fca:	6979      	ldr	r1, [r7, #20]
 8003fcc:	6849      	ldr	r1, [r1, #4]
 8003fce:	0849      	lsrs	r1, r1, #1
 8003fd0:	2000      	movs	r0, #0
 8003fd2:	460c      	mov	r4, r1
 8003fd4:	4605      	mov	r5, r0
 8003fd6:	eb12 0804 	adds.w	r8, r2, r4
 8003fda:	eb43 0905 	adc.w	r9, r3, r5
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	469a      	mov	sl, r3
 8003fe6:	4693      	mov	fp, r2
 8003fe8:	4652      	mov	r2, sl
 8003fea:	465b      	mov	r3, fp
 8003fec:	4640      	mov	r0, r8
 8003fee:	4649      	mov	r1, r9
 8003ff0:	f7fc f9de 	bl	80003b0 <__aeabi_uldivmod>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ffe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004002:	d308      	bcc.n	8004016 <UART_SetConfig+0x9a2>
 8004004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004006:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800400a:	d204      	bcs.n	8004016 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004012:	60da      	str	r2, [r3, #12]
 8004014:	e17f      	b.n	8004316 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800401c:	e17b      	b.n	8004316 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004026:	f040 80bd 	bne.w	80041a4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800402a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800402e:	2b20      	cmp	r3, #32
 8004030:	dc48      	bgt.n	80040c4 <UART_SetConfig+0xa50>
 8004032:	2b00      	cmp	r3, #0
 8004034:	db7b      	blt.n	800412e <UART_SetConfig+0xaba>
 8004036:	2b20      	cmp	r3, #32
 8004038:	d879      	bhi.n	800412e <UART_SetConfig+0xaba>
 800403a:	a201      	add	r2, pc, #4	@ (adr r2, 8004040 <UART_SetConfig+0x9cc>)
 800403c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004040:	080040cb 	.word	0x080040cb
 8004044:	080040d3 	.word	0x080040d3
 8004048:	0800412f 	.word	0x0800412f
 800404c:	0800412f 	.word	0x0800412f
 8004050:	080040db 	.word	0x080040db
 8004054:	0800412f 	.word	0x0800412f
 8004058:	0800412f 	.word	0x0800412f
 800405c:	0800412f 	.word	0x0800412f
 8004060:	080040eb 	.word	0x080040eb
 8004064:	0800412f 	.word	0x0800412f
 8004068:	0800412f 	.word	0x0800412f
 800406c:	0800412f 	.word	0x0800412f
 8004070:	0800412f 	.word	0x0800412f
 8004074:	0800412f 	.word	0x0800412f
 8004078:	0800412f 	.word	0x0800412f
 800407c:	0800412f 	.word	0x0800412f
 8004080:	080040fb 	.word	0x080040fb
 8004084:	0800412f 	.word	0x0800412f
 8004088:	0800412f 	.word	0x0800412f
 800408c:	0800412f 	.word	0x0800412f
 8004090:	0800412f 	.word	0x0800412f
 8004094:	0800412f 	.word	0x0800412f
 8004098:	0800412f 	.word	0x0800412f
 800409c:	0800412f 	.word	0x0800412f
 80040a0:	0800412f 	.word	0x0800412f
 80040a4:	0800412f 	.word	0x0800412f
 80040a8:	0800412f 	.word	0x0800412f
 80040ac:	0800412f 	.word	0x0800412f
 80040b0:	0800412f 	.word	0x0800412f
 80040b4:	0800412f 	.word	0x0800412f
 80040b8:	0800412f 	.word	0x0800412f
 80040bc:	0800412f 	.word	0x0800412f
 80040c0:	08004121 	.word	0x08004121
 80040c4:	2b40      	cmp	r3, #64	@ 0x40
 80040c6:	d02e      	beq.n	8004126 <UART_SetConfig+0xab2>
 80040c8:	e031      	b.n	800412e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040ca:	f7fe ff01 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 80040ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80040d0:	e033      	b.n	800413a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040d2:	f7fe ff13 	bl	8002efc <HAL_RCC_GetPCLK2Freq>
 80040d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80040d8:	e02f      	b.n	800413a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80040da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fe ff38 	bl	8002f54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80040e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80040e8:	e027      	b.n	800413a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80040ea:	f107 0318 	add.w	r3, r7, #24
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7ff f884 	bl	80031fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80040f8:	e01f      	b.n	800413a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80040fa:	4b69      	ldr	r3, [pc, #420]	@ (80042a0 <UART_SetConfig+0xc2c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0320 	and.w	r3, r3, #32
 8004102:	2b00      	cmp	r3, #0
 8004104:	d009      	beq.n	800411a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004106:	4b66      	ldr	r3, [pc, #408]	@ (80042a0 <UART_SetConfig+0xc2c>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	08db      	lsrs	r3, r3, #3
 800410c:	f003 0303 	and.w	r3, r3, #3
 8004110:	4a64      	ldr	r2, [pc, #400]	@ (80042a4 <UART_SetConfig+0xc30>)
 8004112:	fa22 f303 	lsr.w	r3, r2, r3
 8004116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004118:	e00f      	b.n	800413a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800411a:	4b62      	ldr	r3, [pc, #392]	@ (80042a4 <UART_SetConfig+0xc30>)
 800411c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800411e:	e00c      	b.n	800413a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004120:	4b61      	ldr	r3, [pc, #388]	@ (80042a8 <UART_SetConfig+0xc34>)
 8004122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004124:	e009      	b.n	800413a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800412a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800412c:	e005      	b.n	800413a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800412e:	2300      	movs	r3, #0
 8004130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004138:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800413a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 80ea 	beq.w	8004316 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004146:	4a55      	ldr	r2, [pc, #340]	@ (800429c <UART_SetConfig+0xc28>)
 8004148:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800414c:	461a      	mov	r2, r3
 800414e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004150:	fbb3 f3f2 	udiv	r3, r3, r2
 8004154:	005a      	lsls	r2, r3, #1
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	085b      	lsrs	r3, r3, #1
 800415c:	441a      	add	r2, r3
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	fbb2 f3f3 	udiv	r3, r2, r3
 8004166:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800416a:	2b0f      	cmp	r3, #15
 800416c:	d916      	bls.n	800419c <UART_SetConfig+0xb28>
 800416e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004170:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004174:	d212      	bcs.n	800419c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004178:	b29b      	uxth	r3, r3
 800417a:	f023 030f 	bic.w	r3, r3, #15
 800417e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004182:	085b      	lsrs	r3, r3, #1
 8004184:	b29b      	uxth	r3, r3
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	b29a      	uxth	r2, r3
 800418c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800418e:	4313      	orrs	r3, r2
 8004190:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004198:	60da      	str	r2, [r3, #12]
 800419a:	e0bc      	b.n	8004316 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80041a2:	e0b8      	b.n	8004316 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80041a8:	2b20      	cmp	r3, #32
 80041aa:	dc4b      	bgt.n	8004244 <UART_SetConfig+0xbd0>
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f2c0 8087 	blt.w	80042c0 <UART_SetConfig+0xc4c>
 80041b2:	2b20      	cmp	r3, #32
 80041b4:	f200 8084 	bhi.w	80042c0 <UART_SetConfig+0xc4c>
 80041b8:	a201      	add	r2, pc, #4	@ (adr r2, 80041c0 <UART_SetConfig+0xb4c>)
 80041ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041be:	bf00      	nop
 80041c0:	0800424b 	.word	0x0800424b
 80041c4:	08004253 	.word	0x08004253
 80041c8:	080042c1 	.word	0x080042c1
 80041cc:	080042c1 	.word	0x080042c1
 80041d0:	0800425b 	.word	0x0800425b
 80041d4:	080042c1 	.word	0x080042c1
 80041d8:	080042c1 	.word	0x080042c1
 80041dc:	080042c1 	.word	0x080042c1
 80041e0:	0800426b 	.word	0x0800426b
 80041e4:	080042c1 	.word	0x080042c1
 80041e8:	080042c1 	.word	0x080042c1
 80041ec:	080042c1 	.word	0x080042c1
 80041f0:	080042c1 	.word	0x080042c1
 80041f4:	080042c1 	.word	0x080042c1
 80041f8:	080042c1 	.word	0x080042c1
 80041fc:	080042c1 	.word	0x080042c1
 8004200:	0800427b 	.word	0x0800427b
 8004204:	080042c1 	.word	0x080042c1
 8004208:	080042c1 	.word	0x080042c1
 800420c:	080042c1 	.word	0x080042c1
 8004210:	080042c1 	.word	0x080042c1
 8004214:	080042c1 	.word	0x080042c1
 8004218:	080042c1 	.word	0x080042c1
 800421c:	080042c1 	.word	0x080042c1
 8004220:	080042c1 	.word	0x080042c1
 8004224:	080042c1 	.word	0x080042c1
 8004228:	080042c1 	.word	0x080042c1
 800422c:	080042c1 	.word	0x080042c1
 8004230:	080042c1 	.word	0x080042c1
 8004234:	080042c1 	.word	0x080042c1
 8004238:	080042c1 	.word	0x080042c1
 800423c:	080042c1 	.word	0x080042c1
 8004240:	080042b3 	.word	0x080042b3
 8004244:	2b40      	cmp	r3, #64	@ 0x40
 8004246:	d037      	beq.n	80042b8 <UART_SetConfig+0xc44>
 8004248:	e03a      	b.n	80042c0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800424a:	f7fe fe41 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 800424e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004250:	e03c      	b.n	80042cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004252:	f7fe fe53 	bl	8002efc <HAL_RCC_GetPCLK2Freq>
 8004256:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004258:	e038      	b.n	80042cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800425a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800425e:	4618      	mov	r0, r3
 8004260:	f7fe fe78 	bl	8002f54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004266:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004268:	e030      	b.n	80042cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800426a:	f107 0318 	add.w	r3, r7, #24
 800426e:	4618      	mov	r0, r3
 8004270:	f7fe ffc4 	bl	80031fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004278:	e028      	b.n	80042cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800427a:	4b09      	ldr	r3, [pc, #36]	@ (80042a0 <UART_SetConfig+0xc2c>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0320 	and.w	r3, r3, #32
 8004282:	2b00      	cmp	r3, #0
 8004284:	d012      	beq.n	80042ac <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004286:	4b06      	ldr	r3, [pc, #24]	@ (80042a0 <UART_SetConfig+0xc2c>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	08db      	lsrs	r3, r3, #3
 800428c:	f003 0303 	and.w	r3, r3, #3
 8004290:	4a04      	ldr	r2, [pc, #16]	@ (80042a4 <UART_SetConfig+0xc30>)
 8004292:	fa22 f303 	lsr.w	r3, r2, r3
 8004296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004298:	e018      	b.n	80042cc <UART_SetConfig+0xc58>
 800429a:	bf00      	nop
 800429c:	08005ad8 	.word	0x08005ad8
 80042a0:	58024400 	.word	0x58024400
 80042a4:	03d09000 	.word	0x03d09000
 80042a8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80042ac:	4b24      	ldr	r3, [pc, #144]	@ (8004340 <UART_SetConfig+0xccc>)
 80042ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80042b0:	e00c      	b.n	80042cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80042b2:	4b24      	ldr	r3, [pc, #144]	@ (8004344 <UART_SetConfig+0xcd0>)
 80042b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80042b6:	e009      	b.n	80042cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80042be:	e005      	b.n	80042cc <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80042ca:	bf00      	nop
    }

    if (pclk != 0U)
 80042cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d021      	beq.n	8004316 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004348 <UART_SetConfig+0xcd4>)
 80042d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042dc:	461a      	mov	r2, r3
 80042de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	085b      	lsrs	r3, r3, #1
 80042ea:	441a      	add	r2, r3
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042f4:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042f8:	2b0f      	cmp	r3, #15
 80042fa:	d909      	bls.n	8004310 <UART_SetConfig+0xc9c>
 80042fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004302:	d205      	bcs.n	8004310 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004306:	b29a      	uxth	r2, r3
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	60da      	str	r2, [r3, #12]
 800430e:	e002      	b.n	8004316 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	2201      	movs	r2, #1
 800431a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	2201      	movs	r2, #1
 8004322:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2200      	movs	r2, #0
 800432a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	2200      	movs	r2, #0
 8004330:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004332:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8004336:	4618      	mov	r0, r3
 8004338:	3748      	adds	r7, #72	@ 0x48
 800433a:	46bd      	mov	sp, r7
 800433c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004340:	03d09000 	.word	0x03d09000
 8004344:	003d0900 	.word	0x003d0900
 8004348:	08005ad8 	.word	0x08005ad8

0800434c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004358:	f003 0308 	and.w	r3, r3, #8
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00a      	beq.n	8004376 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00a      	beq.n	8004398 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	430a      	orrs	r2, r1
 8004396:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00a      	beq.n	80043ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	430a      	orrs	r2, r1
 80043b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043be:	f003 0304 	and.w	r3, r3, #4
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00a      	beq.n	80043dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	430a      	orrs	r2, r1
 80043da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e0:	f003 0310 	and.w	r3, r3, #16
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d00a      	beq.n	80043fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00a      	beq.n	8004420 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	430a      	orrs	r2, r1
 800441e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004428:	2b00      	cmp	r3, #0
 800442a:	d01a      	beq.n	8004462 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004446:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800444a:	d10a      	bne.n	8004462 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	430a      	orrs	r2, r1
 8004460:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00a      	beq.n	8004484 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	605a      	str	r2, [r3, #4]
  }
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b098      	sub	sp, #96	@ 0x60
 8004494:	af02      	add	r7, sp, #8
 8004496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80044a0:	f7fd f9e8 	bl	8001874 <HAL_GetTick>
 80044a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0308 	and.w	r3, r3, #8
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d12f      	bne.n	8004514 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80044b8:	9300      	str	r3, [sp, #0]
 80044ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044bc:	2200      	movs	r2, #0
 80044be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 f88e 	bl	80045e4 <UART_WaitOnFlagUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d022      	beq.n	8004514 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044d6:	e853 3f00 	ldrex	r3, [r3]
 80044da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	461a      	mov	r2, r3
 80044ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80044ee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044f4:	e841 2300 	strex	r3, r2, [r1]
 80044f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1e6      	bne.n	80044ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2220      	movs	r2, #32
 8004504:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e063      	b.n	80045dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0304 	and.w	r3, r3, #4
 800451e:	2b04      	cmp	r3, #4
 8004520:	d149      	bne.n	80045b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004522:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004526:	9300      	str	r3, [sp, #0]
 8004528:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800452a:	2200      	movs	r2, #0
 800452c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 f857 	bl	80045e4 <UART_WaitOnFlagUntilTimeout>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d03c      	beq.n	80045b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004544:	e853 3f00 	ldrex	r3, [r3]
 8004548:	623b      	str	r3, [r7, #32]
   return(result);
 800454a:	6a3b      	ldr	r3, [r7, #32]
 800454c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004550:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	461a      	mov	r2, r3
 8004558:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800455a:	633b      	str	r3, [r7, #48]	@ 0x30
 800455c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004562:	e841 2300 	strex	r3, r2, [r1]
 8004566:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1e6      	bne.n	800453c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	3308      	adds	r3, #8
 8004574:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	e853 3f00 	ldrex	r3, [r3]
 800457c:	60fb      	str	r3, [r7, #12]
   return(result);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f023 0301 	bic.w	r3, r3, #1
 8004584:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	3308      	adds	r3, #8
 800458c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800458e:	61fa      	str	r2, [r7, #28]
 8004590:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004592:	69b9      	ldr	r1, [r7, #24]
 8004594:	69fa      	ldr	r2, [r7, #28]
 8004596:	e841 2300 	strex	r3, r2, [r1]
 800459a:	617b      	str	r3, [r7, #20]
   return(result);
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1e5      	bne.n	800456e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2220      	movs	r2, #32
 80045a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e012      	b.n	80045dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2220      	movs	r2, #32
 80045ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80045da:	2300      	movs	r3, #0
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3758      	adds	r7, #88	@ 0x58
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	4613      	mov	r3, r2
 80045f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045f4:	e04f      	b.n	8004696 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fc:	d04b      	beq.n	8004696 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045fe:	f7fd f939 	bl	8001874 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	429a      	cmp	r2, r3
 800460c:	d302      	bcc.n	8004614 <UART_WaitOnFlagUntilTimeout+0x30>
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e04e      	b.n	80046b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0304 	and.w	r3, r3, #4
 8004622:	2b00      	cmp	r3, #0
 8004624:	d037      	beq.n	8004696 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	2b80      	cmp	r3, #128	@ 0x80
 800462a:	d034      	beq.n	8004696 <UART_WaitOnFlagUntilTimeout+0xb2>
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	2b40      	cmp	r3, #64	@ 0x40
 8004630:	d031      	beq.n	8004696 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69db      	ldr	r3, [r3, #28]
 8004638:	f003 0308 	and.w	r3, r3, #8
 800463c:	2b08      	cmp	r3, #8
 800463e:	d110      	bne.n	8004662 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2208      	movs	r2, #8
 8004646:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 f839 	bl	80046c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2208      	movs	r2, #8
 8004652:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e029      	b.n	80046b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	69db      	ldr	r3, [r3, #28]
 8004668:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800466c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004670:	d111      	bne.n	8004696 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800467a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 f81f 	bl	80046c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2220      	movs	r2, #32
 8004686:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e00f      	b.n	80046b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69da      	ldr	r2, [r3, #28]
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	4013      	ands	r3, r2
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	bf0c      	ite	eq
 80046a6:	2301      	moveq	r3, #1
 80046a8:	2300      	movne	r3, #0
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	461a      	mov	r2, r3
 80046ae:	79fb      	ldrb	r3, [r7, #7]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d0a0      	beq.n	80045f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
	...

080046c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b095      	sub	sp, #84	@ 0x54
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046d0:	e853 3f00 	ldrex	r3, [r3]
 80046d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	461a      	mov	r2, r3
 80046e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80046e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046ee:	e841 2300 	strex	r3, r2, [r1]
 80046f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1e6      	bne.n	80046c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	3308      	adds	r3, #8
 8004700:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004702:	6a3b      	ldr	r3, [r7, #32]
 8004704:	e853 3f00 	ldrex	r3, [r3]
 8004708:	61fb      	str	r3, [r7, #28]
   return(result);
 800470a:	69fa      	ldr	r2, [r7, #28]
 800470c:	4b1e      	ldr	r3, [pc, #120]	@ (8004788 <UART_EndRxTransfer+0xc8>)
 800470e:	4013      	ands	r3, r2
 8004710:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	3308      	adds	r3, #8
 8004718:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800471a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800471c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800471e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004720:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004722:	e841 2300 	strex	r3, r2, [r1]
 8004726:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1e5      	bne.n	80046fa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004732:	2b01      	cmp	r3, #1
 8004734:	d118      	bne.n	8004768 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	e853 3f00 	ldrex	r3, [r3]
 8004742:	60bb      	str	r3, [r7, #8]
   return(result);
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	f023 0310 	bic.w	r3, r3, #16
 800474a:	647b      	str	r3, [r7, #68]	@ 0x44
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	461a      	mov	r2, r3
 8004752:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004754:	61bb      	str	r3, [r7, #24]
 8004756:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004758:	6979      	ldr	r1, [r7, #20]
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	e841 2300 	strex	r3, r2, [r1]
 8004760:	613b      	str	r3, [r7, #16]
   return(result);
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1e6      	bne.n	8004736 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2220      	movs	r2, #32
 800476c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800477c:	bf00      	nop
 800477e:	3754      	adds	r7, #84	@ 0x54
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr
 8004788:	effffffe 	.word	0xeffffffe

0800478c <rand>:
 800478c:	4b16      	ldr	r3, [pc, #88]	@ (80047e8 <rand+0x5c>)
 800478e:	b510      	push	{r4, lr}
 8004790:	681c      	ldr	r4, [r3, #0]
 8004792:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004794:	b9b3      	cbnz	r3, 80047c4 <rand+0x38>
 8004796:	2018      	movs	r0, #24
 8004798:	f000 fb2c 	bl	8004df4 <malloc>
 800479c:	4602      	mov	r2, r0
 800479e:	6320      	str	r0, [r4, #48]	@ 0x30
 80047a0:	b920      	cbnz	r0, 80047ac <rand+0x20>
 80047a2:	4b12      	ldr	r3, [pc, #72]	@ (80047ec <rand+0x60>)
 80047a4:	4812      	ldr	r0, [pc, #72]	@ (80047f0 <rand+0x64>)
 80047a6:	2152      	movs	r1, #82	@ 0x52
 80047a8:	f000 fabc 	bl	8004d24 <__assert_func>
 80047ac:	4911      	ldr	r1, [pc, #68]	@ (80047f4 <rand+0x68>)
 80047ae:	4b12      	ldr	r3, [pc, #72]	@ (80047f8 <rand+0x6c>)
 80047b0:	e9c0 1300 	strd	r1, r3, [r0]
 80047b4:	4b11      	ldr	r3, [pc, #68]	@ (80047fc <rand+0x70>)
 80047b6:	6083      	str	r3, [r0, #8]
 80047b8:	230b      	movs	r3, #11
 80047ba:	8183      	strh	r3, [r0, #12]
 80047bc:	2100      	movs	r1, #0
 80047be:	2001      	movs	r0, #1
 80047c0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80047c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80047c6:	480e      	ldr	r0, [pc, #56]	@ (8004800 <rand+0x74>)
 80047c8:	690b      	ldr	r3, [r1, #16]
 80047ca:	694c      	ldr	r4, [r1, #20]
 80047cc:	4a0d      	ldr	r2, [pc, #52]	@ (8004804 <rand+0x78>)
 80047ce:	4358      	muls	r0, r3
 80047d0:	fb02 0004 	mla	r0, r2, r4, r0
 80047d4:	fba3 3202 	umull	r3, r2, r3, r2
 80047d8:	3301      	adds	r3, #1
 80047da:	eb40 0002 	adc.w	r0, r0, r2
 80047de:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80047e2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80047e6:	bd10      	pop	{r4, pc}
 80047e8:	24000038 	.word	0x24000038
 80047ec:	08005af0 	.word	0x08005af0
 80047f0:	08005b07 	.word	0x08005b07
 80047f4:	abcd330e 	.word	0xabcd330e
 80047f8:	e66d1234 	.word	0xe66d1234
 80047fc:	0005deec 	.word	0x0005deec
 8004800:	5851f42d 	.word	0x5851f42d
 8004804:	4c957f2d 	.word	0x4c957f2d

08004808 <std>:
 8004808:	2300      	movs	r3, #0
 800480a:	b510      	push	{r4, lr}
 800480c:	4604      	mov	r4, r0
 800480e:	e9c0 3300 	strd	r3, r3, [r0]
 8004812:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004816:	6083      	str	r3, [r0, #8]
 8004818:	8181      	strh	r1, [r0, #12]
 800481a:	6643      	str	r3, [r0, #100]	@ 0x64
 800481c:	81c2      	strh	r2, [r0, #14]
 800481e:	6183      	str	r3, [r0, #24]
 8004820:	4619      	mov	r1, r3
 8004822:	2208      	movs	r2, #8
 8004824:	305c      	adds	r0, #92	@ 0x5c
 8004826:	f000 fa01 	bl	8004c2c <memset>
 800482a:	4b0d      	ldr	r3, [pc, #52]	@ (8004860 <std+0x58>)
 800482c:	6263      	str	r3, [r4, #36]	@ 0x24
 800482e:	4b0d      	ldr	r3, [pc, #52]	@ (8004864 <std+0x5c>)
 8004830:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004832:	4b0d      	ldr	r3, [pc, #52]	@ (8004868 <std+0x60>)
 8004834:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004836:	4b0d      	ldr	r3, [pc, #52]	@ (800486c <std+0x64>)
 8004838:	6323      	str	r3, [r4, #48]	@ 0x30
 800483a:	4b0d      	ldr	r3, [pc, #52]	@ (8004870 <std+0x68>)
 800483c:	6224      	str	r4, [r4, #32]
 800483e:	429c      	cmp	r4, r3
 8004840:	d006      	beq.n	8004850 <std+0x48>
 8004842:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004846:	4294      	cmp	r4, r2
 8004848:	d002      	beq.n	8004850 <std+0x48>
 800484a:	33d0      	adds	r3, #208	@ 0xd0
 800484c:	429c      	cmp	r4, r3
 800484e:	d105      	bne.n	800485c <std+0x54>
 8004850:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004858:	f000 ba60 	b.w	8004d1c <__retarget_lock_init_recursive>
 800485c:	bd10      	pop	{r4, pc}
 800485e:	bf00      	nop
 8004860:	08004a7d 	.word	0x08004a7d
 8004864:	08004a9f 	.word	0x08004a9f
 8004868:	08004ad7 	.word	0x08004ad7
 800486c:	08004afb 	.word	0x08004afb
 8004870:	2400015c 	.word	0x2400015c

08004874 <stdio_exit_handler>:
 8004874:	4a02      	ldr	r2, [pc, #8]	@ (8004880 <stdio_exit_handler+0xc>)
 8004876:	4903      	ldr	r1, [pc, #12]	@ (8004884 <stdio_exit_handler+0x10>)
 8004878:	4803      	ldr	r0, [pc, #12]	@ (8004888 <stdio_exit_handler+0x14>)
 800487a:	f000 b869 	b.w	8004950 <_fwalk_sglue>
 800487e:	bf00      	nop
 8004880:	2400002c 	.word	0x2400002c
 8004884:	08005605 	.word	0x08005605
 8004888:	2400003c 	.word	0x2400003c

0800488c <cleanup_stdio>:
 800488c:	6841      	ldr	r1, [r0, #4]
 800488e:	4b0c      	ldr	r3, [pc, #48]	@ (80048c0 <cleanup_stdio+0x34>)
 8004890:	4299      	cmp	r1, r3
 8004892:	b510      	push	{r4, lr}
 8004894:	4604      	mov	r4, r0
 8004896:	d001      	beq.n	800489c <cleanup_stdio+0x10>
 8004898:	f000 feb4 	bl	8005604 <_fflush_r>
 800489c:	68a1      	ldr	r1, [r4, #8]
 800489e:	4b09      	ldr	r3, [pc, #36]	@ (80048c4 <cleanup_stdio+0x38>)
 80048a0:	4299      	cmp	r1, r3
 80048a2:	d002      	beq.n	80048aa <cleanup_stdio+0x1e>
 80048a4:	4620      	mov	r0, r4
 80048a6:	f000 fead 	bl	8005604 <_fflush_r>
 80048aa:	68e1      	ldr	r1, [r4, #12]
 80048ac:	4b06      	ldr	r3, [pc, #24]	@ (80048c8 <cleanup_stdio+0x3c>)
 80048ae:	4299      	cmp	r1, r3
 80048b0:	d004      	beq.n	80048bc <cleanup_stdio+0x30>
 80048b2:	4620      	mov	r0, r4
 80048b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048b8:	f000 bea4 	b.w	8005604 <_fflush_r>
 80048bc:	bd10      	pop	{r4, pc}
 80048be:	bf00      	nop
 80048c0:	2400015c 	.word	0x2400015c
 80048c4:	240001c4 	.word	0x240001c4
 80048c8:	2400022c 	.word	0x2400022c

080048cc <global_stdio_init.part.0>:
 80048cc:	b510      	push	{r4, lr}
 80048ce:	4b0b      	ldr	r3, [pc, #44]	@ (80048fc <global_stdio_init.part.0+0x30>)
 80048d0:	4c0b      	ldr	r4, [pc, #44]	@ (8004900 <global_stdio_init.part.0+0x34>)
 80048d2:	4a0c      	ldr	r2, [pc, #48]	@ (8004904 <global_stdio_init.part.0+0x38>)
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	4620      	mov	r0, r4
 80048d8:	2200      	movs	r2, #0
 80048da:	2104      	movs	r1, #4
 80048dc:	f7ff ff94 	bl	8004808 <std>
 80048e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80048e4:	2201      	movs	r2, #1
 80048e6:	2109      	movs	r1, #9
 80048e8:	f7ff ff8e 	bl	8004808 <std>
 80048ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80048f0:	2202      	movs	r2, #2
 80048f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048f6:	2112      	movs	r1, #18
 80048f8:	f7ff bf86 	b.w	8004808 <std>
 80048fc:	24000294 	.word	0x24000294
 8004900:	2400015c 	.word	0x2400015c
 8004904:	08004875 	.word	0x08004875

08004908 <__sfp_lock_acquire>:
 8004908:	4801      	ldr	r0, [pc, #4]	@ (8004910 <__sfp_lock_acquire+0x8>)
 800490a:	f000 ba08 	b.w	8004d1e <__retarget_lock_acquire_recursive>
 800490e:	bf00      	nop
 8004910:	2400029d 	.word	0x2400029d

08004914 <__sfp_lock_release>:
 8004914:	4801      	ldr	r0, [pc, #4]	@ (800491c <__sfp_lock_release+0x8>)
 8004916:	f000 ba03 	b.w	8004d20 <__retarget_lock_release_recursive>
 800491a:	bf00      	nop
 800491c:	2400029d 	.word	0x2400029d

08004920 <__sinit>:
 8004920:	b510      	push	{r4, lr}
 8004922:	4604      	mov	r4, r0
 8004924:	f7ff fff0 	bl	8004908 <__sfp_lock_acquire>
 8004928:	6a23      	ldr	r3, [r4, #32]
 800492a:	b11b      	cbz	r3, 8004934 <__sinit+0x14>
 800492c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004930:	f7ff bff0 	b.w	8004914 <__sfp_lock_release>
 8004934:	4b04      	ldr	r3, [pc, #16]	@ (8004948 <__sinit+0x28>)
 8004936:	6223      	str	r3, [r4, #32]
 8004938:	4b04      	ldr	r3, [pc, #16]	@ (800494c <__sinit+0x2c>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1f5      	bne.n	800492c <__sinit+0xc>
 8004940:	f7ff ffc4 	bl	80048cc <global_stdio_init.part.0>
 8004944:	e7f2      	b.n	800492c <__sinit+0xc>
 8004946:	bf00      	nop
 8004948:	0800488d 	.word	0x0800488d
 800494c:	24000294 	.word	0x24000294

08004950 <_fwalk_sglue>:
 8004950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004954:	4607      	mov	r7, r0
 8004956:	4688      	mov	r8, r1
 8004958:	4614      	mov	r4, r2
 800495a:	2600      	movs	r6, #0
 800495c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004960:	f1b9 0901 	subs.w	r9, r9, #1
 8004964:	d505      	bpl.n	8004972 <_fwalk_sglue+0x22>
 8004966:	6824      	ldr	r4, [r4, #0]
 8004968:	2c00      	cmp	r4, #0
 800496a:	d1f7      	bne.n	800495c <_fwalk_sglue+0xc>
 800496c:	4630      	mov	r0, r6
 800496e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004972:	89ab      	ldrh	r3, [r5, #12]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d907      	bls.n	8004988 <_fwalk_sglue+0x38>
 8004978:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800497c:	3301      	adds	r3, #1
 800497e:	d003      	beq.n	8004988 <_fwalk_sglue+0x38>
 8004980:	4629      	mov	r1, r5
 8004982:	4638      	mov	r0, r7
 8004984:	47c0      	blx	r8
 8004986:	4306      	orrs	r6, r0
 8004988:	3568      	adds	r5, #104	@ 0x68
 800498a:	e7e9      	b.n	8004960 <_fwalk_sglue+0x10>

0800498c <iprintf>:
 800498c:	b40f      	push	{r0, r1, r2, r3}
 800498e:	b507      	push	{r0, r1, r2, lr}
 8004990:	4906      	ldr	r1, [pc, #24]	@ (80049ac <iprintf+0x20>)
 8004992:	ab04      	add	r3, sp, #16
 8004994:	6808      	ldr	r0, [r1, #0]
 8004996:	f853 2b04 	ldr.w	r2, [r3], #4
 800499a:	6881      	ldr	r1, [r0, #8]
 800499c:	9301      	str	r3, [sp, #4]
 800499e:	f000 fb09 	bl	8004fb4 <_vfiprintf_r>
 80049a2:	b003      	add	sp, #12
 80049a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80049a8:	b004      	add	sp, #16
 80049aa:	4770      	bx	lr
 80049ac:	24000038 	.word	0x24000038

080049b0 <putchar>:
 80049b0:	4b02      	ldr	r3, [pc, #8]	@ (80049bc <putchar+0xc>)
 80049b2:	4601      	mov	r1, r0
 80049b4:	6818      	ldr	r0, [r3, #0]
 80049b6:	6882      	ldr	r2, [r0, #8]
 80049b8:	f000 bec0 	b.w	800573c <_putc_r>
 80049bc:	24000038 	.word	0x24000038

080049c0 <_puts_r>:
 80049c0:	6a03      	ldr	r3, [r0, #32]
 80049c2:	b570      	push	{r4, r5, r6, lr}
 80049c4:	6884      	ldr	r4, [r0, #8]
 80049c6:	4605      	mov	r5, r0
 80049c8:	460e      	mov	r6, r1
 80049ca:	b90b      	cbnz	r3, 80049d0 <_puts_r+0x10>
 80049cc:	f7ff ffa8 	bl	8004920 <__sinit>
 80049d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80049d2:	07db      	lsls	r3, r3, #31
 80049d4:	d405      	bmi.n	80049e2 <_puts_r+0x22>
 80049d6:	89a3      	ldrh	r3, [r4, #12]
 80049d8:	0598      	lsls	r0, r3, #22
 80049da:	d402      	bmi.n	80049e2 <_puts_r+0x22>
 80049dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049de:	f000 f99e 	bl	8004d1e <__retarget_lock_acquire_recursive>
 80049e2:	89a3      	ldrh	r3, [r4, #12]
 80049e4:	0719      	lsls	r1, r3, #28
 80049e6:	d502      	bpl.n	80049ee <_puts_r+0x2e>
 80049e8:	6923      	ldr	r3, [r4, #16]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d135      	bne.n	8004a5a <_puts_r+0x9a>
 80049ee:	4621      	mov	r1, r4
 80049f0:	4628      	mov	r0, r5
 80049f2:	f000 f8c5 	bl	8004b80 <__swsetup_r>
 80049f6:	b380      	cbz	r0, 8004a5a <_puts_r+0x9a>
 80049f8:	f04f 35ff 	mov.w	r5, #4294967295
 80049fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80049fe:	07da      	lsls	r2, r3, #31
 8004a00:	d405      	bmi.n	8004a0e <_puts_r+0x4e>
 8004a02:	89a3      	ldrh	r3, [r4, #12]
 8004a04:	059b      	lsls	r3, r3, #22
 8004a06:	d402      	bmi.n	8004a0e <_puts_r+0x4e>
 8004a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a0a:	f000 f989 	bl	8004d20 <__retarget_lock_release_recursive>
 8004a0e:	4628      	mov	r0, r5
 8004a10:	bd70      	pop	{r4, r5, r6, pc}
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	da04      	bge.n	8004a20 <_puts_r+0x60>
 8004a16:	69a2      	ldr	r2, [r4, #24]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	dc17      	bgt.n	8004a4c <_puts_r+0x8c>
 8004a1c:	290a      	cmp	r1, #10
 8004a1e:	d015      	beq.n	8004a4c <_puts_r+0x8c>
 8004a20:	6823      	ldr	r3, [r4, #0]
 8004a22:	1c5a      	adds	r2, r3, #1
 8004a24:	6022      	str	r2, [r4, #0]
 8004a26:	7019      	strb	r1, [r3, #0]
 8004a28:	68a3      	ldr	r3, [r4, #8]
 8004a2a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	60a3      	str	r3, [r4, #8]
 8004a32:	2900      	cmp	r1, #0
 8004a34:	d1ed      	bne.n	8004a12 <_puts_r+0x52>
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	da11      	bge.n	8004a5e <_puts_r+0x9e>
 8004a3a:	4622      	mov	r2, r4
 8004a3c:	210a      	movs	r1, #10
 8004a3e:	4628      	mov	r0, r5
 8004a40:	f000 f85f 	bl	8004b02 <__swbuf_r>
 8004a44:	3001      	adds	r0, #1
 8004a46:	d0d7      	beq.n	80049f8 <_puts_r+0x38>
 8004a48:	250a      	movs	r5, #10
 8004a4a:	e7d7      	b.n	80049fc <_puts_r+0x3c>
 8004a4c:	4622      	mov	r2, r4
 8004a4e:	4628      	mov	r0, r5
 8004a50:	f000 f857 	bl	8004b02 <__swbuf_r>
 8004a54:	3001      	adds	r0, #1
 8004a56:	d1e7      	bne.n	8004a28 <_puts_r+0x68>
 8004a58:	e7ce      	b.n	80049f8 <_puts_r+0x38>
 8004a5a:	3e01      	subs	r6, #1
 8004a5c:	e7e4      	b.n	8004a28 <_puts_r+0x68>
 8004a5e:	6823      	ldr	r3, [r4, #0]
 8004a60:	1c5a      	adds	r2, r3, #1
 8004a62:	6022      	str	r2, [r4, #0]
 8004a64:	220a      	movs	r2, #10
 8004a66:	701a      	strb	r2, [r3, #0]
 8004a68:	e7ee      	b.n	8004a48 <_puts_r+0x88>
	...

08004a6c <puts>:
 8004a6c:	4b02      	ldr	r3, [pc, #8]	@ (8004a78 <puts+0xc>)
 8004a6e:	4601      	mov	r1, r0
 8004a70:	6818      	ldr	r0, [r3, #0]
 8004a72:	f7ff bfa5 	b.w	80049c0 <_puts_r>
 8004a76:	bf00      	nop
 8004a78:	24000038 	.word	0x24000038

08004a7c <__sread>:
 8004a7c:	b510      	push	{r4, lr}
 8004a7e:	460c      	mov	r4, r1
 8004a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a84:	f000 f8fc 	bl	8004c80 <_read_r>
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	bfab      	itete	ge
 8004a8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004a8e:	89a3      	ldrhlt	r3, [r4, #12]
 8004a90:	181b      	addge	r3, r3, r0
 8004a92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004a96:	bfac      	ite	ge
 8004a98:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004a9a:	81a3      	strhlt	r3, [r4, #12]
 8004a9c:	bd10      	pop	{r4, pc}

08004a9e <__swrite>:
 8004a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aa2:	461f      	mov	r7, r3
 8004aa4:	898b      	ldrh	r3, [r1, #12]
 8004aa6:	05db      	lsls	r3, r3, #23
 8004aa8:	4605      	mov	r5, r0
 8004aaa:	460c      	mov	r4, r1
 8004aac:	4616      	mov	r6, r2
 8004aae:	d505      	bpl.n	8004abc <__swrite+0x1e>
 8004ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f000 f8d0 	bl	8004c5c <_lseek_r>
 8004abc:	89a3      	ldrh	r3, [r4, #12]
 8004abe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ac2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ac6:	81a3      	strh	r3, [r4, #12]
 8004ac8:	4632      	mov	r2, r6
 8004aca:	463b      	mov	r3, r7
 8004acc:	4628      	mov	r0, r5
 8004ace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ad2:	f000 b8e7 	b.w	8004ca4 <_write_r>

08004ad6 <__sseek>:
 8004ad6:	b510      	push	{r4, lr}
 8004ad8:	460c      	mov	r4, r1
 8004ada:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ade:	f000 f8bd 	bl	8004c5c <_lseek_r>
 8004ae2:	1c43      	adds	r3, r0, #1
 8004ae4:	89a3      	ldrh	r3, [r4, #12]
 8004ae6:	bf15      	itete	ne
 8004ae8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004aea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004aee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004af2:	81a3      	strheq	r3, [r4, #12]
 8004af4:	bf18      	it	ne
 8004af6:	81a3      	strhne	r3, [r4, #12]
 8004af8:	bd10      	pop	{r4, pc}

08004afa <__sclose>:
 8004afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004afe:	f000 b89d 	b.w	8004c3c <_close_r>

08004b02 <__swbuf_r>:
 8004b02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b04:	460e      	mov	r6, r1
 8004b06:	4614      	mov	r4, r2
 8004b08:	4605      	mov	r5, r0
 8004b0a:	b118      	cbz	r0, 8004b14 <__swbuf_r+0x12>
 8004b0c:	6a03      	ldr	r3, [r0, #32]
 8004b0e:	b90b      	cbnz	r3, 8004b14 <__swbuf_r+0x12>
 8004b10:	f7ff ff06 	bl	8004920 <__sinit>
 8004b14:	69a3      	ldr	r3, [r4, #24]
 8004b16:	60a3      	str	r3, [r4, #8]
 8004b18:	89a3      	ldrh	r3, [r4, #12]
 8004b1a:	071a      	lsls	r2, r3, #28
 8004b1c:	d501      	bpl.n	8004b22 <__swbuf_r+0x20>
 8004b1e:	6923      	ldr	r3, [r4, #16]
 8004b20:	b943      	cbnz	r3, 8004b34 <__swbuf_r+0x32>
 8004b22:	4621      	mov	r1, r4
 8004b24:	4628      	mov	r0, r5
 8004b26:	f000 f82b 	bl	8004b80 <__swsetup_r>
 8004b2a:	b118      	cbz	r0, 8004b34 <__swbuf_r+0x32>
 8004b2c:	f04f 37ff 	mov.w	r7, #4294967295
 8004b30:	4638      	mov	r0, r7
 8004b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b34:	6823      	ldr	r3, [r4, #0]
 8004b36:	6922      	ldr	r2, [r4, #16]
 8004b38:	1a98      	subs	r0, r3, r2
 8004b3a:	6963      	ldr	r3, [r4, #20]
 8004b3c:	b2f6      	uxtb	r6, r6
 8004b3e:	4283      	cmp	r3, r0
 8004b40:	4637      	mov	r7, r6
 8004b42:	dc05      	bgt.n	8004b50 <__swbuf_r+0x4e>
 8004b44:	4621      	mov	r1, r4
 8004b46:	4628      	mov	r0, r5
 8004b48:	f000 fd5c 	bl	8005604 <_fflush_r>
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	d1ed      	bne.n	8004b2c <__swbuf_r+0x2a>
 8004b50:	68a3      	ldr	r3, [r4, #8]
 8004b52:	3b01      	subs	r3, #1
 8004b54:	60a3      	str	r3, [r4, #8]
 8004b56:	6823      	ldr	r3, [r4, #0]
 8004b58:	1c5a      	adds	r2, r3, #1
 8004b5a:	6022      	str	r2, [r4, #0]
 8004b5c:	701e      	strb	r6, [r3, #0]
 8004b5e:	6962      	ldr	r2, [r4, #20]
 8004b60:	1c43      	adds	r3, r0, #1
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d004      	beq.n	8004b70 <__swbuf_r+0x6e>
 8004b66:	89a3      	ldrh	r3, [r4, #12]
 8004b68:	07db      	lsls	r3, r3, #31
 8004b6a:	d5e1      	bpl.n	8004b30 <__swbuf_r+0x2e>
 8004b6c:	2e0a      	cmp	r6, #10
 8004b6e:	d1df      	bne.n	8004b30 <__swbuf_r+0x2e>
 8004b70:	4621      	mov	r1, r4
 8004b72:	4628      	mov	r0, r5
 8004b74:	f000 fd46 	bl	8005604 <_fflush_r>
 8004b78:	2800      	cmp	r0, #0
 8004b7a:	d0d9      	beq.n	8004b30 <__swbuf_r+0x2e>
 8004b7c:	e7d6      	b.n	8004b2c <__swbuf_r+0x2a>
	...

08004b80 <__swsetup_r>:
 8004b80:	b538      	push	{r3, r4, r5, lr}
 8004b82:	4b29      	ldr	r3, [pc, #164]	@ (8004c28 <__swsetup_r+0xa8>)
 8004b84:	4605      	mov	r5, r0
 8004b86:	6818      	ldr	r0, [r3, #0]
 8004b88:	460c      	mov	r4, r1
 8004b8a:	b118      	cbz	r0, 8004b94 <__swsetup_r+0x14>
 8004b8c:	6a03      	ldr	r3, [r0, #32]
 8004b8e:	b90b      	cbnz	r3, 8004b94 <__swsetup_r+0x14>
 8004b90:	f7ff fec6 	bl	8004920 <__sinit>
 8004b94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b98:	0719      	lsls	r1, r3, #28
 8004b9a:	d422      	bmi.n	8004be2 <__swsetup_r+0x62>
 8004b9c:	06da      	lsls	r2, r3, #27
 8004b9e:	d407      	bmi.n	8004bb0 <__swsetup_r+0x30>
 8004ba0:	2209      	movs	r2, #9
 8004ba2:	602a      	str	r2, [r5, #0]
 8004ba4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ba8:	81a3      	strh	r3, [r4, #12]
 8004baa:	f04f 30ff 	mov.w	r0, #4294967295
 8004bae:	e033      	b.n	8004c18 <__swsetup_r+0x98>
 8004bb0:	0758      	lsls	r0, r3, #29
 8004bb2:	d512      	bpl.n	8004bda <__swsetup_r+0x5a>
 8004bb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004bb6:	b141      	cbz	r1, 8004bca <__swsetup_r+0x4a>
 8004bb8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004bbc:	4299      	cmp	r1, r3
 8004bbe:	d002      	beq.n	8004bc6 <__swsetup_r+0x46>
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	f000 f8cd 	bl	8004d60 <_free_r>
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	6363      	str	r3, [r4, #52]	@ 0x34
 8004bca:	89a3      	ldrh	r3, [r4, #12]
 8004bcc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004bd0:	81a3      	strh	r3, [r4, #12]
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	6063      	str	r3, [r4, #4]
 8004bd6:	6923      	ldr	r3, [r4, #16]
 8004bd8:	6023      	str	r3, [r4, #0]
 8004bda:	89a3      	ldrh	r3, [r4, #12]
 8004bdc:	f043 0308 	orr.w	r3, r3, #8
 8004be0:	81a3      	strh	r3, [r4, #12]
 8004be2:	6923      	ldr	r3, [r4, #16]
 8004be4:	b94b      	cbnz	r3, 8004bfa <__swsetup_r+0x7a>
 8004be6:	89a3      	ldrh	r3, [r4, #12]
 8004be8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004bec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bf0:	d003      	beq.n	8004bfa <__swsetup_r+0x7a>
 8004bf2:	4621      	mov	r1, r4
 8004bf4:	4628      	mov	r0, r5
 8004bf6:	f000 fd65 	bl	80056c4 <__smakebuf_r>
 8004bfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bfe:	f013 0201 	ands.w	r2, r3, #1
 8004c02:	d00a      	beq.n	8004c1a <__swsetup_r+0x9a>
 8004c04:	2200      	movs	r2, #0
 8004c06:	60a2      	str	r2, [r4, #8]
 8004c08:	6962      	ldr	r2, [r4, #20]
 8004c0a:	4252      	negs	r2, r2
 8004c0c:	61a2      	str	r2, [r4, #24]
 8004c0e:	6922      	ldr	r2, [r4, #16]
 8004c10:	b942      	cbnz	r2, 8004c24 <__swsetup_r+0xa4>
 8004c12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004c16:	d1c5      	bne.n	8004ba4 <__swsetup_r+0x24>
 8004c18:	bd38      	pop	{r3, r4, r5, pc}
 8004c1a:	0799      	lsls	r1, r3, #30
 8004c1c:	bf58      	it	pl
 8004c1e:	6962      	ldrpl	r2, [r4, #20]
 8004c20:	60a2      	str	r2, [r4, #8]
 8004c22:	e7f4      	b.n	8004c0e <__swsetup_r+0x8e>
 8004c24:	2000      	movs	r0, #0
 8004c26:	e7f7      	b.n	8004c18 <__swsetup_r+0x98>
 8004c28:	24000038 	.word	0x24000038

08004c2c <memset>:
 8004c2c:	4402      	add	r2, r0
 8004c2e:	4603      	mov	r3, r0
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d100      	bne.n	8004c36 <memset+0xa>
 8004c34:	4770      	bx	lr
 8004c36:	f803 1b01 	strb.w	r1, [r3], #1
 8004c3a:	e7f9      	b.n	8004c30 <memset+0x4>

08004c3c <_close_r>:
 8004c3c:	b538      	push	{r3, r4, r5, lr}
 8004c3e:	4d06      	ldr	r5, [pc, #24]	@ (8004c58 <_close_r+0x1c>)
 8004c40:	2300      	movs	r3, #0
 8004c42:	4604      	mov	r4, r0
 8004c44:	4608      	mov	r0, r1
 8004c46:	602b      	str	r3, [r5, #0]
 8004c48:	f7fc fa6c 	bl	8001124 <_close>
 8004c4c:	1c43      	adds	r3, r0, #1
 8004c4e:	d102      	bne.n	8004c56 <_close_r+0x1a>
 8004c50:	682b      	ldr	r3, [r5, #0]
 8004c52:	b103      	cbz	r3, 8004c56 <_close_r+0x1a>
 8004c54:	6023      	str	r3, [r4, #0]
 8004c56:	bd38      	pop	{r3, r4, r5, pc}
 8004c58:	24000298 	.word	0x24000298

08004c5c <_lseek_r>:
 8004c5c:	b538      	push	{r3, r4, r5, lr}
 8004c5e:	4d07      	ldr	r5, [pc, #28]	@ (8004c7c <_lseek_r+0x20>)
 8004c60:	4604      	mov	r4, r0
 8004c62:	4608      	mov	r0, r1
 8004c64:	4611      	mov	r1, r2
 8004c66:	2200      	movs	r2, #0
 8004c68:	602a      	str	r2, [r5, #0]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	f7fc fa81 	bl	8001172 <_lseek>
 8004c70:	1c43      	adds	r3, r0, #1
 8004c72:	d102      	bne.n	8004c7a <_lseek_r+0x1e>
 8004c74:	682b      	ldr	r3, [r5, #0]
 8004c76:	b103      	cbz	r3, 8004c7a <_lseek_r+0x1e>
 8004c78:	6023      	str	r3, [r4, #0]
 8004c7a:	bd38      	pop	{r3, r4, r5, pc}
 8004c7c:	24000298 	.word	0x24000298

08004c80 <_read_r>:
 8004c80:	b538      	push	{r3, r4, r5, lr}
 8004c82:	4d07      	ldr	r5, [pc, #28]	@ (8004ca0 <_read_r+0x20>)
 8004c84:	4604      	mov	r4, r0
 8004c86:	4608      	mov	r0, r1
 8004c88:	4611      	mov	r1, r2
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	602a      	str	r2, [r5, #0]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	f7fc fa0f 	bl	80010b2 <_read>
 8004c94:	1c43      	adds	r3, r0, #1
 8004c96:	d102      	bne.n	8004c9e <_read_r+0x1e>
 8004c98:	682b      	ldr	r3, [r5, #0]
 8004c9a:	b103      	cbz	r3, 8004c9e <_read_r+0x1e>
 8004c9c:	6023      	str	r3, [r4, #0]
 8004c9e:	bd38      	pop	{r3, r4, r5, pc}
 8004ca0:	24000298 	.word	0x24000298

08004ca4 <_write_r>:
 8004ca4:	b538      	push	{r3, r4, r5, lr}
 8004ca6:	4d07      	ldr	r5, [pc, #28]	@ (8004cc4 <_write_r+0x20>)
 8004ca8:	4604      	mov	r4, r0
 8004caa:	4608      	mov	r0, r1
 8004cac:	4611      	mov	r1, r2
 8004cae:	2200      	movs	r2, #0
 8004cb0:	602a      	str	r2, [r5, #0]
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	f7fc fa1a 	bl	80010ec <_write>
 8004cb8:	1c43      	adds	r3, r0, #1
 8004cba:	d102      	bne.n	8004cc2 <_write_r+0x1e>
 8004cbc:	682b      	ldr	r3, [r5, #0]
 8004cbe:	b103      	cbz	r3, 8004cc2 <_write_r+0x1e>
 8004cc0:	6023      	str	r3, [r4, #0]
 8004cc2:	bd38      	pop	{r3, r4, r5, pc}
 8004cc4:	24000298 	.word	0x24000298

08004cc8 <__errno>:
 8004cc8:	4b01      	ldr	r3, [pc, #4]	@ (8004cd0 <__errno+0x8>)
 8004cca:	6818      	ldr	r0, [r3, #0]
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	24000038 	.word	0x24000038

08004cd4 <__libc_init_array>:
 8004cd4:	b570      	push	{r4, r5, r6, lr}
 8004cd6:	4d0d      	ldr	r5, [pc, #52]	@ (8004d0c <__libc_init_array+0x38>)
 8004cd8:	4c0d      	ldr	r4, [pc, #52]	@ (8004d10 <__libc_init_array+0x3c>)
 8004cda:	1b64      	subs	r4, r4, r5
 8004cdc:	10a4      	asrs	r4, r4, #2
 8004cde:	2600      	movs	r6, #0
 8004ce0:	42a6      	cmp	r6, r4
 8004ce2:	d109      	bne.n	8004cf8 <__libc_init_array+0x24>
 8004ce4:	4d0b      	ldr	r5, [pc, #44]	@ (8004d14 <__libc_init_array+0x40>)
 8004ce6:	4c0c      	ldr	r4, [pc, #48]	@ (8004d18 <__libc_init_array+0x44>)
 8004ce8:	f000 fdda 	bl	80058a0 <_init>
 8004cec:	1b64      	subs	r4, r4, r5
 8004cee:	10a4      	asrs	r4, r4, #2
 8004cf0:	2600      	movs	r6, #0
 8004cf2:	42a6      	cmp	r6, r4
 8004cf4:	d105      	bne.n	8004d02 <__libc_init_array+0x2e>
 8004cf6:	bd70      	pop	{r4, r5, r6, pc}
 8004cf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cfc:	4798      	blx	r3
 8004cfe:	3601      	adds	r6, #1
 8004d00:	e7ee      	b.n	8004ce0 <__libc_init_array+0xc>
 8004d02:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d06:	4798      	blx	r3
 8004d08:	3601      	adds	r6, #1
 8004d0a:	e7f2      	b.n	8004cf2 <__libc_init_array+0x1e>
 8004d0c:	08005bd8 	.word	0x08005bd8
 8004d10:	08005bd8 	.word	0x08005bd8
 8004d14:	08005bd8 	.word	0x08005bd8
 8004d18:	08005bdc 	.word	0x08005bdc

08004d1c <__retarget_lock_init_recursive>:
 8004d1c:	4770      	bx	lr

08004d1e <__retarget_lock_acquire_recursive>:
 8004d1e:	4770      	bx	lr

08004d20 <__retarget_lock_release_recursive>:
 8004d20:	4770      	bx	lr
	...

08004d24 <__assert_func>:
 8004d24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004d26:	4614      	mov	r4, r2
 8004d28:	461a      	mov	r2, r3
 8004d2a:	4b09      	ldr	r3, [pc, #36]	@ (8004d50 <__assert_func+0x2c>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4605      	mov	r5, r0
 8004d30:	68d8      	ldr	r0, [r3, #12]
 8004d32:	b14c      	cbz	r4, 8004d48 <__assert_func+0x24>
 8004d34:	4b07      	ldr	r3, [pc, #28]	@ (8004d54 <__assert_func+0x30>)
 8004d36:	9100      	str	r1, [sp, #0]
 8004d38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004d3c:	4906      	ldr	r1, [pc, #24]	@ (8004d58 <__assert_func+0x34>)
 8004d3e:	462b      	mov	r3, r5
 8004d40:	f000 fc88 	bl	8005654 <fiprintf>
 8004d44:	f000 fd60 	bl	8005808 <abort>
 8004d48:	4b04      	ldr	r3, [pc, #16]	@ (8004d5c <__assert_func+0x38>)
 8004d4a:	461c      	mov	r4, r3
 8004d4c:	e7f3      	b.n	8004d36 <__assert_func+0x12>
 8004d4e:	bf00      	nop
 8004d50:	24000038 	.word	0x24000038
 8004d54:	08005b5f 	.word	0x08005b5f
 8004d58:	08005b6c 	.word	0x08005b6c
 8004d5c:	08005b9a 	.word	0x08005b9a

08004d60 <_free_r>:
 8004d60:	b538      	push	{r3, r4, r5, lr}
 8004d62:	4605      	mov	r5, r0
 8004d64:	2900      	cmp	r1, #0
 8004d66:	d041      	beq.n	8004dec <_free_r+0x8c>
 8004d68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d6c:	1f0c      	subs	r4, r1, #4
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	bfb8      	it	lt
 8004d72:	18e4      	addlt	r4, r4, r3
 8004d74:	f000 f8e8 	bl	8004f48 <__malloc_lock>
 8004d78:	4a1d      	ldr	r2, [pc, #116]	@ (8004df0 <_free_r+0x90>)
 8004d7a:	6813      	ldr	r3, [r2, #0]
 8004d7c:	b933      	cbnz	r3, 8004d8c <_free_r+0x2c>
 8004d7e:	6063      	str	r3, [r4, #4]
 8004d80:	6014      	str	r4, [r2, #0]
 8004d82:	4628      	mov	r0, r5
 8004d84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d88:	f000 b8e4 	b.w	8004f54 <__malloc_unlock>
 8004d8c:	42a3      	cmp	r3, r4
 8004d8e:	d908      	bls.n	8004da2 <_free_r+0x42>
 8004d90:	6820      	ldr	r0, [r4, #0]
 8004d92:	1821      	adds	r1, r4, r0
 8004d94:	428b      	cmp	r3, r1
 8004d96:	bf01      	itttt	eq
 8004d98:	6819      	ldreq	r1, [r3, #0]
 8004d9a:	685b      	ldreq	r3, [r3, #4]
 8004d9c:	1809      	addeq	r1, r1, r0
 8004d9e:	6021      	streq	r1, [r4, #0]
 8004da0:	e7ed      	b.n	8004d7e <_free_r+0x1e>
 8004da2:	461a      	mov	r2, r3
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	b10b      	cbz	r3, 8004dac <_free_r+0x4c>
 8004da8:	42a3      	cmp	r3, r4
 8004daa:	d9fa      	bls.n	8004da2 <_free_r+0x42>
 8004dac:	6811      	ldr	r1, [r2, #0]
 8004dae:	1850      	adds	r0, r2, r1
 8004db0:	42a0      	cmp	r0, r4
 8004db2:	d10b      	bne.n	8004dcc <_free_r+0x6c>
 8004db4:	6820      	ldr	r0, [r4, #0]
 8004db6:	4401      	add	r1, r0
 8004db8:	1850      	adds	r0, r2, r1
 8004dba:	4283      	cmp	r3, r0
 8004dbc:	6011      	str	r1, [r2, #0]
 8004dbe:	d1e0      	bne.n	8004d82 <_free_r+0x22>
 8004dc0:	6818      	ldr	r0, [r3, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	6053      	str	r3, [r2, #4]
 8004dc6:	4408      	add	r0, r1
 8004dc8:	6010      	str	r0, [r2, #0]
 8004dca:	e7da      	b.n	8004d82 <_free_r+0x22>
 8004dcc:	d902      	bls.n	8004dd4 <_free_r+0x74>
 8004dce:	230c      	movs	r3, #12
 8004dd0:	602b      	str	r3, [r5, #0]
 8004dd2:	e7d6      	b.n	8004d82 <_free_r+0x22>
 8004dd4:	6820      	ldr	r0, [r4, #0]
 8004dd6:	1821      	adds	r1, r4, r0
 8004dd8:	428b      	cmp	r3, r1
 8004dda:	bf04      	itt	eq
 8004ddc:	6819      	ldreq	r1, [r3, #0]
 8004dde:	685b      	ldreq	r3, [r3, #4]
 8004de0:	6063      	str	r3, [r4, #4]
 8004de2:	bf04      	itt	eq
 8004de4:	1809      	addeq	r1, r1, r0
 8004de6:	6021      	streq	r1, [r4, #0]
 8004de8:	6054      	str	r4, [r2, #4]
 8004dea:	e7ca      	b.n	8004d82 <_free_r+0x22>
 8004dec:	bd38      	pop	{r3, r4, r5, pc}
 8004dee:	bf00      	nop
 8004df0:	240002a4 	.word	0x240002a4

08004df4 <malloc>:
 8004df4:	4b02      	ldr	r3, [pc, #8]	@ (8004e00 <malloc+0xc>)
 8004df6:	4601      	mov	r1, r0
 8004df8:	6818      	ldr	r0, [r3, #0]
 8004dfa:	f000 b825 	b.w	8004e48 <_malloc_r>
 8004dfe:	bf00      	nop
 8004e00:	24000038 	.word	0x24000038

08004e04 <sbrk_aligned>:
 8004e04:	b570      	push	{r4, r5, r6, lr}
 8004e06:	4e0f      	ldr	r6, [pc, #60]	@ (8004e44 <sbrk_aligned+0x40>)
 8004e08:	460c      	mov	r4, r1
 8004e0a:	6831      	ldr	r1, [r6, #0]
 8004e0c:	4605      	mov	r5, r0
 8004e0e:	b911      	cbnz	r1, 8004e16 <sbrk_aligned+0x12>
 8004e10:	f000 fcea 	bl	80057e8 <_sbrk_r>
 8004e14:	6030      	str	r0, [r6, #0]
 8004e16:	4621      	mov	r1, r4
 8004e18:	4628      	mov	r0, r5
 8004e1a:	f000 fce5 	bl	80057e8 <_sbrk_r>
 8004e1e:	1c43      	adds	r3, r0, #1
 8004e20:	d103      	bne.n	8004e2a <sbrk_aligned+0x26>
 8004e22:	f04f 34ff 	mov.w	r4, #4294967295
 8004e26:	4620      	mov	r0, r4
 8004e28:	bd70      	pop	{r4, r5, r6, pc}
 8004e2a:	1cc4      	adds	r4, r0, #3
 8004e2c:	f024 0403 	bic.w	r4, r4, #3
 8004e30:	42a0      	cmp	r0, r4
 8004e32:	d0f8      	beq.n	8004e26 <sbrk_aligned+0x22>
 8004e34:	1a21      	subs	r1, r4, r0
 8004e36:	4628      	mov	r0, r5
 8004e38:	f000 fcd6 	bl	80057e8 <_sbrk_r>
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	d1f2      	bne.n	8004e26 <sbrk_aligned+0x22>
 8004e40:	e7ef      	b.n	8004e22 <sbrk_aligned+0x1e>
 8004e42:	bf00      	nop
 8004e44:	240002a0 	.word	0x240002a0

08004e48 <_malloc_r>:
 8004e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e4c:	1ccd      	adds	r5, r1, #3
 8004e4e:	f025 0503 	bic.w	r5, r5, #3
 8004e52:	3508      	adds	r5, #8
 8004e54:	2d0c      	cmp	r5, #12
 8004e56:	bf38      	it	cc
 8004e58:	250c      	movcc	r5, #12
 8004e5a:	2d00      	cmp	r5, #0
 8004e5c:	4606      	mov	r6, r0
 8004e5e:	db01      	blt.n	8004e64 <_malloc_r+0x1c>
 8004e60:	42a9      	cmp	r1, r5
 8004e62:	d904      	bls.n	8004e6e <_malloc_r+0x26>
 8004e64:	230c      	movs	r3, #12
 8004e66:	6033      	str	r3, [r6, #0]
 8004e68:	2000      	movs	r0, #0
 8004e6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004f44 <_malloc_r+0xfc>
 8004e72:	f000 f869 	bl	8004f48 <__malloc_lock>
 8004e76:	f8d8 3000 	ldr.w	r3, [r8]
 8004e7a:	461c      	mov	r4, r3
 8004e7c:	bb44      	cbnz	r4, 8004ed0 <_malloc_r+0x88>
 8004e7e:	4629      	mov	r1, r5
 8004e80:	4630      	mov	r0, r6
 8004e82:	f7ff ffbf 	bl	8004e04 <sbrk_aligned>
 8004e86:	1c43      	adds	r3, r0, #1
 8004e88:	4604      	mov	r4, r0
 8004e8a:	d158      	bne.n	8004f3e <_malloc_r+0xf6>
 8004e8c:	f8d8 4000 	ldr.w	r4, [r8]
 8004e90:	4627      	mov	r7, r4
 8004e92:	2f00      	cmp	r7, #0
 8004e94:	d143      	bne.n	8004f1e <_malloc_r+0xd6>
 8004e96:	2c00      	cmp	r4, #0
 8004e98:	d04b      	beq.n	8004f32 <_malloc_r+0xea>
 8004e9a:	6823      	ldr	r3, [r4, #0]
 8004e9c:	4639      	mov	r1, r7
 8004e9e:	4630      	mov	r0, r6
 8004ea0:	eb04 0903 	add.w	r9, r4, r3
 8004ea4:	f000 fca0 	bl	80057e8 <_sbrk_r>
 8004ea8:	4581      	cmp	r9, r0
 8004eaa:	d142      	bne.n	8004f32 <_malloc_r+0xea>
 8004eac:	6821      	ldr	r1, [r4, #0]
 8004eae:	1a6d      	subs	r5, r5, r1
 8004eb0:	4629      	mov	r1, r5
 8004eb2:	4630      	mov	r0, r6
 8004eb4:	f7ff ffa6 	bl	8004e04 <sbrk_aligned>
 8004eb8:	3001      	adds	r0, #1
 8004eba:	d03a      	beq.n	8004f32 <_malloc_r+0xea>
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	442b      	add	r3, r5
 8004ec0:	6023      	str	r3, [r4, #0]
 8004ec2:	f8d8 3000 	ldr.w	r3, [r8]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	bb62      	cbnz	r2, 8004f24 <_malloc_r+0xdc>
 8004eca:	f8c8 7000 	str.w	r7, [r8]
 8004ece:	e00f      	b.n	8004ef0 <_malloc_r+0xa8>
 8004ed0:	6822      	ldr	r2, [r4, #0]
 8004ed2:	1b52      	subs	r2, r2, r5
 8004ed4:	d420      	bmi.n	8004f18 <_malloc_r+0xd0>
 8004ed6:	2a0b      	cmp	r2, #11
 8004ed8:	d917      	bls.n	8004f0a <_malloc_r+0xc2>
 8004eda:	1961      	adds	r1, r4, r5
 8004edc:	42a3      	cmp	r3, r4
 8004ede:	6025      	str	r5, [r4, #0]
 8004ee0:	bf18      	it	ne
 8004ee2:	6059      	strne	r1, [r3, #4]
 8004ee4:	6863      	ldr	r3, [r4, #4]
 8004ee6:	bf08      	it	eq
 8004ee8:	f8c8 1000 	streq.w	r1, [r8]
 8004eec:	5162      	str	r2, [r4, r5]
 8004eee:	604b      	str	r3, [r1, #4]
 8004ef0:	4630      	mov	r0, r6
 8004ef2:	f000 f82f 	bl	8004f54 <__malloc_unlock>
 8004ef6:	f104 000b 	add.w	r0, r4, #11
 8004efa:	1d23      	adds	r3, r4, #4
 8004efc:	f020 0007 	bic.w	r0, r0, #7
 8004f00:	1ac2      	subs	r2, r0, r3
 8004f02:	bf1c      	itt	ne
 8004f04:	1a1b      	subne	r3, r3, r0
 8004f06:	50a3      	strne	r3, [r4, r2]
 8004f08:	e7af      	b.n	8004e6a <_malloc_r+0x22>
 8004f0a:	6862      	ldr	r2, [r4, #4]
 8004f0c:	42a3      	cmp	r3, r4
 8004f0e:	bf0c      	ite	eq
 8004f10:	f8c8 2000 	streq.w	r2, [r8]
 8004f14:	605a      	strne	r2, [r3, #4]
 8004f16:	e7eb      	b.n	8004ef0 <_malloc_r+0xa8>
 8004f18:	4623      	mov	r3, r4
 8004f1a:	6864      	ldr	r4, [r4, #4]
 8004f1c:	e7ae      	b.n	8004e7c <_malloc_r+0x34>
 8004f1e:	463c      	mov	r4, r7
 8004f20:	687f      	ldr	r7, [r7, #4]
 8004f22:	e7b6      	b.n	8004e92 <_malloc_r+0x4a>
 8004f24:	461a      	mov	r2, r3
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	42a3      	cmp	r3, r4
 8004f2a:	d1fb      	bne.n	8004f24 <_malloc_r+0xdc>
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	6053      	str	r3, [r2, #4]
 8004f30:	e7de      	b.n	8004ef0 <_malloc_r+0xa8>
 8004f32:	230c      	movs	r3, #12
 8004f34:	6033      	str	r3, [r6, #0]
 8004f36:	4630      	mov	r0, r6
 8004f38:	f000 f80c 	bl	8004f54 <__malloc_unlock>
 8004f3c:	e794      	b.n	8004e68 <_malloc_r+0x20>
 8004f3e:	6005      	str	r5, [r0, #0]
 8004f40:	e7d6      	b.n	8004ef0 <_malloc_r+0xa8>
 8004f42:	bf00      	nop
 8004f44:	240002a4 	.word	0x240002a4

08004f48 <__malloc_lock>:
 8004f48:	4801      	ldr	r0, [pc, #4]	@ (8004f50 <__malloc_lock+0x8>)
 8004f4a:	f7ff bee8 	b.w	8004d1e <__retarget_lock_acquire_recursive>
 8004f4e:	bf00      	nop
 8004f50:	2400029c 	.word	0x2400029c

08004f54 <__malloc_unlock>:
 8004f54:	4801      	ldr	r0, [pc, #4]	@ (8004f5c <__malloc_unlock+0x8>)
 8004f56:	f7ff bee3 	b.w	8004d20 <__retarget_lock_release_recursive>
 8004f5a:	bf00      	nop
 8004f5c:	2400029c 	.word	0x2400029c

08004f60 <__sfputc_r>:
 8004f60:	6893      	ldr	r3, [r2, #8]
 8004f62:	3b01      	subs	r3, #1
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	b410      	push	{r4}
 8004f68:	6093      	str	r3, [r2, #8]
 8004f6a:	da08      	bge.n	8004f7e <__sfputc_r+0x1e>
 8004f6c:	6994      	ldr	r4, [r2, #24]
 8004f6e:	42a3      	cmp	r3, r4
 8004f70:	db01      	blt.n	8004f76 <__sfputc_r+0x16>
 8004f72:	290a      	cmp	r1, #10
 8004f74:	d103      	bne.n	8004f7e <__sfputc_r+0x1e>
 8004f76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f7a:	f7ff bdc2 	b.w	8004b02 <__swbuf_r>
 8004f7e:	6813      	ldr	r3, [r2, #0]
 8004f80:	1c58      	adds	r0, r3, #1
 8004f82:	6010      	str	r0, [r2, #0]
 8004f84:	7019      	strb	r1, [r3, #0]
 8004f86:	4608      	mov	r0, r1
 8004f88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f8c:	4770      	bx	lr

08004f8e <__sfputs_r>:
 8004f8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f90:	4606      	mov	r6, r0
 8004f92:	460f      	mov	r7, r1
 8004f94:	4614      	mov	r4, r2
 8004f96:	18d5      	adds	r5, r2, r3
 8004f98:	42ac      	cmp	r4, r5
 8004f9a:	d101      	bne.n	8004fa0 <__sfputs_r+0x12>
 8004f9c:	2000      	movs	r0, #0
 8004f9e:	e007      	b.n	8004fb0 <__sfputs_r+0x22>
 8004fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fa4:	463a      	mov	r2, r7
 8004fa6:	4630      	mov	r0, r6
 8004fa8:	f7ff ffda 	bl	8004f60 <__sfputc_r>
 8004fac:	1c43      	adds	r3, r0, #1
 8004fae:	d1f3      	bne.n	8004f98 <__sfputs_r+0xa>
 8004fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004fb4 <_vfiprintf_r>:
 8004fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb8:	460d      	mov	r5, r1
 8004fba:	b09d      	sub	sp, #116	@ 0x74
 8004fbc:	4614      	mov	r4, r2
 8004fbe:	4698      	mov	r8, r3
 8004fc0:	4606      	mov	r6, r0
 8004fc2:	b118      	cbz	r0, 8004fcc <_vfiprintf_r+0x18>
 8004fc4:	6a03      	ldr	r3, [r0, #32]
 8004fc6:	b90b      	cbnz	r3, 8004fcc <_vfiprintf_r+0x18>
 8004fc8:	f7ff fcaa 	bl	8004920 <__sinit>
 8004fcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004fce:	07d9      	lsls	r1, r3, #31
 8004fd0:	d405      	bmi.n	8004fde <_vfiprintf_r+0x2a>
 8004fd2:	89ab      	ldrh	r3, [r5, #12]
 8004fd4:	059a      	lsls	r2, r3, #22
 8004fd6:	d402      	bmi.n	8004fde <_vfiprintf_r+0x2a>
 8004fd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004fda:	f7ff fea0 	bl	8004d1e <__retarget_lock_acquire_recursive>
 8004fde:	89ab      	ldrh	r3, [r5, #12]
 8004fe0:	071b      	lsls	r3, r3, #28
 8004fe2:	d501      	bpl.n	8004fe8 <_vfiprintf_r+0x34>
 8004fe4:	692b      	ldr	r3, [r5, #16]
 8004fe6:	b99b      	cbnz	r3, 8005010 <_vfiprintf_r+0x5c>
 8004fe8:	4629      	mov	r1, r5
 8004fea:	4630      	mov	r0, r6
 8004fec:	f7ff fdc8 	bl	8004b80 <__swsetup_r>
 8004ff0:	b170      	cbz	r0, 8005010 <_vfiprintf_r+0x5c>
 8004ff2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ff4:	07dc      	lsls	r4, r3, #31
 8004ff6:	d504      	bpl.n	8005002 <_vfiprintf_r+0x4e>
 8004ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ffc:	b01d      	add	sp, #116	@ 0x74
 8004ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005002:	89ab      	ldrh	r3, [r5, #12]
 8005004:	0598      	lsls	r0, r3, #22
 8005006:	d4f7      	bmi.n	8004ff8 <_vfiprintf_r+0x44>
 8005008:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800500a:	f7ff fe89 	bl	8004d20 <__retarget_lock_release_recursive>
 800500e:	e7f3      	b.n	8004ff8 <_vfiprintf_r+0x44>
 8005010:	2300      	movs	r3, #0
 8005012:	9309      	str	r3, [sp, #36]	@ 0x24
 8005014:	2320      	movs	r3, #32
 8005016:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800501a:	f8cd 800c 	str.w	r8, [sp, #12]
 800501e:	2330      	movs	r3, #48	@ 0x30
 8005020:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80051d0 <_vfiprintf_r+0x21c>
 8005024:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005028:	f04f 0901 	mov.w	r9, #1
 800502c:	4623      	mov	r3, r4
 800502e:	469a      	mov	sl, r3
 8005030:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005034:	b10a      	cbz	r2, 800503a <_vfiprintf_r+0x86>
 8005036:	2a25      	cmp	r2, #37	@ 0x25
 8005038:	d1f9      	bne.n	800502e <_vfiprintf_r+0x7a>
 800503a:	ebba 0b04 	subs.w	fp, sl, r4
 800503e:	d00b      	beq.n	8005058 <_vfiprintf_r+0xa4>
 8005040:	465b      	mov	r3, fp
 8005042:	4622      	mov	r2, r4
 8005044:	4629      	mov	r1, r5
 8005046:	4630      	mov	r0, r6
 8005048:	f7ff ffa1 	bl	8004f8e <__sfputs_r>
 800504c:	3001      	adds	r0, #1
 800504e:	f000 80a7 	beq.w	80051a0 <_vfiprintf_r+0x1ec>
 8005052:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005054:	445a      	add	r2, fp
 8005056:	9209      	str	r2, [sp, #36]	@ 0x24
 8005058:	f89a 3000 	ldrb.w	r3, [sl]
 800505c:	2b00      	cmp	r3, #0
 800505e:	f000 809f 	beq.w	80051a0 <_vfiprintf_r+0x1ec>
 8005062:	2300      	movs	r3, #0
 8005064:	f04f 32ff 	mov.w	r2, #4294967295
 8005068:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800506c:	f10a 0a01 	add.w	sl, sl, #1
 8005070:	9304      	str	r3, [sp, #16]
 8005072:	9307      	str	r3, [sp, #28]
 8005074:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005078:	931a      	str	r3, [sp, #104]	@ 0x68
 800507a:	4654      	mov	r4, sl
 800507c:	2205      	movs	r2, #5
 800507e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005082:	4853      	ldr	r0, [pc, #332]	@ (80051d0 <_vfiprintf_r+0x21c>)
 8005084:	f7fb f944 	bl	8000310 <memchr>
 8005088:	9a04      	ldr	r2, [sp, #16]
 800508a:	b9d8      	cbnz	r0, 80050c4 <_vfiprintf_r+0x110>
 800508c:	06d1      	lsls	r1, r2, #27
 800508e:	bf44      	itt	mi
 8005090:	2320      	movmi	r3, #32
 8005092:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005096:	0713      	lsls	r3, r2, #28
 8005098:	bf44      	itt	mi
 800509a:	232b      	movmi	r3, #43	@ 0x2b
 800509c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050a0:	f89a 3000 	ldrb.w	r3, [sl]
 80050a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80050a6:	d015      	beq.n	80050d4 <_vfiprintf_r+0x120>
 80050a8:	9a07      	ldr	r2, [sp, #28]
 80050aa:	4654      	mov	r4, sl
 80050ac:	2000      	movs	r0, #0
 80050ae:	f04f 0c0a 	mov.w	ip, #10
 80050b2:	4621      	mov	r1, r4
 80050b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050b8:	3b30      	subs	r3, #48	@ 0x30
 80050ba:	2b09      	cmp	r3, #9
 80050bc:	d94b      	bls.n	8005156 <_vfiprintf_r+0x1a2>
 80050be:	b1b0      	cbz	r0, 80050ee <_vfiprintf_r+0x13a>
 80050c0:	9207      	str	r2, [sp, #28]
 80050c2:	e014      	b.n	80050ee <_vfiprintf_r+0x13a>
 80050c4:	eba0 0308 	sub.w	r3, r0, r8
 80050c8:	fa09 f303 	lsl.w	r3, r9, r3
 80050cc:	4313      	orrs	r3, r2
 80050ce:	9304      	str	r3, [sp, #16]
 80050d0:	46a2      	mov	sl, r4
 80050d2:	e7d2      	b.n	800507a <_vfiprintf_r+0xc6>
 80050d4:	9b03      	ldr	r3, [sp, #12]
 80050d6:	1d19      	adds	r1, r3, #4
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	9103      	str	r1, [sp, #12]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	bfbb      	ittet	lt
 80050e0:	425b      	neglt	r3, r3
 80050e2:	f042 0202 	orrlt.w	r2, r2, #2
 80050e6:	9307      	strge	r3, [sp, #28]
 80050e8:	9307      	strlt	r3, [sp, #28]
 80050ea:	bfb8      	it	lt
 80050ec:	9204      	strlt	r2, [sp, #16]
 80050ee:	7823      	ldrb	r3, [r4, #0]
 80050f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80050f2:	d10a      	bne.n	800510a <_vfiprintf_r+0x156>
 80050f4:	7863      	ldrb	r3, [r4, #1]
 80050f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80050f8:	d132      	bne.n	8005160 <_vfiprintf_r+0x1ac>
 80050fa:	9b03      	ldr	r3, [sp, #12]
 80050fc:	1d1a      	adds	r2, r3, #4
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	9203      	str	r2, [sp, #12]
 8005102:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005106:	3402      	adds	r4, #2
 8005108:	9305      	str	r3, [sp, #20]
 800510a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80051e0 <_vfiprintf_r+0x22c>
 800510e:	7821      	ldrb	r1, [r4, #0]
 8005110:	2203      	movs	r2, #3
 8005112:	4650      	mov	r0, sl
 8005114:	f7fb f8fc 	bl	8000310 <memchr>
 8005118:	b138      	cbz	r0, 800512a <_vfiprintf_r+0x176>
 800511a:	9b04      	ldr	r3, [sp, #16]
 800511c:	eba0 000a 	sub.w	r0, r0, sl
 8005120:	2240      	movs	r2, #64	@ 0x40
 8005122:	4082      	lsls	r2, r0
 8005124:	4313      	orrs	r3, r2
 8005126:	3401      	adds	r4, #1
 8005128:	9304      	str	r3, [sp, #16]
 800512a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800512e:	4829      	ldr	r0, [pc, #164]	@ (80051d4 <_vfiprintf_r+0x220>)
 8005130:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005134:	2206      	movs	r2, #6
 8005136:	f7fb f8eb 	bl	8000310 <memchr>
 800513a:	2800      	cmp	r0, #0
 800513c:	d03f      	beq.n	80051be <_vfiprintf_r+0x20a>
 800513e:	4b26      	ldr	r3, [pc, #152]	@ (80051d8 <_vfiprintf_r+0x224>)
 8005140:	bb1b      	cbnz	r3, 800518a <_vfiprintf_r+0x1d6>
 8005142:	9b03      	ldr	r3, [sp, #12]
 8005144:	3307      	adds	r3, #7
 8005146:	f023 0307 	bic.w	r3, r3, #7
 800514a:	3308      	adds	r3, #8
 800514c:	9303      	str	r3, [sp, #12]
 800514e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005150:	443b      	add	r3, r7
 8005152:	9309      	str	r3, [sp, #36]	@ 0x24
 8005154:	e76a      	b.n	800502c <_vfiprintf_r+0x78>
 8005156:	fb0c 3202 	mla	r2, ip, r2, r3
 800515a:	460c      	mov	r4, r1
 800515c:	2001      	movs	r0, #1
 800515e:	e7a8      	b.n	80050b2 <_vfiprintf_r+0xfe>
 8005160:	2300      	movs	r3, #0
 8005162:	3401      	adds	r4, #1
 8005164:	9305      	str	r3, [sp, #20]
 8005166:	4619      	mov	r1, r3
 8005168:	f04f 0c0a 	mov.w	ip, #10
 800516c:	4620      	mov	r0, r4
 800516e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005172:	3a30      	subs	r2, #48	@ 0x30
 8005174:	2a09      	cmp	r2, #9
 8005176:	d903      	bls.n	8005180 <_vfiprintf_r+0x1cc>
 8005178:	2b00      	cmp	r3, #0
 800517a:	d0c6      	beq.n	800510a <_vfiprintf_r+0x156>
 800517c:	9105      	str	r1, [sp, #20]
 800517e:	e7c4      	b.n	800510a <_vfiprintf_r+0x156>
 8005180:	fb0c 2101 	mla	r1, ip, r1, r2
 8005184:	4604      	mov	r4, r0
 8005186:	2301      	movs	r3, #1
 8005188:	e7f0      	b.n	800516c <_vfiprintf_r+0x1b8>
 800518a:	ab03      	add	r3, sp, #12
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	462a      	mov	r2, r5
 8005190:	4b12      	ldr	r3, [pc, #72]	@ (80051dc <_vfiprintf_r+0x228>)
 8005192:	a904      	add	r1, sp, #16
 8005194:	4630      	mov	r0, r6
 8005196:	f3af 8000 	nop.w
 800519a:	4607      	mov	r7, r0
 800519c:	1c78      	adds	r0, r7, #1
 800519e:	d1d6      	bne.n	800514e <_vfiprintf_r+0x19a>
 80051a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051a2:	07d9      	lsls	r1, r3, #31
 80051a4:	d405      	bmi.n	80051b2 <_vfiprintf_r+0x1fe>
 80051a6:	89ab      	ldrh	r3, [r5, #12]
 80051a8:	059a      	lsls	r2, r3, #22
 80051aa:	d402      	bmi.n	80051b2 <_vfiprintf_r+0x1fe>
 80051ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051ae:	f7ff fdb7 	bl	8004d20 <__retarget_lock_release_recursive>
 80051b2:	89ab      	ldrh	r3, [r5, #12]
 80051b4:	065b      	lsls	r3, r3, #25
 80051b6:	f53f af1f 	bmi.w	8004ff8 <_vfiprintf_r+0x44>
 80051ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051bc:	e71e      	b.n	8004ffc <_vfiprintf_r+0x48>
 80051be:	ab03      	add	r3, sp, #12
 80051c0:	9300      	str	r3, [sp, #0]
 80051c2:	462a      	mov	r2, r5
 80051c4:	4b05      	ldr	r3, [pc, #20]	@ (80051dc <_vfiprintf_r+0x228>)
 80051c6:	a904      	add	r1, sp, #16
 80051c8:	4630      	mov	r0, r6
 80051ca:	f000 f879 	bl	80052c0 <_printf_i>
 80051ce:	e7e4      	b.n	800519a <_vfiprintf_r+0x1e6>
 80051d0:	08005b9b 	.word	0x08005b9b
 80051d4:	08005ba5 	.word	0x08005ba5
 80051d8:	00000000 	.word	0x00000000
 80051dc:	08004f8f 	.word	0x08004f8f
 80051e0:	08005ba1 	.word	0x08005ba1

080051e4 <_printf_common>:
 80051e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051e8:	4616      	mov	r6, r2
 80051ea:	4698      	mov	r8, r3
 80051ec:	688a      	ldr	r2, [r1, #8]
 80051ee:	690b      	ldr	r3, [r1, #16]
 80051f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051f4:	4293      	cmp	r3, r2
 80051f6:	bfb8      	it	lt
 80051f8:	4613      	movlt	r3, r2
 80051fa:	6033      	str	r3, [r6, #0]
 80051fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005200:	4607      	mov	r7, r0
 8005202:	460c      	mov	r4, r1
 8005204:	b10a      	cbz	r2, 800520a <_printf_common+0x26>
 8005206:	3301      	adds	r3, #1
 8005208:	6033      	str	r3, [r6, #0]
 800520a:	6823      	ldr	r3, [r4, #0]
 800520c:	0699      	lsls	r1, r3, #26
 800520e:	bf42      	ittt	mi
 8005210:	6833      	ldrmi	r3, [r6, #0]
 8005212:	3302      	addmi	r3, #2
 8005214:	6033      	strmi	r3, [r6, #0]
 8005216:	6825      	ldr	r5, [r4, #0]
 8005218:	f015 0506 	ands.w	r5, r5, #6
 800521c:	d106      	bne.n	800522c <_printf_common+0x48>
 800521e:	f104 0a19 	add.w	sl, r4, #25
 8005222:	68e3      	ldr	r3, [r4, #12]
 8005224:	6832      	ldr	r2, [r6, #0]
 8005226:	1a9b      	subs	r3, r3, r2
 8005228:	42ab      	cmp	r3, r5
 800522a:	dc26      	bgt.n	800527a <_printf_common+0x96>
 800522c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005230:	6822      	ldr	r2, [r4, #0]
 8005232:	3b00      	subs	r3, #0
 8005234:	bf18      	it	ne
 8005236:	2301      	movne	r3, #1
 8005238:	0692      	lsls	r2, r2, #26
 800523a:	d42b      	bmi.n	8005294 <_printf_common+0xb0>
 800523c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005240:	4641      	mov	r1, r8
 8005242:	4638      	mov	r0, r7
 8005244:	47c8      	blx	r9
 8005246:	3001      	adds	r0, #1
 8005248:	d01e      	beq.n	8005288 <_printf_common+0xa4>
 800524a:	6823      	ldr	r3, [r4, #0]
 800524c:	6922      	ldr	r2, [r4, #16]
 800524e:	f003 0306 	and.w	r3, r3, #6
 8005252:	2b04      	cmp	r3, #4
 8005254:	bf02      	ittt	eq
 8005256:	68e5      	ldreq	r5, [r4, #12]
 8005258:	6833      	ldreq	r3, [r6, #0]
 800525a:	1aed      	subeq	r5, r5, r3
 800525c:	68a3      	ldr	r3, [r4, #8]
 800525e:	bf0c      	ite	eq
 8005260:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005264:	2500      	movne	r5, #0
 8005266:	4293      	cmp	r3, r2
 8005268:	bfc4      	itt	gt
 800526a:	1a9b      	subgt	r3, r3, r2
 800526c:	18ed      	addgt	r5, r5, r3
 800526e:	2600      	movs	r6, #0
 8005270:	341a      	adds	r4, #26
 8005272:	42b5      	cmp	r5, r6
 8005274:	d11a      	bne.n	80052ac <_printf_common+0xc8>
 8005276:	2000      	movs	r0, #0
 8005278:	e008      	b.n	800528c <_printf_common+0xa8>
 800527a:	2301      	movs	r3, #1
 800527c:	4652      	mov	r2, sl
 800527e:	4641      	mov	r1, r8
 8005280:	4638      	mov	r0, r7
 8005282:	47c8      	blx	r9
 8005284:	3001      	adds	r0, #1
 8005286:	d103      	bne.n	8005290 <_printf_common+0xac>
 8005288:	f04f 30ff 	mov.w	r0, #4294967295
 800528c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005290:	3501      	adds	r5, #1
 8005292:	e7c6      	b.n	8005222 <_printf_common+0x3e>
 8005294:	18e1      	adds	r1, r4, r3
 8005296:	1c5a      	adds	r2, r3, #1
 8005298:	2030      	movs	r0, #48	@ 0x30
 800529a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800529e:	4422      	add	r2, r4
 80052a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052a8:	3302      	adds	r3, #2
 80052aa:	e7c7      	b.n	800523c <_printf_common+0x58>
 80052ac:	2301      	movs	r3, #1
 80052ae:	4622      	mov	r2, r4
 80052b0:	4641      	mov	r1, r8
 80052b2:	4638      	mov	r0, r7
 80052b4:	47c8      	blx	r9
 80052b6:	3001      	adds	r0, #1
 80052b8:	d0e6      	beq.n	8005288 <_printf_common+0xa4>
 80052ba:	3601      	adds	r6, #1
 80052bc:	e7d9      	b.n	8005272 <_printf_common+0x8e>
	...

080052c0 <_printf_i>:
 80052c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052c4:	7e0f      	ldrb	r7, [r1, #24]
 80052c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80052c8:	2f78      	cmp	r7, #120	@ 0x78
 80052ca:	4691      	mov	r9, r2
 80052cc:	4680      	mov	r8, r0
 80052ce:	460c      	mov	r4, r1
 80052d0:	469a      	mov	sl, r3
 80052d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052d6:	d807      	bhi.n	80052e8 <_printf_i+0x28>
 80052d8:	2f62      	cmp	r7, #98	@ 0x62
 80052da:	d80a      	bhi.n	80052f2 <_printf_i+0x32>
 80052dc:	2f00      	cmp	r7, #0
 80052de:	f000 80d1 	beq.w	8005484 <_printf_i+0x1c4>
 80052e2:	2f58      	cmp	r7, #88	@ 0x58
 80052e4:	f000 80b8 	beq.w	8005458 <_printf_i+0x198>
 80052e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80052f0:	e03a      	b.n	8005368 <_printf_i+0xa8>
 80052f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80052f6:	2b15      	cmp	r3, #21
 80052f8:	d8f6      	bhi.n	80052e8 <_printf_i+0x28>
 80052fa:	a101      	add	r1, pc, #4	@ (adr r1, 8005300 <_printf_i+0x40>)
 80052fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005300:	08005359 	.word	0x08005359
 8005304:	0800536d 	.word	0x0800536d
 8005308:	080052e9 	.word	0x080052e9
 800530c:	080052e9 	.word	0x080052e9
 8005310:	080052e9 	.word	0x080052e9
 8005314:	080052e9 	.word	0x080052e9
 8005318:	0800536d 	.word	0x0800536d
 800531c:	080052e9 	.word	0x080052e9
 8005320:	080052e9 	.word	0x080052e9
 8005324:	080052e9 	.word	0x080052e9
 8005328:	080052e9 	.word	0x080052e9
 800532c:	0800546b 	.word	0x0800546b
 8005330:	08005397 	.word	0x08005397
 8005334:	08005425 	.word	0x08005425
 8005338:	080052e9 	.word	0x080052e9
 800533c:	080052e9 	.word	0x080052e9
 8005340:	0800548d 	.word	0x0800548d
 8005344:	080052e9 	.word	0x080052e9
 8005348:	08005397 	.word	0x08005397
 800534c:	080052e9 	.word	0x080052e9
 8005350:	080052e9 	.word	0x080052e9
 8005354:	0800542d 	.word	0x0800542d
 8005358:	6833      	ldr	r3, [r6, #0]
 800535a:	1d1a      	adds	r2, r3, #4
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	6032      	str	r2, [r6, #0]
 8005360:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005364:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005368:	2301      	movs	r3, #1
 800536a:	e09c      	b.n	80054a6 <_printf_i+0x1e6>
 800536c:	6833      	ldr	r3, [r6, #0]
 800536e:	6820      	ldr	r0, [r4, #0]
 8005370:	1d19      	adds	r1, r3, #4
 8005372:	6031      	str	r1, [r6, #0]
 8005374:	0606      	lsls	r6, r0, #24
 8005376:	d501      	bpl.n	800537c <_printf_i+0xbc>
 8005378:	681d      	ldr	r5, [r3, #0]
 800537a:	e003      	b.n	8005384 <_printf_i+0xc4>
 800537c:	0645      	lsls	r5, r0, #25
 800537e:	d5fb      	bpl.n	8005378 <_printf_i+0xb8>
 8005380:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005384:	2d00      	cmp	r5, #0
 8005386:	da03      	bge.n	8005390 <_printf_i+0xd0>
 8005388:	232d      	movs	r3, #45	@ 0x2d
 800538a:	426d      	negs	r5, r5
 800538c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005390:	4858      	ldr	r0, [pc, #352]	@ (80054f4 <_printf_i+0x234>)
 8005392:	230a      	movs	r3, #10
 8005394:	e011      	b.n	80053ba <_printf_i+0xfa>
 8005396:	6821      	ldr	r1, [r4, #0]
 8005398:	6833      	ldr	r3, [r6, #0]
 800539a:	0608      	lsls	r0, r1, #24
 800539c:	f853 5b04 	ldr.w	r5, [r3], #4
 80053a0:	d402      	bmi.n	80053a8 <_printf_i+0xe8>
 80053a2:	0649      	lsls	r1, r1, #25
 80053a4:	bf48      	it	mi
 80053a6:	b2ad      	uxthmi	r5, r5
 80053a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80053aa:	4852      	ldr	r0, [pc, #328]	@ (80054f4 <_printf_i+0x234>)
 80053ac:	6033      	str	r3, [r6, #0]
 80053ae:	bf14      	ite	ne
 80053b0:	230a      	movne	r3, #10
 80053b2:	2308      	moveq	r3, #8
 80053b4:	2100      	movs	r1, #0
 80053b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80053ba:	6866      	ldr	r6, [r4, #4]
 80053bc:	60a6      	str	r6, [r4, #8]
 80053be:	2e00      	cmp	r6, #0
 80053c0:	db05      	blt.n	80053ce <_printf_i+0x10e>
 80053c2:	6821      	ldr	r1, [r4, #0]
 80053c4:	432e      	orrs	r6, r5
 80053c6:	f021 0104 	bic.w	r1, r1, #4
 80053ca:	6021      	str	r1, [r4, #0]
 80053cc:	d04b      	beq.n	8005466 <_printf_i+0x1a6>
 80053ce:	4616      	mov	r6, r2
 80053d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80053d4:	fb03 5711 	mls	r7, r3, r1, r5
 80053d8:	5dc7      	ldrb	r7, [r0, r7]
 80053da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053de:	462f      	mov	r7, r5
 80053e0:	42bb      	cmp	r3, r7
 80053e2:	460d      	mov	r5, r1
 80053e4:	d9f4      	bls.n	80053d0 <_printf_i+0x110>
 80053e6:	2b08      	cmp	r3, #8
 80053e8:	d10b      	bne.n	8005402 <_printf_i+0x142>
 80053ea:	6823      	ldr	r3, [r4, #0]
 80053ec:	07df      	lsls	r7, r3, #31
 80053ee:	d508      	bpl.n	8005402 <_printf_i+0x142>
 80053f0:	6923      	ldr	r3, [r4, #16]
 80053f2:	6861      	ldr	r1, [r4, #4]
 80053f4:	4299      	cmp	r1, r3
 80053f6:	bfde      	ittt	le
 80053f8:	2330      	movle	r3, #48	@ 0x30
 80053fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80053fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005402:	1b92      	subs	r2, r2, r6
 8005404:	6122      	str	r2, [r4, #16]
 8005406:	f8cd a000 	str.w	sl, [sp]
 800540a:	464b      	mov	r3, r9
 800540c:	aa03      	add	r2, sp, #12
 800540e:	4621      	mov	r1, r4
 8005410:	4640      	mov	r0, r8
 8005412:	f7ff fee7 	bl	80051e4 <_printf_common>
 8005416:	3001      	adds	r0, #1
 8005418:	d14a      	bne.n	80054b0 <_printf_i+0x1f0>
 800541a:	f04f 30ff 	mov.w	r0, #4294967295
 800541e:	b004      	add	sp, #16
 8005420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005424:	6823      	ldr	r3, [r4, #0]
 8005426:	f043 0320 	orr.w	r3, r3, #32
 800542a:	6023      	str	r3, [r4, #0]
 800542c:	4832      	ldr	r0, [pc, #200]	@ (80054f8 <_printf_i+0x238>)
 800542e:	2778      	movs	r7, #120	@ 0x78
 8005430:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005434:	6823      	ldr	r3, [r4, #0]
 8005436:	6831      	ldr	r1, [r6, #0]
 8005438:	061f      	lsls	r7, r3, #24
 800543a:	f851 5b04 	ldr.w	r5, [r1], #4
 800543e:	d402      	bmi.n	8005446 <_printf_i+0x186>
 8005440:	065f      	lsls	r7, r3, #25
 8005442:	bf48      	it	mi
 8005444:	b2ad      	uxthmi	r5, r5
 8005446:	6031      	str	r1, [r6, #0]
 8005448:	07d9      	lsls	r1, r3, #31
 800544a:	bf44      	itt	mi
 800544c:	f043 0320 	orrmi.w	r3, r3, #32
 8005450:	6023      	strmi	r3, [r4, #0]
 8005452:	b11d      	cbz	r5, 800545c <_printf_i+0x19c>
 8005454:	2310      	movs	r3, #16
 8005456:	e7ad      	b.n	80053b4 <_printf_i+0xf4>
 8005458:	4826      	ldr	r0, [pc, #152]	@ (80054f4 <_printf_i+0x234>)
 800545a:	e7e9      	b.n	8005430 <_printf_i+0x170>
 800545c:	6823      	ldr	r3, [r4, #0]
 800545e:	f023 0320 	bic.w	r3, r3, #32
 8005462:	6023      	str	r3, [r4, #0]
 8005464:	e7f6      	b.n	8005454 <_printf_i+0x194>
 8005466:	4616      	mov	r6, r2
 8005468:	e7bd      	b.n	80053e6 <_printf_i+0x126>
 800546a:	6833      	ldr	r3, [r6, #0]
 800546c:	6825      	ldr	r5, [r4, #0]
 800546e:	6961      	ldr	r1, [r4, #20]
 8005470:	1d18      	adds	r0, r3, #4
 8005472:	6030      	str	r0, [r6, #0]
 8005474:	062e      	lsls	r6, r5, #24
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	d501      	bpl.n	800547e <_printf_i+0x1be>
 800547a:	6019      	str	r1, [r3, #0]
 800547c:	e002      	b.n	8005484 <_printf_i+0x1c4>
 800547e:	0668      	lsls	r0, r5, #25
 8005480:	d5fb      	bpl.n	800547a <_printf_i+0x1ba>
 8005482:	8019      	strh	r1, [r3, #0]
 8005484:	2300      	movs	r3, #0
 8005486:	6123      	str	r3, [r4, #16]
 8005488:	4616      	mov	r6, r2
 800548a:	e7bc      	b.n	8005406 <_printf_i+0x146>
 800548c:	6833      	ldr	r3, [r6, #0]
 800548e:	1d1a      	adds	r2, r3, #4
 8005490:	6032      	str	r2, [r6, #0]
 8005492:	681e      	ldr	r6, [r3, #0]
 8005494:	6862      	ldr	r2, [r4, #4]
 8005496:	2100      	movs	r1, #0
 8005498:	4630      	mov	r0, r6
 800549a:	f7fa ff39 	bl	8000310 <memchr>
 800549e:	b108      	cbz	r0, 80054a4 <_printf_i+0x1e4>
 80054a0:	1b80      	subs	r0, r0, r6
 80054a2:	6060      	str	r0, [r4, #4]
 80054a4:	6863      	ldr	r3, [r4, #4]
 80054a6:	6123      	str	r3, [r4, #16]
 80054a8:	2300      	movs	r3, #0
 80054aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054ae:	e7aa      	b.n	8005406 <_printf_i+0x146>
 80054b0:	6923      	ldr	r3, [r4, #16]
 80054b2:	4632      	mov	r2, r6
 80054b4:	4649      	mov	r1, r9
 80054b6:	4640      	mov	r0, r8
 80054b8:	47d0      	blx	sl
 80054ba:	3001      	adds	r0, #1
 80054bc:	d0ad      	beq.n	800541a <_printf_i+0x15a>
 80054be:	6823      	ldr	r3, [r4, #0]
 80054c0:	079b      	lsls	r3, r3, #30
 80054c2:	d413      	bmi.n	80054ec <_printf_i+0x22c>
 80054c4:	68e0      	ldr	r0, [r4, #12]
 80054c6:	9b03      	ldr	r3, [sp, #12]
 80054c8:	4298      	cmp	r0, r3
 80054ca:	bfb8      	it	lt
 80054cc:	4618      	movlt	r0, r3
 80054ce:	e7a6      	b.n	800541e <_printf_i+0x15e>
 80054d0:	2301      	movs	r3, #1
 80054d2:	4632      	mov	r2, r6
 80054d4:	4649      	mov	r1, r9
 80054d6:	4640      	mov	r0, r8
 80054d8:	47d0      	blx	sl
 80054da:	3001      	adds	r0, #1
 80054dc:	d09d      	beq.n	800541a <_printf_i+0x15a>
 80054de:	3501      	adds	r5, #1
 80054e0:	68e3      	ldr	r3, [r4, #12]
 80054e2:	9903      	ldr	r1, [sp, #12]
 80054e4:	1a5b      	subs	r3, r3, r1
 80054e6:	42ab      	cmp	r3, r5
 80054e8:	dcf2      	bgt.n	80054d0 <_printf_i+0x210>
 80054ea:	e7eb      	b.n	80054c4 <_printf_i+0x204>
 80054ec:	2500      	movs	r5, #0
 80054ee:	f104 0619 	add.w	r6, r4, #25
 80054f2:	e7f5      	b.n	80054e0 <_printf_i+0x220>
 80054f4:	08005bac 	.word	0x08005bac
 80054f8:	08005bbd 	.word	0x08005bbd

080054fc <__sflush_r>:
 80054fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005504:	0716      	lsls	r6, r2, #28
 8005506:	4605      	mov	r5, r0
 8005508:	460c      	mov	r4, r1
 800550a:	d454      	bmi.n	80055b6 <__sflush_r+0xba>
 800550c:	684b      	ldr	r3, [r1, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	dc02      	bgt.n	8005518 <__sflush_r+0x1c>
 8005512:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005514:	2b00      	cmp	r3, #0
 8005516:	dd48      	ble.n	80055aa <__sflush_r+0xae>
 8005518:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800551a:	2e00      	cmp	r6, #0
 800551c:	d045      	beq.n	80055aa <__sflush_r+0xae>
 800551e:	2300      	movs	r3, #0
 8005520:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005524:	682f      	ldr	r7, [r5, #0]
 8005526:	6a21      	ldr	r1, [r4, #32]
 8005528:	602b      	str	r3, [r5, #0]
 800552a:	d030      	beq.n	800558e <__sflush_r+0x92>
 800552c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800552e:	89a3      	ldrh	r3, [r4, #12]
 8005530:	0759      	lsls	r1, r3, #29
 8005532:	d505      	bpl.n	8005540 <__sflush_r+0x44>
 8005534:	6863      	ldr	r3, [r4, #4]
 8005536:	1ad2      	subs	r2, r2, r3
 8005538:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800553a:	b10b      	cbz	r3, 8005540 <__sflush_r+0x44>
 800553c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800553e:	1ad2      	subs	r2, r2, r3
 8005540:	2300      	movs	r3, #0
 8005542:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005544:	6a21      	ldr	r1, [r4, #32]
 8005546:	4628      	mov	r0, r5
 8005548:	47b0      	blx	r6
 800554a:	1c43      	adds	r3, r0, #1
 800554c:	89a3      	ldrh	r3, [r4, #12]
 800554e:	d106      	bne.n	800555e <__sflush_r+0x62>
 8005550:	6829      	ldr	r1, [r5, #0]
 8005552:	291d      	cmp	r1, #29
 8005554:	d82b      	bhi.n	80055ae <__sflush_r+0xb2>
 8005556:	4a2a      	ldr	r2, [pc, #168]	@ (8005600 <__sflush_r+0x104>)
 8005558:	40ca      	lsrs	r2, r1
 800555a:	07d6      	lsls	r6, r2, #31
 800555c:	d527      	bpl.n	80055ae <__sflush_r+0xb2>
 800555e:	2200      	movs	r2, #0
 8005560:	6062      	str	r2, [r4, #4]
 8005562:	04d9      	lsls	r1, r3, #19
 8005564:	6922      	ldr	r2, [r4, #16]
 8005566:	6022      	str	r2, [r4, #0]
 8005568:	d504      	bpl.n	8005574 <__sflush_r+0x78>
 800556a:	1c42      	adds	r2, r0, #1
 800556c:	d101      	bne.n	8005572 <__sflush_r+0x76>
 800556e:	682b      	ldr	r3, [r5, #0]
 8005570:	b903      	cbnz	r3, 8005574 <__sflush_r+0x78>
 8005572:	6560      	str	r0, [r4, #84]	@ 0x54
 8005574:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005576:	602f      	str	r7, [r5, #0]
 8005578:	b1b9      	cbz	r1, 80055aa <__sflush_r+0xae>
 800557a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800557e:	4299      	cmp	r1, r3
 8005580:	d002      	beq.n	8005588 <__sflush_r+0x8c>
 8005582:	4628      	mov	r0, r5
 8005584:	f7ff fbec 	bl	8004d60 <_free_r>
 8005588:	2300      	movs	r3, #0
 800558a:	6363      	str	r3, [r4, #52]	@ 0x34
 800558c:	e00d      	b.n	80055aa <__sflush_r+0xae>
 800558e:	2301      	movs	r3, #1
 8005590:	4628      	mov	r0, r5
 8005592:	47b0      	blx	r6
 8005594:	4602      	mov	r2, r0
 8005596:	1c50      	adds	r0, r2, #1
 8005598:	d1c9      	bne.n	800552e <__sflush_r+0x32>
 800559a:	682b      	ldr	r3, [r5, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d0c6      	beq.n	800552e <__sflush_r+0x32>
 80055a0:	2b1d      	cmp	r3, #29
 80055a2:	d001      	beq.n	80055a8 <__sflush_r+0xac>
 80055a4:	2b16      	cmp	r3, #22
 80055a6:	d11e      	bne.n	80055e6 <__sflush_r+0xea>
 80055a8:	602f      	str	r7, [r5, #0]
 80055aa:	2000      	movs	r0, #0
 80055ac:	e022      	b.n	80055f4 <__sflush_r+0xf8>
 80055ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055b2:	b21b      	sxth	r3, r3
 80055b4:	e01b      	b.n	80055ee <__sflush_r+0xf2>
 80055b6:	690f      	ldr	r7, [r1, #16]
 80055b8:	2f00      	cmp	r7, #0
 80055ba:	d0f6      	beq.n	80055aa <__sflush_r+0xae>
 80055bc:	0793      	lsls	r3, r2, #30
 80055be:	680e      	ldr	r6, [r1, #0]
 80055c0:	bf08      	it	eq
 80055c2:	694b      	ldreq	r3, [r1, #20]
 80055c4:	600f      	str	r7, [r1, #0]
 80055c6:	bf18      	it	ne
 80055c8:	2300      	movne	r3, #0
 80055ca:	eba6 0807 	sub.w	r8, r6, r7
 80055ce:	608b      	str	r3, [r1, #8]
 80055d0:	f1b8 0f00 	cmp.w	r8, #0
 80055d4:	dde9      	ble.n	80055aa <__sflush_r+0xae>
 80055d6:	6a21      	ldr	r1, [r4, #32]
 80055d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80055da:	4643      	mov	r3, r8
 80055dc:	463a      	mov	r2, r7
 80055de:	4628      	mov	r0, r5
 80055e0:	47b0      	blx	r6
 80055e2:	2800      	cmp	r0, #0
 80055e4:	dc08      	bgt.n	80055f8 <__sflush_r+0xfc>
 80055e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055ee:	81a3      	strh	r3, [r4, #12]
 80055f0:	f04f 30ff 	mov.w	r0, #4294967295
 80055f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055f8:	4407      	add	r7, r0
 80055fa:	eba8 0800 	sub.w	r8, r8, r0
 80055fe:	e7e7      	b.n	80055d0 <__sflush_r+0xd4>
 8005600:	20400001 	.word	0x20400001

08005604 <_fflush_r>:
 8005604:	b538      	push	{r3, r4, r5, lr}
 8005606:	690b      	ldr	r3, [r1, #16]
 8005608:	4605      	mov	r5, r0
 800560a:	460c      	mov	r4, r1
 800560c:	b913      	cbnz	r3, 8005614 <_fflush_r+0x10>
 800560e:	2500      	movs	r5, #0
 8005610:	4628      	mov	r0, r5
 8005612:	bd38      	pop	{r3, r4, r5, pc}
 8005614:	b118      	cbz	r0, 800561e <_fflush_r+0x1a>
 8005616:	6a03      	ldr	r3, [r0, #32]
 8005618:	b90b      	cbnz	r3, 800561e <_fflush_r+0x1a>
 800561a:	f7ff f981 	bl	8004920 <__sinit>
 800561e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0f3      	beq.n	800560e <_fflush_r+0xa>
 8005626:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005628:	07d0      	lsls	r0, r2, #31
 800562a:	d404      	bmi.n	8005636 <_fflush_r+0x32>
 800562c:	0599      	lsls	r1, r3, #22
 800562e:	d402      	bmi.n	8005636 <_fflush_r+0x32>
 8005630:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005632:	f7ff fb74 	bl	8004d1e <__retarget_lock_acquire_recursive>
 8005636:	4628      	mov	r0, r5
 8005638:	4621      	mov	r1, r4
 800563a:	f7ff ff5f 	bl	80054fc <__sflush_r>
 800563e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005640:	07da      	lsls	r2, r3, #31
 8005642:	4605      	mov	r5, r0
 8005644:	d4e4      	bmi.n	8005610 <_fflush_r+0xc>
 8005646:	89a3      	ldrh	r3, [r4, #12]
 8005648:	059b      	lsls	r3, r3, #22
 800564a:	d4e1      	bmi.n	8005610 <_fflush_r+0xc>
 800564c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800564e:	f7ff fb67 	bl	8004d20 <__retarget_lock_release_recursive>
 8005652:	e7dd      	b.n	8005610 <_fflush_r+0xc>

08005654 <fiprintf>:
 8005654:	b40e      	push	{r1, r2, r3}
 8005656:	b503      	push	{r0, r1, lr}
 8005658:	4601      	mov	r1, r0
 800565a:	ab03      	add	r3, sp, #12
 800565c:	4805      	ldr	r0, [pc, #20]	@ (8005674 <fiprintf+0x20>)
 800565e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005662:	6800      	ldr	r0, [r0, #0]
 8005664:	9301      	str	r3, [sp, #4]
 8005666:	f7ff fca5 	bl	8004fb4 <_vfiprintf_r>
 800566a:	b002      	add	sp, #8
 800566c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005670:	b003      	add	sp, #12
 8005672:	4770      	bx	lr
 8005674:	24000038 	.word	0x24000038

08005678 <__swhatbuf_r>:
 8005678:	b570      	push	{r4, r5, r6, lr}
 800567a:	460c      	mov	r4, r1
 800567c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005680:	2900      	cmp	r1, #0
 8005682:	b096      	sub	sp, #88	@ 0x58
 8005684:	4615      	mov	r5, r2
 8005686:	461e      	mov	r6, r3
 8005688:	da0d      	bge.n	80056a6 <__swhatbuf_r+0x2e>
 800568a:	89a3      	ldrh	r3, [r4, #12]
 800568c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005690:	f04f 0100 	mov.w	r1, #0
 8005694:	bf14      	ite	ne
 8005696:	2340      	movne	r3, #64	@ 0x40
 8005698:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800569c:	2000      	movs	r0, #0
 800569e:	6031      	str	r1, [r6, #0]
 80056a0:	602b      	str	r3, [r5, #0]
 80056a2:	b016      	add	sp, #88	@ 0x58
 80056a4:	bd70      	pop	{r4, r5, r6, pc}
 80056a6:	466a      	mov	r2, sp
 80056a8:	f000 f87c 	bl	80057a4 <_fstat_r>
 80056ac:	2800      	cmp	r0, #0
 80056ae:	dbec      	blt.n	800568a <__swhatbuf_r+0x12>
 80056b0:	9901      	ldr	r1, [sp, #4]
 80056b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80056b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80056ba:	4259      	negs	r1, r3
 80056bc:	4159      	adcs	r1, r3
 80056be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80056c2:	e7eb      	b.n	800569c <__swhatbuf_r+0x24>

080056c4 <__smakebuf_r>:
 80056c4:	898b      	ldrh	r3, [r1, #12]
 80056c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056c8:	079d      	lsls	r5, r3, #30
 80056ca:	4606      	mov	r6, r0
 80056cc:	460c      	mov	r4, r1
 80056ce:	d507      	bpl.n	80056e0 <__smakebuf_r+0x1c>
 80056d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80056d4:	6023      	str	r3, [r4, #0]
 80056d6:	6123      	str	r3, [r4, #16]
 80056d8:	2301      	movs	r3, #1
 80056da:	6163      	str	r3, [r4, #20]
 80056dc:	b003      	add	sp, #12
 80056de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056e0:	ab01      	add	r3, sp, #4
 80056e2:	466a      	mov	r2, sp
 80056e4:	f7ff ffc8 	bl	8005678 <__swhatbuf_r>
 80056e8:	9f00      	ldr	r7, [sp, #0]
 80056ea:	4605      	mov	r5, r0
 80056ec:	4639      	mov	r1, r7
 80056ee:	4630      	mov	r0, r6
 80056f0:	f7ff fbaa 	bl	8004e48 <_malloc_r>
 80056f4:	b948      	cbnz	r0, 800570a <__smakebuf_r+0x46>
 80056f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056fa:	059a      	lsls	r2, r3, #22
 80056fc:	d4ee      	bmi.n	80056dc <__smakebuf_r+0x18>
 80056fe:	f023 0303 	bic.w	r3, r3, #3
 8005702:	f043 0302 	orr.w	r3, r3, #2
 8005706:	81a3      	strh	r3, [r4, #12]
 8005708:	e7e2      	b.n	80056d0 <__smakebuf_r+0xc>
 800570a:	89a3      	ldrh	r3, [r4, #12]
 800570c:	6020      	str	r0, [r4, #0]
 800570e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005712:	81a3      	strh	r3, [r4, #12]
 8005714:	9b01      	ldr	r3, [sp, #4]
 8005716:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800571a:	b15b      	cbz	r3, 8005734 <__smakebuf_r+0x70>
 800571c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005720:	4630      	mov	r0, r6
 8005722:	f000 f851 	bl	80057c8 <_isatty_r>
 8005726:	b128      	cbz	r0, 8005734 <__smakebuf_r+0x70>
 8005728:	89a3      	ldrh	r3, [r4, #12]
 800572a:	f023 0303 	bic.w	r3, r3, #3
 800572e:	f043 0301 	orr.w	r3, r3, #1
 8005732:	81a3      	strh	r3, [r4, #12]
 8005734:	89a3      	ldrh	r3, [r4, #12]
 8005736:	431d      	orrs	r5, r3
 8005738:	81a5      	strh	r5, [r4, #12]
 800573a:	e7cf      	b.n	80056dc <__smakebuf_r+0x18>

0800573c <_putc_r>:
 800573c:	b570      	push	{r4, r5, r6, lr}
 800573e:	460d      	mov	r5, r1
 8005740:	4614      	mov	r4, r2
 8005742:	4606      	mov	r6, r0
 8005744:	b118      	cbz	r0, 800574e <_putc_r+0x12>
 8005746:	6a03      	ldr	r3, [r0, #32]
 8005748:	b90b      	cbnz	r3, 800574e <_putc_r+0x12>
 800574a:	f7ff f8e9 	bl	8004920 <__sinit>
 800574e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005750:	07d8      	lsls	r0, r3, #31
 8005752:	d405      	bmi.n	8005760 <_putc_r+0x24>
 8005754:	89a3      	ldrh	r3, [r4, #12]
 8005756:	0599      	lsls	r1, r3, #22
 8005758:	d402      	bmi.n	8005760 <_putc_r+0x24>
 800575a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800575c:	f7ff fadf 	bl	8004d1e <__retarget_lock_acquire_recursive>
 8005760:	68a3      	ldr	r3, [r4, #8]
 8005762:	3b01      	subs	r3, #1
 8005764:	2b00      	cmp	r3, #0
 8005766:	60a3      	str	r3, [r4, #8]
 8005768:	da05      	bge.n	8005776 <_putc_r+0x3a>
 800576a:	69a2      	ldr	r2, [r4, #24]
 800576c:	4293      	cmp	r3, r2
 800576e:	db12      	blt.n	8005796 <_putc_r+0x5a>
 8005770:	b2eb      	uxtb	r3, r5
 8005772:	2b0a      	cmp	r3, #10
 8005774:	d00f      	beq.n	8005796 <_putc_r+0x5a>
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	1c5a      	adds	r2, r3, #1
 800577a:	6022      	str	r2, [r4, #0]
 800577c:	701d      	strb	r5, [r3, #0]
 800577e:	b2ed      	uxtb	r5, r5
 8005780:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005782:	07da      	lsls	r2, r3, #31
 8005784:	d405      	bmi.n	8005792 <_putc_r+0x56>
 8005786:	89a3      	ldrh	r3, [r4, #12]
 8005788:	059b      	lsls	r3, r3, #22
 800578a:	d402      	bmi.n	8005792 <_putc_r+0x56>
 800578c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800578e:	f7ff fac7 	bl	8004d20 <__retarget_lock_release_recursive>
 8005792:	4628      	mov	r0, r5
 8005794:	bd70      	pop	{r4, r5, r6, pc}
 8005796:	4629      	mov	r1, r5
 8005798:	4622      	mov	r2, r4
 800579a:	4630      	mov	r0, r6
 800579c:	f7ff f9b1 	bl	8004b02 <__swbuf_r>
 80057a0:	4605      	mov	r5, r0
 80057a2:	e7ed      	b.n	8005780 <_putc_r+0x44>

080057a4 <_fstat_r>:
 80057a4:	b538      	push	{r3, r4, r5, lr}
 80057a6:	4d07      	ldr	r5, [pc, #28]	@ (80057c4 <_fstat_r+0x20>)
 80057a8:	2300      	movs	r3, #0
 80057aa:	4604      	mov	r4, r0
 80057ac:	4608      	mov	r0, r1
 80057ae:	4611      	mov	r1, r2
 80057b0:	602b      	str	r3, [r5, #0]
 80057b2:	f7fb fcc3 	bl	800113c <_fstat>
 80057b6:	1c43      	adds	r3, r0, #1
 80057b8:	d102      	bne.n	80057c0 <_fstat_r+0x1c>
 80057ba:	682b      	ldr	r3, [r5, #0]
 80057bc:	b103      	cbz	r3, 80057c0 <_fstat_r+0x1c>
 80057be:	6023      	str	r3, [r4, #0]
 80057c0:	bd38      	pop	{r3, r4, r5, pc}
 80057c2:	bf00      	nop
 80057c4:	24000298 	.word	0x24000298

080057c8 <_isatty_r>:
 80057c8:	b538      	push	{r3, r4, r5, lr}
 80057ca:	4d06      	ldr	r5, [pc, #24]	@ (80057e4 <_isatty_r+0x1c>)
 80057cc:	2300      	movs	r3, #0
 80057ce:	4604      	mov	r4, r0
 80057d0:	4608      	mov	r0, r1
 80057d2:	602b      	str	r3, [r5, #0]
 80057d4:	f7fb fcc2 	bl	800115c <_isatty>
 80057d8:	1c43      	adds	r3, r0, #1
 80057da:	d102      	bne.n	80057e2 <_isatty_r+0x1a>
 80057dc:	682b      	ldr	r3, [r5, #0]
 80057de:	b103      	cbz	r3, 80057e2 <_isatty_r+0x1a>
 80057e0:	6023      	str	r3, [r4, #0]
 80057e2:	bd38      	pop	{r3, r4, r5, pc}
 80057e4:	24000298 	.word	0x24000298

080057e8 <_sbrk_r>:
 80057e8:	b538      	push	{r3, r4, r5, lr}
 80057ea:	4d06      	ldr	r5, [pc, #24]	@ (8005804 <_sbrk_r+0x1c>)
 80057ec:	2300      	movs	r3, #0
 80057ee:	4604      	mov	r4, r0
 80057f0:	4608      	mov	r0, r1
 80057f2:	602b      	str	r3, [r5, #0]
 80057f4:	f7fb fcca 	bl	800118c <_sbrk>
 80057f8:	1c43      	adds	r3, r0, #1
 80057fa:	d102      	bne.n	8005802 <_sbrk_r+0x1a>
 80057fc:	682b      	ldr	r3, [r5, #0]
 80057fe:	b103      	cbz	r3, 8005802 <_sbrk_r+0x1a>
 8005800:	6023      	str	r3, [r4, #0]
 8005802:	bd38      	pop	{r3, r4, r5, pc}
 8005804:	24000298 	.word	0x24000298

08005808 <abort>:
 8005808:	b508      	push	{r3, lr}
 800580a:	2006      	movs	r0, #6
 800580c:	f000 f82c 	bl	8005868 <raise>
 8005810:	2001      	movs	r0, #1
 8005812:	f7fb fc43 	bl	800109c <_exit>

08005816 <_raise_r>:
 8005816:	291f      	cmp	r1, #31
 8005818:	b538      	push	{r3, r4, r5, lr}
 800581a:	4605      	mov	r5, r0
 800581c:	460c      	mov	r4, r1
 800581e:	d904      	bls.n	800582a <_raise_r+0x14>
 8005820:	2316      	movs	r3, #22
 8005822:	6003      	str	r3, [r0, #0]
 8005824:	f04f 30ff 	mov.w	r0, #4294967295
 8005828:	bd38      	pop	{r3, r4, r5, pc}
 800582a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800582c:	b112      	cbz	r2, 8005834 <_raise_r+0x1e>
 800582e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005832:	b94b      	cbnz	r3, 8005848 <_raise_r+0x32>
 8005834:	4628      	mov	r0, r5
 8005836:	f000 f831 	bl	800589c <_getpid_r>
 800583a:	4622      	mov	r2, r4
 800583c:	4601      	mov	r1, r0
 800583e:	4628      	mov	r0, r5
 8005840:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005844:	f000 b818 	b.w	8005878 <_kill_r>
 8005848:	2b01      	cmp	r3, #1
 800584a:	d00a      	beq.n	8005862 <_raise_r+0x4c>
 800584c:	1c59      	adds	r1, r3, #1
 800584e:	d103      	bne.n	8005858 <_raise_r+0x42>
 8005850:	2316      	movs	r3, #22
 8005852:	6003      	str	r3, [r0, #0]
 8005854:	2001      	movs	r0, #1
 8005856:	e7e7      	b.n	8005828 <_raise_r+0x12>
 8005858:	2100      	movs	r1, #0
 800585a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800585e:	4620      	mov	r0, r4
 8005860:	4798      	blx	r3
 8005862:	2000      	movs	r0, #0
 8005864:	e7e0      	b.n	8005828 <_raise_r+0x12>
	...

08005868 <raise>:
 8005868:	4b02      	ldr	r3, [pc, #8]	@ (8005874 <raise+0xc>)
 800586a:	4601      	mov	r1, r0
 800586c:	6818      	ldr	r0, [r3, #0]
 800586e:	f7ff bfd2 	b.w	8005816 <_raise_r>
 8005872:	bf00      	nop
 8005874:	24000038 	.word	0x24000038

08005878 <_kill_r>:
 8005878:	b538      	push	{r3, r4, r5, lr}
 800587a:	4d07      	ldr	r5, [pc, #28]	@ (8005898 <_kill_r+0x20>)
 800587c:	2300      	movs	r3, #0
 800587e:	4604      	mov	r4, r0
 8005880:	4608      	mov	r0, r1
 8005882:	4611      	mov	r1, r2
 8005884:	602b      	str	r3, [r5, #0]
 8005886:	f7fb fbf9 	bl	800107c <_kill>
 800588a:	1c43      	adds	r3, r0, #1
 800588c:	d102      	bne.n	8005894 <_kill_r+0x1c>
 800588e:	682b      	ldr	r3, [r5, #0]
 8005890:	b103      	cbz	r3, 8005894 <_kill_r+0x1c>
 8005892:	6023      	str	r3, [r4, #0]
 8005894:	bd38      	pop	{r3, r4, r5, pc}
 8005896:	bf00      	nop
 8005898:	24000298 	.word	0x24000298

0800589c <_getpid_r>:
 800589c:	f7fb bbe6 	b.w	800106c <_getpid>

080058a0 <_init>:
 80058a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058a2:	bf00      	nop
 80058a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058a6:	bc08      	pop	{r3}
 80058a8:	469e      	mov	lr, r3
 80058aa:	4770      	bx	lr

080058ac <_fini>:
 80058ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ae:	bf00      	nop
 80058b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058b2:	bc08      	pop	{r3}
 80058b4:	469e      	mov	lr, r3
 80058b6:	4770      	bx	lr
