vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../bd/design_1/ipshared/6abf/hdl/conversorad_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/6abf/src/adc0808.vhd" \
"../../../bd/design_1/ipshared/6abf/src/divisor640K.vhd" \
"../../../bd/design_1/ipshared/6abf/hdl/conversorad_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_conversorad_0_0/sim/design_1_conversorad_0_0.vhd" \
"../../../bd/design_1/ip/design_1_ila_0_1/sim/design_1_ila_0_1.vhd" \
"../../../bd/design_1/ipshared/5160/hdl/matrizpuntos_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/5160/src/bannerDesp.vhd" \
"../../../bd/design_1/ipshared/5160/hdl/matrizpuntos_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_matrizpuntos_0_0/sim/design_1_matrizpuntos_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
