//codeowners verification test
module correct_counter (
    input  logic       clk,
    input  logic       rst_n,
    output logic [3:0] count
);

    always_ff @(posedge clk) begin
        if (!rst_n) begin
            count <= 4'b0000;
        end else begin
            count <= count + 1'b1;
        end
    end

endmodule
