%TF.GenerationSoftware,KiCad,Pcbnew,9.0.4*%
%TF.CreationDate,2025-11-11T21:51:20-08:00*%
%TF.ProjectId,latex-launch-2-pcb,6c617465-782d-46c6-9175-6e63682d322d,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.4) date 2025-11-11 21:51:20*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,5.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.500000X3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13RoundRect,0.200000X0.450000X-0.200000X0.450000X0.200000X-0.450000X0.200000X-0.450000X-0.200000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14O,1.300000X0.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15RoundRect,0.250000X0.550000X-1.050000X0.550000X1.050000X-0.550000X1.050000X-0.550000X-1.050000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16O,1.600000X2.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17O,2.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20R,1.508000X1.508000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21C,1.508000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22C,3.516000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD23C,0.600000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,H1,1*%
%TO.N,N/C*%
X114554000Y-73914000D03*
%TD*%
%TO.P,H4,1*%
%TO.N,N/C*%
X190754000Y-73914000D03*
%TD*%
%TO.P,H3,1*%
%TO.N,N/C*%
X190754000Y-129540000D03*
%TD*%
%TO.P,H2,1*%
%TO.N,N/C*%
X114554000Y-129540000D03*
%TD*%
D11*
%TO.P,J6,8,Pin_8*%
%TO.N,unconnected-(J6-Pin_8-Pad8)*%
X160750000Y-100203000D03*
%TO.P,J6,7,Pin_7*%
%TO.N,unconnected-(J6-Pin_7-Pad7)*%
X158210000Y-100203000D03*
%TO.P,J6,6,Pin_6*%
%TO.N,unconnected-(J6-Pin_6-Pad6)*%
X155670000Y-100203000D03*
%TO.P,J6,5,Pin_5*%
%TO.N,unconnected-(J6-Pin_5-Pad5)*%
X153130000Y-100203000D03*
%TO.P,J6,4,Pin_4*%
%TO.N,/I2C_SDA*%
X150590000Y-100203000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/I2C_SCL*%
X148050000Y-100203000D03*
%TO.P,J6,2,Pin_2*%
%TO.N,GND*%
X145510000Y-100203000D03*
%TO.P,J6,1,Pin_1*%
%TO.N,+BATT*%
X142970000Y-100203000D03*
%TD*%
D12*
%TO.P,R1,1*%
%TO.N,+3V3*%
X174244000Y-96012000D03*
%TO.P,R1,2*%
%TO.N,/I2C_SDA*%
X174244000Y-106172000D03*
%TD*%
D13*
%TO.P,J1,1,Pin_1*%
%TO.N,/Rx_RockBLOCK*%
X186637000Y-109765000D03*
D14*
%TO.P,J1,2,Pin_2*%
%TO.N,unconnected-(J1-Pin_2-Pad2)*%
X186637000Y-108515000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,unconnected-(J1-Pin_3-Pad3)*%
X186637000Y-107265000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,unconnected-(J1-Pin_4-Pad4)*%
X186637000Y-106015000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,unconnected-(J1-Pin_5-Pad5)*%
X186637000Y-104765000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,/Tx_RockBLOCK*%
X186637000Y-103515000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,unconnected-(J1-Pin_7-Pad7)*%
X186637000Y-102265000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,+BATT*%
X186637000Y-101015000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,unconnected-(J1-Pin_9-Pad9)*%
X186637000Y-99765000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,GND*%
X186637000Y-98515000D03*
%TD*%
D12*
%TO.P,R2,1*%
%TO.N,/I2C_SCL*%
X169164000Y-106172000D03*
%TO.P,R2,2*%
%TO.N,+3V3*%
X169164000Y-96012000D03*
%TD*%
%TO.P,C1,1*%
%TO.N,+BATT*%
X148804000Y-105664000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X143804000Y-105664000D03*
%TD*%
D15*
%TO.P,A1,1,~{RESET}*%
%TO.N,unconnected-(A1-~{RESET}-Pad1)*%
X133604000Y-129132500D03*
D16*
%TO.P,A1,2,3V3*%
%TO.N,+3V3*%
X136144000Y-129132500D03*
%TO.P,A1,3,AREF*%
%TO.N,unconnected-(A1-AREF-Pad3)*%
X138684000Y-129132500D03*
%TO.P,A1,4,GND*%
%TO.N,GND*%
X141224000Y-129132500D03*
%TO.P,A1,5,DAC0/A0*%
%TO.N,unconnected-(A1-DAC0{slash}A0-Pad5)*%
X143764000Y-129132500D03*
%TO.P,A1,6,A1*%
%TO.N,unconnected-(A1-A1-Pad6)*%
X146304000Y-129132500D03*
%TO.P,A1,7,A2*%
%TO.N,unconnected-(A1-A2-Pad7)*%
X148844000Y-129132500D03*
%TO.P,A1,8,A3*%
%TO.N,unconnected-(A1-A3-Pad8)*%
X151384000Y-129132500D03*
%TO.P,A1,9,A4*%
%TO.N,unconnected-(A1-A4-Pad9)*%
X153924000Y-129132500D03*
%TO.P,A1,10,A5*%
%TO.N,unconnected-(A1-A5-Pad10)*%
X156464000Y-129132500D03*
%TO.P,A1,11,SCK/D24*%
%TO.N,/SPI_SCK*%
X159004000Y-129132500D03*
%TO.P,A1,12,MOSI/D23*%
%TO.N,/SPI_MOSI*%
X161544000Y-129132500D03*
%TO.P,A1,13,MISO/D22*%
%TO.N,/SPI_MISO*%
X164084000Y-129132500D03*
%TO.P,A1,14,RX/D0*%
%TO.N,/Rx*%
X166624000Y-129132500D03*
%TO.P,A1,15,TX/D1*%
%TO.N,/Tx*%
X169164000Y-129132500D03*
%TO.P,A1,16,DIO1*%
%TO.N,unconnected-(A1-DIO1-Pad16)*%
X171704000Y-129132500D03*
%TO.P,A1,17,SDA/D20*%
%TO.N,/I2C_SDA*%
X171704000Y-109412500D03*
%TO.P,A1,18,SCL/D21*%
%TO.N,/I2C_SCL*%
X169164000Y-109412500D03*
%TO.P,A1,19,D5*%
%TO.N,/CS_SDCard*%
X166624000Y-109412500D03*
%TO.P,A1,20,D6*%
%TO.N,unconnected-(A1-D6-Pad20)*%
X164084000Y-109412500D03*
%TO.P,A1,21,D9*%
%TO.N,unconnected-(A1-D9-Pad21)*%
X161544000Y-109412500D03*
%TO.P,A1,22,D10*%
%TO.N,unconnected-(A1-D10-Pad22)*%
X159004000Y-109412500D03*
%TO.P,A1,23,D11*%
%TO.N,unconnected-(A1-D11-Pad23)*%
X156464000Y-109412500D03*
%TO.P,A1,24,D12*%
%TO.N,unconnected-(A1-D12-Pad24)*%
X153924000Y-109412500D03*
%TO.P,A1,25,D13*%
%TO.N,unconnected-(A1-D13-Pad25)*%
X151384000Y-109412500D03*
%TO.P,A1,26,USB*%
%TO.N,+BATT*%
X148844000Y-109412500D03*
%TO.P,A1,27,EN*%
%TO.N,unconnected-(A1-EN-Pad27)*%
X146304000Y-109412500D03*
%TO.P,A1,28,VBAT*%
%TO.N,unconnected-(A1-VBAT-Pad28)*%
X143764000Y-109412500D03*
D17*
%TO.P,A1,29,ANT*%
%TO.N,unconnected-(A1-ANT-Pad29)*%
X176484000Y-125622500D03*
%TO.P,A1,30,DIO5*%
%TO.N,unconnected-(A1-DIO5-Pad30)*%
X176484000Y-118002500D03*
%TO.P,A1,31,DIO3*%
%TO.N,unconnected-(A1-DIO3-Pad31)*%
X176484000Y-115462500D03*
%TO.P,A1,32,DIO2*%
%TO.N,unconnected-(A1-DIO2-Pad32)*%
X176484000Y-112922500D03*
%TD*%
D18*
%TO.P,J2,1,Pin_1*%
%TO.N,unconnected-(J2-Pin_1-Pad1)*%
X183896000Y-122682000D03*
D19*
%TO.P,J2,2,Pin_2*%
%TO.N,unconnected-(J2-Pin_2-Pad2)*%
X186436000Y-122682000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/Rx*%
X183896000Y-120142000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/Tx*%
X186436000Y-120142000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,/Rx_RockBLOCK*%
X183896000Y-117602000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,/Tx_RockBLOCK*%
X186436000Y-117602000D03*
%TD*%
D20*
%TO.P,J5,1,Pin_1*%
%TO.N,+3V3*%
X132588000Y-101346000D03*
D21*
%TO.P,J5,2,Pin_2*%
%TO.N,GND*%
X132588000Y-98806000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/SPI_SCK*%
X132588000Y-96266000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/SPI_MISO*%
X132588000Y-93726000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/SPI_MOSI*%
X132588000Y-91186000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,/CS_SDCard*%
X132588000Y-88646000D03*
%TO.P,J5,7,Pin_7*%
%TO.N,unconnected-(J5-Pin_7-Pad7)*%
X132588000Y-86106000D03*
%TO.P,J5,8,Pin_8*%
%TO.N,unconnected-(J5-Pin_8-Pad8)*%
X132588000Y-83566000D03*
%TO.P,J5,9,Pin_9*%
%TO.N,unconnected-(J5-Pin_9-Pad9)*%
X132588000Y-81026000D03*
D22*
%TO.P,J5,S1*%
%TO.N,N/C*%
X114808000Y-101346000D03*
%TO.P,J5,S2*%
X114808000Y-81026000D03*
%TD*%
D23*
%TO.N,/SPI_MOSI*%
X156210000Y-123952000D03*
X159004000Y-126746000D03*
X138176000Y-121412000D03*
%TO.N,/SPI_MISO*%
X136398000Y-121412000D03*
%TO.N,/SPI_SCK*%
X134620000Y-121412000D03*
%TO.N,/CS_SDCard*%
X131318000Y-116840000D03*
X131318000Y-116840000D03*
%TO.N,/I2C_SCL*%
X165100000Y-102870000D03*
%TO.N,/I2C_SDA*%
X165100000Y-100330000D03*
%TO.N,/I2C_SCL*%
X169164000Y-104394000D03*
%TO.N,/I2C_SDA*%
X174244000Y-104394000D03*
%TO.N,+BATT*%
X177800000Y-101092000D03*
%TO.N,+3V3*%
X132588000Y-113284000D03*
X132588000Y-121412000D03*
%TO.N,/I2C_SCL*%
X122428000Y-116332000D03*
%TO.N,/I2C_SDA*%
X122428000Y-118364000D03*
%TO.N,+BATT*%
X122428000Y-114300000D03*
%TD*%
M02*
