

================================================================
== Vivado HLS Report for 'compute_I_enhanced21'
================================================================
* Date:           Thu Jun  3 20:16:47 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fishery-nets
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.028|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  129656|  129656|  129656|  129656|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  129654|  129654|        56|          1|          1|  129600|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      4|       0|     405|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|    9974|    7624|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     102|    -|
|Register         |        0|      -|     477|     128|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|   10451|    8259|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |       1|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |net_holes_detectibNq_U60  |net_holes_detectibNq  |        0|      0|  4987|  3812|    0|
    |net_holes_detecticTB_U59  |net_holes_detecticTB  |        0|      0|  4987|  3812|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|      0|  9974|  7624|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |r_V_8_fu_180_p2                     |     *    |      4|  0|  20|          32|          32|
    |add_ln703_2_fu_307_p2               |     +    |      0|  0|  18|          21|          32|
    |add_ln703_fu_285_p2                 |     +    |      0|  0|  18|          32|          32|
    |add_ln887_fu_132_p2                 |     +    |      0|  0|  24|          17|           1|
    |p_Val2_33_fu_250_p2                 |     +    |      0|  0|  39|          32|          32|
    |q_V_2_fu_313_p2                     |     +    |      0|  0|  18|          32|          32|
    |q_V_fu_291_p2                       |     +    |      0|  0|  18|          32|          32|
    |ret_V_14_fu_347_p2                  |     +    |      0|  0|  23|           1|          16|
    |ret_V_15_fu_198_p2                  |     +    |      0|  0|  55|          48|          48|
    |sub_ln703_1_fu_279_p2               |     -    |      0|  0|  39|          32|          32|
    |sub_ln703_fu_256_p2                 |     -    |      0|  0|  39|          32|          32|
    |and_ln412_fu_240_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state57_pp0_stage0_iter55  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln851_fu_341_p2                |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln887_fu_126_p2                |   icmp   |      0|  0|  20|          17|          12|
    |r_fu_222_p2                         |   icmp   |      0|  0|  13|          15|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_227_p2                  |    or    |      0|  0|   2|           1|           1|
    |I_enhanced_data_stream_V_din        |  select  |      0|  0|  16|           1|          16|
    |select_ln851_fu_353_p3              |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      4|  0| 405|         370|         376|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |I_COPY_V_V_blk_n                |   9|          2|    1|          2|
    |I_enhanced_data_stream_V_blk_n  |   9|          2|    1|          2|
    |N_COPY_V_V_blk_n                |   9|          2|    1|          2|
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter55        |   9|          2|    1|          2|
    |indvar_flatten_reg_115          |   9|          2|   17|         34|
    |mean_A_V_V_blk_n                |   9|          2|    1|          2|
    |mean_B_V_V_blk_n                |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 102|         22|   26|         54|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |icmp_ln887_reg_370                    |   1|   0|    1|          0|
    |indvar_flatten_reg_115                |  17|   0|   17|          0|
    |q_V_reg_422                           |  32|   0|   32|          0|
    |r_V_8_reg_411                         |  64|   0|   64|          0|
    |sdiv_ln1148_3_reg_406                 |  48|   0|   48|          0|
    |sdiv_ln1148_3_reg_406_pp0_iter53_reg  |  48|   0|   48|          0|
    |sdiv_ln1148_reg_401                   |  32|   0|   32|          0|
    |tmp_V_214_reg_379                     |  32|   0|   32|          0|
    |trunc_ln718_reg_417                   |  15|   0|   15|          0|
    |icmp_ln887_reg_370                    |  64|  64|    1|          0|
    |tmp_V_214_reg_379                     |  64|  64|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 477| 128|  382|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|I_enhanced_data_stream_V_din     | out |   16|   ap_fifo  | I_enhanced_data_stream_V |    pointer   |
|I_enhanced_data_stream_V_full_n  |  in |    1|   ap_fifo  | I_enhanced_data_stream_V |    pointer   |
|I_enhanced_data_stream_V_write   | out |    1|   ap_fifo  | I_enhanced_data_stream_V |    pointer   |
|mean_A_V_V_dout                  |  in |   32|   ap_fifo  |        mean_A_V_V        |    pointer   |
|mean_A_V_V_empty_n               |  in |    1|   ap_fifo  |        mean_A_V_V        |    pointer   |
|mean_A_V_V_read                  | out |    1|   ap_fifo  |        mean_A_V_V        |    pointer   |
|mean_B_V_V_dout                  |  in |   32|   ap_fifo  |        mean_B_V_V        |    pointer   |
|mean_B_V_V_empty_n               |  in |    1|   ap_fifo  |        mean_B_V_V        |    pointer   |
|mean_B_V_V_read                  | out |    1|   ap_fifo  |        mean_B_V_V        |    pointer   |
|N_COPY_V_V_dout                  |  in |   32|   ap_fifo  |        N_COPY_V_V        |    pointer   |
|N_COPY_V_V_empty_n               |  in |    1|   ap_fifo  |        N_COPY_V_V        |    pointer   |
|N_COPY_V_V_read                  | out |    1|   ap_fifo  |        N_COPY_V_V        |    pointer   |
|I_COPY_V_V_dout                  |  in |   32|   ap_fifo  |        I_COPY_V_V        |    pointer   |
|I_COPY_V_V_empty_n               |  in |    1|   ap_fifo  |        I_COPY_V_V        |    pointer   |
|I_COPY_V_V_read                  | out |    1|   ap_fifo  |        I_COPY_V_V        |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

