// Seed: 212176718
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output supply1 id_2,
    output wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri id_9,
    input supply0 id_10,
    output tri0 id_11,
    output tri1 id_12
);
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    input supply0 id_3,
    output tri1 id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_4,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_10 = 0;
  assign id_6 = id_0 == 1'b0 && -1'b0 == (-1);
  assign id_4 = id_6;
endmodule
