
*** Running vivado
    with args -log I2C_master.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source I2C_master.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source I2C_master.tcl -notrace
Command: synth_design -top I2C_master -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 756 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1164.637 ; gain = 66.996 ; free physical = 142 ; free virtual = 3574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'I2C_master' [/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmaster/i2cmaster.srcs/sources_1/imports/i2cmaster/I2C_master.v:7]
	Parameter freq bound to: 66 - type: integer 
	Parameter t_hd_sta bound to: 264 - type: integer 
	Parameter t_low bound to: 330 - type: integer 
	Parameter t_high bound to: 330 - type: integer 
	Parameter t_su_sta bound to: 330 - type: integer 
	Parameter t_su_dat bound to: 17 - type: integer 
	Parameter t_hold bound to: 34 - type: integer 
	Parameter t_su_sto bound to: 264 - type: integer 
	Parameter time_width bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmaster/i2cmaster.srcs/sources_1/imports/i2cmaster/I2C_master.v:157]
INFO: [Synth 8-256] done synthesizing module 'I2C_master' (1#1) [/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmaster/i2cmaster.srcs/sources_1/imports/i2cmaster/I2C_master.v:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1205.137 ; gain = 107.496 ; free physical = 180 ; free virtual = 3585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1205.137 ; gain = 107.496 ; free physical = 180 ; free virtual = 3586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1213.141 ; gain = 115.500 ; free physical = 180 ; free virtual = 3586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5544] ROM "sda" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "float_sda" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "scl_startup_count" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1230.164 ; gain = 132.523 ; free physical = 151 ; free virtual = 3560
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     27 Bit        Muxes := 3     
	  10 Input     27 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	  10 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module I2C_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     27 Bit        Muxes := 3     
	  10 Input     27 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	  10 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element read_data_reg was removed.  [/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmaster/i2cmaster.srcs/sources_1/imports/i2cmaster/I2C_master.v:140]
INFO: [Synth 8-5546] ROM "scl_startup_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'state_reg[2]' (FDCE) to 'state_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_reg[3]' (FDCE) to 'state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1] )
INFO: [Synth 8-3886] merging instance 'rtn_state_reg[3]' (FDCE) to 'status_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtn_state_reg[2]' (FDCE) to 'status_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtn_state_reg[1]' (FDCE) to 'status_reg[0]'
INFO: [Synth 8-3886] merging instance 'rtn_state_reg[0]' (FDCE) to 'status_reg[0]'
INFO: [Synth 8-3886] merging instance 'bit_count_reg[0]' (FDCE) to 'status_reg[0]'
INFO: [Synth 8-3886] merging instance 'bit_count_reg[1]' (FDCE) to 'status_reg[0]'
INFO: [Synth 8-3886] merging instance 'bit_count_reg[2]' (FDCE) to 'status_reg[0]'
INFO: [Synth 8-3886] merging instance 'bit_count_reg[3]' (FDCE) to 'status_reg[0]'
INFO: [Synth 8-3886] merging instance 'bit_count_reg[4]' (FDCE) to 'status_reg[0]'
INFO: [Synth 8-3886] merging instance 'status_reg[0]' (FDCE) to 'status_reg[1]'
INFO: [Synth 8-3886] merging instance 'status_reg[1]' (FDCE) to 'status_reg[2]'
INFO: [Synth 8-3886] merging instance 'status_reg[2]' (FDCE) to 'status_reg[3]'
INFO: [Synth 8-3886] merging instance 'status_reg[3]' (FDCE) to 'status_reg[4]'
INFO: [Synth 8-3886] merging instance 'status_reg[4]' (FDCE) to 'status_reg[5]'
INFO: [Synth 8-3886] merging instance 'status_reg[5]' (FDCE) to 'status_reg[6]'
INFO: [Synth 8-3886] merging instance 'status_reg[6]' (FDCE) to 'status_reg[7]'
INFO: [Synth 8-3886] merging instance 'status_reg[7]' (FDCE) to 'status_reg[8]'
INFO: [Synth 8-3886] merging instance 'status_reg[8]' (FDCE) to 'status_reg[9]'
INFO: [Synth 8-3886] merging instance 'status_reg[9]' (FDCE) to 'status_reg[10]'
INFO: [Synth 8-3886] merging instance 'status_reg[10]' (FDCE) to 'status_reg[11]'
INFO: [Synth 8-3886] merging instance 'status_reg[11]' (FDCE) to 'status_reg[12]'
INFO: [Synth 8-3886] merging instance 'status_reg[12]' (FDCE) to 'status_reg[13]'
INFO: [Synth 8-3886] merging instance 'status_reg[13]' (FDCE) to 'status_reg[14]'
INFO: [Synth 8-3886] merging instance 'status_reg[14]' (FDCE) to 'status_reg[15]'
INFO: [Synth 8-3886] merging instance 'status_reg[15]' (FDCE) to 'status_reg[16]'
INFO: [Synth 8-3886] merging instance 'status_reg[16]' (FDCE) to 'status_reg[17]'
INFO: [Synth 8-3886] merging instance 'status_reg[17]' (FDCE) to 'status_reg[18]'
INFO: [Synth 8-3886] merging instance 'status_reg[18]' (FDCE) to 'status_reg[19]'
INFO: [Synth 8-3886] merging instance 'status_reg[19]' (FDCE) to 'status_reg[20]'
INFO: [Synth 8-3886] merging instance 'status_reg[20]' (FDCE) to 'status_reg[21]'
INFO: [Synth 8-3886] merging instance 'status_reg[21]' (FDCE) to 'status_reg[22]'
INFO: [Synth 8-3886] merging instance 'status_reg[22]' (FDCE) to 'status_reg[23]'
INFO: [Synth 8-3886] merging instance 'status_reg[23]' (FDCE) to 'status_reg[24]'
INFO: [Synth 8-3886] merging instance 'status_reg[24]' (FDCE) to 'status_reg[25]'
INFO: [Synth 8-3886] merging instance 'status_reg[25]' (FDCE) to 'status_reg[28]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[26]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[25]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[24]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[23]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[22]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[21]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[20]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[19]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[18]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[17]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[16]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[15]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[14]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[13]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[12]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[11]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[10]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[9]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[8]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[7]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[6]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[5]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[4]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[3]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[2]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[1]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'shift_reg_reg[0]' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'wr_cyc_reg' (FDPE) to 'status_reg[26]'
INFO: [Synth 8-3886] merging instance 'status_reg[26]' (FDPE) to 'status_reg[31]'
INFO: [Synth 8-3886] merging instance 'status_reg[28]' (FDCE) to 'status_reg[29]'
INFO: [Synth 8-3886] merging instance 'status_reg[29]' (FDCE) to 'status_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\status_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\status_reg[31] )
WARNING: [Synth 8-3332] Sequential element (state_reg[1]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[31]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[30]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[29]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[28]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[27]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[26]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[25]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[24]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[23]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[22]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[21]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[20]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[19]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[18]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[17]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[16]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[15]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[14]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[13]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[12]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[11]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[10]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[9]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[8]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[7]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[6]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[5]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[4]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[3]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[2]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[1]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg_reg[0]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (status_reg[31]) is unused and will be removed from module I2C_master.
WARNING: [Synth 8-3332] Sequential element (status_reg[30]) is unused and will be removed from module I2C_master.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 152 ; free virtual = 3445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 152 ; free virtual = 3445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 151 ; free virtual = 3444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 151 ; free virtual = 3444
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 151 ; free virtual = 3444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 151 ; free virtual = 3444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 151 ; free virtual = 3444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 151 ; free virtual = 3444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 151 ; free virtual = 3444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     3|
|3     |LUT3  |     2|
|4     |LUT4  |     9|
|5     |LUT5  |     5|
|6     |LUT6  |    11|
|7     |FDCE  |    11|
|8     |FDPE  |    16|
|9     |IBUF  |     3|
|10    |IOBUF |     2|
|11    |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    95|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 151 ; free virtual = 3444
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.906 ; gain = 256.266 ; free physical = 152 ; free virtual = 3445
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.914 ; gain = 256.266 ; free physical = 152 ; free virtual = 3445
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

88 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:01:31 . Memory (MB): peak = 1525.777 ; gain = 440.723 ; free physical = 170 ; free virtual = 3229
INFO: [Common 17-1381] The checkpoint '/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmaster/i2cmaster.runs/synth_1/I2C_master.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1549.789 ; gain = 0.000 ; free physical = 169 ; free virtual = 3229
INFO: [Common 17-206] Exiting Vivado at Sun Mar 11 00:25:42 2018...
