[submodule "src/main/resources/ethernet/vsrc/ethernet"]
	path = src/main/resources/ethernet/vsrc/ethernet
	url = https://github.com/alexforencich/verilog-ethernet.git
