
STM32F103ZET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005294  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08005480  08005480  00015480  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005884  08005884  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08005884  08005884  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005884  08005884  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005884  08005884  00015884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005888  08005888  00015888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800588c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  200001e0  08005a6c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  08005a6c  00020294  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a244  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ef  00000000  00000000  0002a44d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000820  00000000  00000000  0002c540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000738  00000000  00000000  0002cd60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003ea4  00000000  00000000  0002d498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ab13  00000000  00000000  0003133c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000995a9  00000000  00000000  0003be4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d53f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e4c  00000000  00000000  000d544c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e0 	.word	0x200001e0
 8000204:	00000000 	.word	0x00000000
 8000208:	08005464 	.word	0x08005464

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e4 	.word	0x200001e4
 8000224:	08005464 	.word	0x08005464

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <HOS>:
*******************************************************************************/
//函数声明
void HOS(LED_ENUM_T led_number, void (*callback_fun)(LED_ENUM_T));
//函数功能
void HOS(LED_ENUM_T led_number, void (*callback_fun)(LED_ENUM_T))
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	6039      	str	r1, [r7, #0]
 8000b6a:	71fb      	strb	r3, [r7, #7]
        (*callback_fun)(led_number);
 8000b6c:	79fa      	ldrb	r2, [r7, #7]
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	4610      	mov	r0, r2
 8000b72:	4798      	blx	r3
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <led_on>:

/*******************************************************************************
        => 回调函数（底层函数）
*******************************************************************************/
void led_on(LED_ENUM_T led_number)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
        switch (led_number) {
 8000b86:	79fb      	ldrb	r3, [r7, #7]
 8000b88:	2b03      	cmp	r3, #3
 8000b8a:	d012      	beq.n	8000bb2 <led_on+0x36>
 8000b8c:	2b03      	cmp	r3, #3
 8000b8e:	dc16      	bgt.n	8000bbe <led_on+0x42>
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d002      	beq.n	8000b9a <led_on+0x1e>
 8000b94:	2b02      	cmp	r3, #2
 8000b96:	d006      	beq.n	8000ba6 <led_on+0x2a>
        case LED_01: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET); break;
        case LED_02: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); break;
        case LED_03: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); break;
        default: break;
 8000b98:	e011      	b.n	8000bbe <led_on+0x42>
        case LED_01: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET); break;
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	2102      	movs	r1, #2
 8000b9e:	480a      	ldr	r0, [pc, #40]	; (8000bc8 <led_on+0x4c>)
 8000ba0:	f000 fe98 	bl	80018d4 <HAL_GPIO_WritePin>
 8000ba4:	e00c      	b.n	8000bc0 <led_on+0x44>
        case LED_02: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); break;
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	2104      	movs	r1, #4
 8000baa:	4807      	ldr	r0, [pc, #28]	; (8000bc8 <led_on+0x4c>)
 8000bac:	f000 fe92 	bl	80018d4 <HAL_GPIO_WritePin>
 8000bb0:	e006      	b.n	8000bc0 <led_on+0x44>
        case LED_03: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); break;
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	2108      	movs	r1, #8
 8000bb6:	4804      	ldr	r0, [pc, #16]	; (8000bc8 <led_on+0x4c>)
 8000bb8:	f000 fe8c 	bl	80018d4 <HAL_GPIO_WritePin>
 8000bbc:	e000      	b.n	8000bc0 <led_on+0x44>
        default: break;
 8000bbe:	bf00      	nop
        }
}
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40010800 	.word	0x40010800

08000bcc <led_off>:

void led_off(LED_ENUM_T led_number)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]
        switch (led_number) {
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	2b03      	cmp	r3, #3
 8000bda:	d012      	beq.n	8000c02 <led_off+0x36>
 8000bdc:	2b03      	cmp	r3, #3
 8000bde:	dc16      	bgt.n	8000c0e <led_off+0x42>
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	d002      	beq.n	8000bea <led_off+0x1e>
 8000be4:	2b02      	cmp	r3, #2
 8000be6:	d006      	beq.n	8000bf6 <led_off+0x2a>
        case LED_01: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); break;
        case LED_02: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); break;
        case LED_03: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET); break;
        default: break;
 8000be8:	e011      	b.n	8000c0e <led_off+0x42>
        case LED_01: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); break;
 8000bea:	2200      	movs	r2, #0
 8000bec:	2102      	movs	r1, #2
 8000bee:	480a      	ldr	r0, [pc, #40]	; (8000c18 <led_off+0x4c>)
 8000bf0:	f000 fe70 	bl	80018d4 <HAL_GPIO_WritePin>
 8000bf4:	e00c      	b.n	8000c10 <led_off+0x44>
        case LED_02: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); break;
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2104      	movs	r1, #4
 8000bfa:	4807      	ldr	r0, [pc, #28]	; (8000c18 <led_off+0x4c>)
 8000bfc:	f000 fe6a 	bl	80018d4 <HAL_GPIO_WritePin>
 8000c00:	e006      	b.n	8000c10 <led_off+0x44>
        case LED_03: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET); break;
 8000c02:	2200      	movs	r2, #0
 8000c04:	2108      	movs	r1, #8
 8000c06:	4804      	ldr	r0, [pc, #16]	; (8000c18 <led_off+0x4c>)
 8000c08:	f000 fe64 	bl	80018d4 <HAL_GPIO_WritePin>
 8000c0c:	e000      	b.n	8000c10 <led_off+0x44>
        default: break;
 8000c0e:	bf00      	nop
        }
}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	40010800 	.word	0x40010800

08000c1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c22:	f107 0308 	add.w	r3, r7, #8
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c30:	4b1d      	ldr	r3, [pc, #116]	; (8000ca8 <MX_GPIO_Init+0x8c>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	4a1c      	ldr	r2, [pc, #112]	; (8000ca8 <MX_GPIO_Init+0x8c>)
 8000c36:	f043 0304 	orr.w	r3, r3, #4
 8000c3a:	6193      	str	r3, [r2, #24]
 8000c3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ca8 <MX_GPIO_Init+0x8c>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	f003 0304 	and.w	r3, r3, #4
 8000c44:	607b      	str	r3, [r7, #4]
 8000c46:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c48:	4b17      	ldr	r3, [pc, #92]	; (8000ca8 <MX_GPIO_Init+0x8c>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	4a16      	ldr	r2, [pc, #88]	; (8000ca8 <MX_GPIO_Init+0x8c>)
 8000c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c52:	6193      	str	r3, [r2, #24]
 8000c54:	4b14      	ldr	r3, [pc, #80]	; (8000ca8 <MX_GPIO_Init+0x8c>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c5c:	603b      	str	r3, [r7, #0]
 8000c5e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000c60:	2200      	movs	r2, #0
 8000c62:	2104      	movs	r1, #4
 8000c64:	4811      	ldr	r0, [pc, #68]	; (8000cac <MX_GPIO_Init+0x90>)
 8000c66:	f000 fe35 	bl	80018d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c6a:	2304      	movs	r3, #4
 8000c6c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c76:	2301      	movs	r3, #1
 8000c78:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7a:	f107 0308 	add.w	r3, r7, #8
 8000c7e:	4619      	mov	r1, r3
 8000c80:	480a      	ldr	r0, [pc, #40]	; (8000cac <MX_GPIO_Init+0x90>)
 8000c82:	f000 fc93 	bl	80015ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c8c:	4b08      	ldr	r3, [pc, #32]	; (8000cb0 <MX_GPIO_Init+0x94>)
 8000c8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c94:	f107 0308 	add.w	r3, r7, #8
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4806      	ldr	r0, [pc, #24]	; (8000cb4 <MX_GPIO_Init+0x98>)
 8000c9c:	f000 fc86 	bl	80015ac <HAL_GPIO_Init>

}
 8000ca0:	bf00      	nop
 8000ca2:	3718      	adds	r7, #24
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	40010800 	.word	0x40010800
 8000cb0:	10110000 	.word	0x10110000
 8000cb4:	40011c00 	.word	0x40011c00

08000cb8 <__io_putchar>:
                }
                return len;
        }
#else
        #define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
        PUTCHAR_PROTOTYPE {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
        //第一个参数是串口（全局结构体huart1）
        //第二个参数是串口（）
        //第三个参数是串口（）
        //第四个参数是串口（最大延时时间）
        HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000cc0:	1d39      	adds	r1, r7, #4
 8000cc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	4803      	ldr	r0, [pc, #12]	; (8000cd8 <__io_putchar+0x20>)
 8000cca:	f001 fab9 	bl	8002240 <HAL_UART_Transmit>
        return ch;
 8000cce:	687b      	ldr	r3, [r7, #4]
        }
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	2000020c 	.word	0x2000020c

08000cdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ce0:	f000 f9dc 	bl	800109c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ce4:	f000 f828 	bl	8000d38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ce8:	f7ff ff98 	bl	8000c1c <MX_GPIO_Init>
  //MX_ADC1_Init();
  /* USER CODE BEGIN 2 */


//初始化结构体指针，（！！！！）
        BSP = &LED;
 8000cec:	4b0d      	ldr	r3, [pc, #52]	; (8000d24 <main+0x48>)
 8000cee:	4a0e      	ldr	r2, [pc, #56]	; (8000d28 <main+0x4c>)
 8000cf0:	601a      	str	r2, [r3, #0]

while (1) {
        //get_temperature();
        //printf("DS18B20: %.3f\n", ds18b20_read_temperature());

        BSP->HOS(LED_02, led_on);
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <main+0x48>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	490c      	ldr	r1, [pc, #48]	; (8000d2c <main+0x50>)
 8000cfa:	2002      	movs	r0, #2
 8000cfc:	4798      	blx	r3
        delay_ms(1000);
 8000cfe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d02:	f001 fe7d 	bl	8002a00 <delay_ms>
        BSP->HOS(LED_02, led_off);
 8000d06:	4b07      	ldr	r3, [pc, #28]	; (8000d24 <main+0x48>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4908      	ldr	r1, [pc, #32]	; (8000d30 <main+0x54>)
 8000d0e:	2002      	movs	r0, #2
 8000d10:	4798      	blx	r3
        delay_ms(1000);
 8000d12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d16:	f001 fe73 	bl	8002a00 <delay_ms>
        (*GPIOA).CRL = 0xFF;
 8000d1a:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <main+0x58>)
 8000d1c:	22ff      	movs	r2, #255	; 0xff
 8000d1e:	601a      	str	r2, [r3, #0]
        BSP->HOS(LED_02, led_on);
 8000d20:	e7e7      	b.n	8000cf2 <main+0x16>
 8000d22:	bf00      	nop
 8000d24:	20000208 	.word	0x20000208
 8000d28:	20000000 	.word	0x20000000
 8000d2c:	08000b7d 	.word	0x08000b7d
 8000d30:	08000bcd 	.word	0x08000bcd
 8000d34:	40010800 	.word	0x40010800

08000d38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b096      	sub	sp, #88	; 0x58
 8000d3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d42:	2228      	movs	r2, #40	; 0x28
 8000d44:	2100      	movs	r1, #0
 8000d46:	4618      	mov	r0, r3
 8000d48:	f001 feb0 	bl	8002aac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d4c:	f107 031c 	add.w	r3, r7, #28
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]
 8000d58:	60da      	str	r2, [r3, #12]
 8000d5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	609a      	str	r2, [r3, #8]
 8000d66:	60da      	str	r2, [r3, #12]
 8000d68:	611a      	str	r2, [r3, #16]
 8000d6a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d74:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d76:	2300      	movs	r3, #0
 8000d78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d86:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d88:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d8c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 fdb6 	bl	8001904 <HAL_RCC_OscConfig>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000d9e:	f000 f827 	bl	8000df0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000da2:	230f      	movs	r3, #15
 8000da4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000da6:	2302      	movs	r3, #2
 8000da8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000daa:	2300      	movs	r3, #0
 8000dac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000db2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000db4:	2300      	movs	r3, #0
 8000db6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000db8:	f107 031c 	add.w	r3, r7, #28
 8000dbc:	2102      	movs	r1, #2
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f001 f820 	bl	8001e04 <HAL_RCC_ClockConfig>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000dca:	f000 f811 	bl	8000df0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dd6:	1d3b      	adds	r3, r7, #4
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f001 f97b 	bl	80020d4 <HAL_RCCEx_PeriphCLKConfig>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000de4:	f000 f804 	bl	8000df0 <Error_Handler>
  }
}
 8000de8:	bf00      	nop
 8000dea:	3758      	adds	r7, #88	; 0x58
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df4:	b672      	cpsid	i
}
 8000df6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000df8:	e7fe      	b.n	8000df8 <Error_Handler+0x8>
	...

08000dfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b085      	sub	sp, #20
 8000e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e02:	4b15      	ldr	r3, [pc, #84]	; (8000e58 <HAL_MspInit+0x5c>)
 8000e04:	699b      	ldr	r3, [r3, #24]
 8000e06:	4a14      	ldr	r2, [pc, #80]	; (8000e58 <HAL_MspInit+0x5c>)
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	6193      	str	r3, [r2, #24]
 8000e0e:	4b12      	ldr	r3, [pc, #72]	; (8000e58 <HAL_MspInit+0x5c>)
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	60bb      	str	r3, [r7, #8]
 8000e18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e1a:	4b0f      	ldr	r3, [pc, #60]	; (8000e58 <HAL_MspInit+0x5c>)
 8000e1c:	69db      	ldr	r3, [r3, #28]
 8000e1e:	4a0e      	ldr	r2, [pc, #56]	; (8000e58 <HAL_MspInit+0x5c>)
 8000e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e24:	61d3      	str	r3, [r2, #28]
 8000e26:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <HAL_MspInit+0x5c>)
 8000e28:	69db      	ldr	r3, [r3, #28]
 8000e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e2e:	607b      	str	r3, [r7, #4]
 8000e30:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e32:	4b0a      	ldr	r3, [pc, #40]	; (8000e5c <HAL_MspInit+0x60>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	4a04      	ldr	r2, [pc, #16]	; (8000e5c <HAL_MspInit+0x60>)
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	3714      	adds	r7, #20
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc80      	pop	{r7}
 8000e56:	4770      	bx	lr
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40010000 	.word	0x40010000

08000e60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e64:	e7fe      	b.n	8000e64 <NMI_Handler+0x4>

08000e66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e6a:	e7fe      	b.n	8000e6a <HardFault_Handler+0x4>

08000e6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <MemManage_Handler+0x4>

08000e72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e76:	e7fe      	b.n	8000e76 <BusFault_Handler+0x4>

08000e78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e7c:	e7fe      	b.n	8000e7c <UsageFault_Handler+0x4>

08000e7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr

08000e8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bc80      	pop	{r7}
 8000e94:	4770      	bx	lr

08000e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e96:	b480      	push	{r7}
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr

08000ea2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea6:	f000 f93f 	bl	8001128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
	...

08000eb0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000eb4:	4802      	ldr	r0, [pc, #8]	; (8000ec0 <USART1_IRQHandler+0x10>)
 8000eb6:	f001 fa55 	bl	8002364 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	2000020c 	.word	0x2000020c

08000ec4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
	return 1;
 8000ec8:	2301      	movs	r3, #1
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc80      	pop	{r7}
 8000ed0:	4770      	bx	lr

08000ed2 <_kill>:

int _kill(int pid, int sig)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b082      	sub	sp, #8
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
 8000eda:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000edc:	f001 fdbc 	bl	8002a58 <__errno>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2216      	movs	r2, #22
 8000ee4:	601a      	str	r2, [r3, #0]
	return -1;
 8000ee6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <_exit>:

void _exit (int status)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b082      	sub	sp, #8
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000efa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f7ff ffe7 	bl	8000ed2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f04:	e7fe      	b.n	8000f04 <_exit+0x12>

08000f06 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b086      	sub	sp, #24
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	60f8      	str	r0, [r7, #12]
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]
 8000f16:	e00a      	b.n	8000f2e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f18:	f3af 8000 	nop.w
 8000f1c:	4601      	mov	r1, r0
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	1c5a      	adds	r2, r3, #1
 8000f22:	60ba      	str	r2, [r7, #8]
 8000f24:	b2ca      	uxtb	r2, r1
 8000f26:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	697a      	ldr	r2, [r7, #20]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	dbf0      	blt.n	8000f18 <_read+0x12>
	}

return len;
 8000f36:	687b      	ldr	r3, [r7, #4]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3718      	adds	r7, #24
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]
 8000f50:	e009      	b.n	8000f66 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	1c5a      	adds	r2, r3, #1
 8000f56:	60ba      	str	r2, [r7, #8]
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff feac 	bl	8000cb8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	3301      	adds	r3, #1
 8000f64:	617b      	str	r3, [r7, #20]
 8000f66:	697a      	ldr	r2, [r7, #20]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	dbf1      	blt.n	8000f52 <_write+0x12>
	}
	return len;
 8000f6e:	687b      	ldr	r3, [r7, #4]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <_close>:

int _close(int file)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
	return -1;
 8000f80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc80      	pop	{r7}
 8000f8c:	4770      	bx	lr

08000f8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
 8000f96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f9e:	605a      	str	r2, [r3, #4]
	return 0;
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr

08000fac <_isatty>:

int _isatty(int file)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	return 1;
 8000fb4:	2301      	movs	r3, #1
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr

08000fc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
	return 0;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3714      	adds	r7, #20
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bc80      	pop	{r7}
 8000fd6:	4770      	bx	lr

08000fd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fe0:	4a14      	ldr	r2, [pc, #80]	; (8001034 <_sbrk+0x5c>)
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <_sbrk+0x60>)
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fec:	4b13      	ldr	r3, [pc, #76]	; (800103c <_sbrk+0x64>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d102      	bne.n	8000ffa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ff4:	4b11      	ldr	r3, [pc, #68]	; (800103c <_sbrk+0x64>)
 8000ff6:	4a12      	ldr	r2, [pc, #72]	; (8001040 <_sbrk+0x68>)
 8000ff8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ffa:	4b10      	ldr	r3, [pc, #64]	; (800103c <_sbrk+0x64>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4413      	add	r3, r2
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	429a      	cmp	r2, r3
 8001006:	d207      	bcs.n	8001018 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001008:	f001 fd26 	bl	8002a58 <__errno>
 800100c:	4603      	mov	r3, r0
 800100e:	220c      	movs	r2, #12
 8001010:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001012:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001016:	e009      	b.n	800102c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001018:	4b08      	ldr	r3, [pc, #32]	; (800103c <_sbrk+0x64>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800101e:	4b07      	ldr	r3, [pc, #28]	; (800103c <_sbrk+0x64>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4413      	add	r3, r2
 8001026:	4a05      	ldr	r2, [pc, #20]	; (800103c <_sbrk+0x64>)
 8001028:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800102a:	68fb      	ldr	r3, [r7, #12]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3718      	adds	r7, #24
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20010000 	.word	0x20010000
 8001038:	00000400 	.word	0x00000400
 800103c:	200001fc 	.word	0x200001fc
 8001040:	20000298 	.word	0x20000298

08001044 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr

08001050 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001050:	480c      	ldr	r0, [pc, #48]	; (8001084 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001052:	490d      	ldr	r1, [pc, #52]	; (8001088 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001054:	4a0d      	ldr	r2, [pc, #52]	; (800108c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001058:	e002      	b.n	8001060 <LoopCopyDataInit>

0800105a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800105a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800105c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800105e:	3304      	adds	r3, #4

08001060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001064:	d3f9      	bcc.n	800105a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001066:	4a0a      	ldr	r2, [pc, #40]	; (8001090 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001068:	4c0a      	ldr	r4, [pc, #40]	; (8001094 <LoopFillZerobss+0x22>)
  movs r3, #0
 800106a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800106c:	e001      	b.n	8001072 <LoopFillZerobss>

0800106e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800106e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001070:	3204      	adds	r2, #4

08001072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001074:	d3fb      	bcc.n	800106e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001076:	f7ff ffe5 	bl	8001044 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800107a:	f001 fcf3 	bl	8002a64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800107e:	f7ff fe2d 	bl	8000cdc <main>
  bx lr
 8001082:	4770      	bx	lr
  ldr r0, =_sdata
 8001084:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001088:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800108c:	0800588c 	.word	0x0800588c
  ldr r2, =_sbss
 8001090:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001094:	20000294 	.word	0x20000294

08001098 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001098:	e7fe      	b.n	8001098 <ADC1_2_IRQHandler>
	...

0800109c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a0:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <HAL_Init+0x28>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a07      	ldr	r2, [pc, #28]	; (80010c4 <HAL_Init+0x28>)
 80010a6:	f043 0310 	orr.w	r3, r3, #16
 80010aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ac:	2003      	movs	r0, #3
 80010ae:	f000 f907 	bl	80012c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010b2:	200f      	movs	r0, #15
 80010b4:	f000 f808 	bl	80010c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010b8:	f7ff fea0 	bl	8000dfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010bc:	2300      	movs	r3, #0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40022000 	.word	0x40022000

080010c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d0:	4b12      	ldr	r3, [pc, #72]	; (800111c <HAL_InitTick+0x54>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	4b12      	ldr	r3, [pc, #72]	; (8001120 <HAL_InitTick+0x58>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	4619      	mov	r1, r3
 80010da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010de:	fbb3 f3f1 	udiv	r3, r3, r1
 80010e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 f911 	bl	800130e <HAL_SYSTICK_Config>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e00e      	b.n	8001114 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2b0f      	cmp	r3, #15
 80010fa:	d80a      	bhi.n	8001112 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010fc:	2200      	movs	r2, #0
 80010fe:	6879      	ldr	r1, [r7, #4]
 8001100:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001104:	f000 f8e7 	bl	80012d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001108:	4a06      	ldr	r2, [pc, #24]	; (8001124 <HAL_InitTick+0x5c>)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800110e:	2300      	movs	r3, #0
 8001110:	e000      	b.n	8001114 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
}
 8001114:	4618      	mov	r0, r3
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	20000004 	.word	0x20000004
 8001120:	2000000c 	.word	0x2000000c
 8001124:	20000008 	.word	0x20000008

08001128 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800112c:	4b05      	ldr	r3, [pc, #20]	; (8001144 <HAL_IncTick+0x1c>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	461a      	mov	r2, r3
 8001132:	4b05      	ldr	r3, [pc, #20]	; (8001148 <HAL_IncTick+0x20>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4413      	add	r3, r2
 8001138:	4a03      	ldr	r2, [pc, #12]	; (8001148 <HAL_IncTick+0x20>)
 800113a:	6013      	str	r3, [r2, #0]
}
 800113c:	bf00      	nop
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr
 8001144:	2000000c 	.word	0x2000000c
 8001148:	20000280 	.word	0x20000280

0800114c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  return uwTick;
 8001150:	4b02      	ldr	r3, [pc, #8]	; (800115c <HAL_GetTick+0x10>)
 8001152:	681b      	ldr	r3, [r3, #0]
}
 8001154:	4618      	mov	r0, r3
 8001156:	46bd      	mov	sp, r7
 8001158:	bc80      	pop	{r7}
 800115a:	4770      	bx	lr
 800115c:	20000280 	.word	0x20000280

08001160 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f003 0307 	and.w	r3, r3, #7
 800116e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001170:	4b0c      	ldr	r3, [pc, #48]	; (80011a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001176:	68ba      	ldr	r2, [r7, #8]
 8001178:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800117c:	4013      	ands	r3, r2
 800117e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800118c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001192:	4a04      	ldr	r2, [pc, #16]	; (80011a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	60d3      	str	r3, [r2, #12]
}
 8001198:	bf00      	nop
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	bc80      	pop	{r7}
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011ac:	4b04      	ldr	r3, [pc, #16]	; (80011c0 <__NVIC_GetPriorityGrouping+0x18>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	0a1b      	lsrs	r3, r3, #8
 80011b2:	f003 0307 	and.w	r3, r3, #7
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bc80      	pop	{r7}
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	e000ed00 	.word	0xe000ed00

080011c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	6039      	str	r1, [r7, #0]
 80011ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	db0a      	blt.n	80011ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	490c      	ldr	r1, [pc, #48]	; (8001210 <__NVIC_SetPriority+0x4c>)
 80011de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e2:	0112      	lsls	r2, r2, #4
 80011e4:	b2d2      	uxtb	r2, r2
 80011e6:	440b      	add	r3, r1
 80011e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011ec:	e00a      	b.n	8001204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	b2da      	uxtb	r2, r3
 80011f2:	4908      	ldr	r1, [pc, #32]	; (8001214 <__NVIC_SetPriority+0x50>)
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	f003 030f 	and.w	r3, r3, #15
 80011fa:	3b04      	subs	r3, #4
 80011fc:	0112      	lsls	r2, r2, #4
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	440b      	add	r3, r1
 8001202:	761a      	strb	r2, [r3, #24]
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	e000e100 	.word	0xe000e100
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001218:	b480      	push	{r7}
 800121a:	b089      	sub	sp, #36	; 0x24
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f003 0307 	and.w	r3, r3, #7
 800122a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	f1c3 0307 	rsb	r3, r3, #7
 8001232:	2b04      	cmp	r3, #4
 8001234:	bf28      	it	cs
 8001236:	2304      	movcs	r3, #4
 8001238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	3304      	adds	r3, #4
 800123e:	2b06      	cmp	r3, #6
 8001240:	d902      	bls.n	8001248 <NVIC_EncodePriority+0x30>
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3b03      	subs	r3, #3
 8001246:	e000      	b.n	800124a <NVIC_EncodePriority+0x32>
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800124c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	43da      	mvns	r2, r3
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	401a      	ands	r2, r3
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001260:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	fa01 f303 	lsl.w	r3, r1, r3
 800126a:	43d9      	mvns	r1, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001270:	4313      	orrs	r3, r2
         );
}
 8001272:	4618      	mov	r0, r3
 8001274:	3724      	adds	r7, #36	; 0x24
 8001276:	46bd      	mov	sp, r7
 8001278:	bc80      	pop	{r7}
 800127a:	4770      	bx	lr

0800127c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3b01      	subs	r3, #1
 8001288:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800128c:	d301      	bcc.n	8001292 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800128e:	2301      	movs	r3, #1
 8001290:	e00f      	b.n	80012b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001292:	4a0a      	ldr	r2, [pc, #40]	; (80012bc <SysTick_Config+0x40>)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3b01      	subs	r3, #1
 8001298:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800129a:	210f      	movs	r1, #15
 800129c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012a0:	f7ff ff90 	bl	80011c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <SysTick_Config+0x40>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012aa:	4b04      	ldr	r3, [pc, #16]	; (80012bc <SysTick_Config+0x40>)
 80012ac:	2207      	movs	r2, #7
 80012ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	e000e010 	.word	0xe000e010

080012c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff ff49 	bl	8001160 <__NVIC_SetPriorityGrouping>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b086      	sub	sp, #24
 80012da:	af00      	add	r7, sp, #0
 80012dc:	4603      	mov	r3, r0
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
 80012e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012e8:	f7ff ff5e 	bl	80011a8 <__NVIC_GetPriorityGrouping>
 80012ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	68b9      	ldr	r1, [r7, #8]
 80012f2:	6978      	ldr	r0, [r7, #20]
 80012f4:	f7ff ff90 	bl	8001218 <NVIC_EncodePriority>
 80012f8:	4602      	mov	r2, r0
 80012fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012fe:	4611      	mov	r1, r2
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff ff5f 	bl	80011c4 <__NVIC_SetPriority>
}
 8001306:	bf00      	nop
 8001308:	3718      	adds	r7, #24
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff ffb0 	bl	800127c <SysTick_Config>
 800131c:	4603      	mov	r3, r0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001326:	b480      	push	{r7}
 8001328:	b085      	sub	sp, #20
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800132e:	2300      	movs	r3, #0
 8001330:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001338:	2b02      	cmp	r3, #2
 800133a:	d008      	beq.n	800134e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2204      	movs	r2, #4
 8001340:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e020      	b.n	8001390 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f022 020e 	bic.w	r2, r2, #14
 800135c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f022 0201 	bic.w	r2, r2, #1
 800136c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001376:	2101      	movs	r1, #1
 8001378:	fa01 f202 	lsl.w	r2, r1, r2
 800137c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2201      	movs	r2, #1
 8001382:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800138e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	bc80      	pop	{r7}
 8001398:	4770      	bx	lr
	...

0800139c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013a4:	2300      	movs	r3, #0
 80013a6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	d005      	beq.n	80013be <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2204      	movs	r2, #4
 80013b6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	73fb      	strb	r3, [r7, #15]
 80013bc:	e0d6      	b.n	800156c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f022 020e 	bic.w	r2, r2, #14
 80013cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f022 0201 	bic.w	r2, r2, #1
 80013dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	461a      	mov	r2, r3
 80013e4:	4b64      	ldr	r3, [pc, #400]	; (8001578 <HAL_DMA_Abort_IT+0x1dc>)
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d958      	bls.n	800149c <HAL_DMA_Abort_IT+0x100>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a63      	ldr	r2, [pc, #396]	; (800157c <HAL_DMA_Abort_IT+0x1e0>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d04f      	beq.n	8001494 <HAL_DMA_Abort_IT+0xf8>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a61      	ldr	r2, [pc, #388]	; (8001580 <HAL_DMA_Abort_IT+0x1e4>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d048      	beq.n	8001490 <HAL_DMA_Abort_IT+0xf4>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a60      	ldr	r2, [pc, #384]	; (8001584 <HAL_DMA_Abort_IT+0x1e8>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d040      	beq.n	800148a <HAL_DMA_Abort_IT+0xee>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a5e      	ldr	r2, [pc, #376]	; (8001588 <HAL_DMA_Abort_IT+0x1ec>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d038      	beq.n	8001484 <HAL_DMA_Abort_IT+0xe8>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a5d      	ldr	r2, [pc, #372]	; (800158c <HAL_DMA_Abort_IT+0x1f0>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d030      	beq.n	800147e <HAL_DMA_Abort_IT+0xe2>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a5b      	ldr	r2, [pc, #364]	; (8001590 <HAL_DMA_Abort_IT+0x1f4>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d028      	beq.n	8001478 <HAL_DMA_Abort_IT+0xdc>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a53      	ldr	r2, [pc, #332]	; (8001578 <HAL_DMA_Abort_IT+0x1dc>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d020      	beq.n	8001472 <HAL_DMA_Abort_IT+0xd6>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a57      	ldr	r2, [pc, #348]	; (8001594 <HAL_DMA_Abort_IT+0x1f8>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d019      	beq.n	800146e <HAL_DMA_Abort_IT+0xd2>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a56      	ldr	r2, [pc, #344]	; (8001598 <HAL_DMA_Abort_IT+0x1fc>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d012      	beq.n	800146a <HAL_DMA_Abort_IT+0xce>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a54      	ldr	r2, [pc, #336]	; (800159c <HAL_DMA_Abort_IT+0x200>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d00a      	beq.n	8001464 <HAL_DMA_Abort_IT+0xc8>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a53      	ldr	r2, [pc, #332]	; (80015a0 <HAL_DMA_Abort_IT+0x204>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d102      	bne.n	800145e <HAL_DMA_Abort_IT+0xc2>
 8001458:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800145c:	e01b      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 800145e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001462:	e018      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 8001464:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001468:	e015      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 800146a:	2310      	movs	r3, #16
 800146c:	e013      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 800146e:	2301      	movs	r3, #1
 8001470:	e011      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 8001472:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001476:	e00e      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 8001478:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800147c:	e00b      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 800147e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001482:	e008      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 8001484:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001488:	e005      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 800148a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800148e:	e002      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 8001490:	2310      	movs	r3, #16
 8001492:	e000      	b.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 8001494:	2301      	movs	r3, #1
 8001496:	4a43      	ldr	r2, [pc, #268]	; (80015a4 <HAL_DMA_Abort_IT+0x208>)
 8001498:	6053      	str	r3, [r2, #4]
 800149a:	e057      	b.n	800154c <HAL_DMA_Abort_IT+0x1b0>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a36      	ldr	r2, [pc, #216]	; (800157c <HAL_DMA_Abort_IT+0x1e0>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d04f      	beq.n	8001546 <HAL_DMA_Abort_IT+0x1aa>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a35      	ldr	r2, [pc, #212]	; (8001580 <HAL_DMA_Abort_IT+0x1e4>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d048      	beq.n	8001542 <HAL_DMA_Abort_IT+0x1a6>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a33      	ldr	r2, [pc, #204]	; (8001584 <HAL_DMA_Abort_IT+0x1e8>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d040      	beq.n	800153c <HAL_DMA_Abort_IT+0x1a0>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a32      	ldr	r2, [pc, #200]	; (8001588 <HAL_DMA_Abort_IT+0x1ec>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d038      	beq.n	8001536 <HAL_DMA_Abort_IT+0x19a>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a30      	ldr	r2, [pc, #192]	; (800158c <HAL_DMA_Abort_IT+0x1f0>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d030      	beq.n	8001530 <HAL_DMA_Abort_IT+0x194>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a2f      	ldr	r2, [pc, #188]	; (8001590 <HAL_DMA_Abort_IT+0x1f4>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d028      	beq.n	800152a <HAL_DMA_Abort_IT+0x18e>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a26      	ldr	r2, [pc, #152]	; (8001578 <HAL_DMA_Abort_IT+0x1dc>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d020      	beq.n	8001524 <HAL_DMA_Abort_IT+0x188>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a2b      	ldr	r2, [pc, #172]	; (8001594 <HAL_DMA_Abort_IT+0x1f8>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d019      	beq.n	8001520 <HAL_DMA_Abort_IT+0x184>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a29      	ldr	r2, [pc, #164]	; (8001598 <HAL_DMA_Abort_IT+0x1fc>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d012      	beq.n	800151c <HAL_DMA_Abort_IT+0x180>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a28      	ldr	r2, [pc, #160]	; (800159c <HAL_DMA_Abort_IT+0x200>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d00a      	beq.n	8001516 <HAL_DMA_Abort_IT+0x17a>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a26      	ldr	r2, [pc, #152]	; (80015a0 <HAL_DMA_Abort_IT+0x204>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d102      	bne.n	8001510 <HAL_DMA_Abort_IT+0x174>
 800150a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800150e:	e01b      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 8001510:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001514:	e018      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 8001516:	f44f 7380 	mov.w	r3, #256	; 0x100
 800151a:	e015      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 800151c:	2310      	movs	r3, #16
 800151e:	e013      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 8001520:	2301      	movs	r3, #1
 8001522:	e011      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 8001524:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001528:	e00e      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 800152a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800152e:	e00b      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 8001530:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001534:	e008      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 8001536:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800153a:	e005      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 800153c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001540:	e002      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 8001542:	2310      	movs	r3, #16
 8001544:	e000      	b.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 8001546:	2301      	movs	r3, #1
 8001548:	4a17      	ldr	r2, [pc, #92]	; (80015a8 <HAL_DMA_Abort_IT+0x20c>)
 800154a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2201      	movs	r2, #1
 8001550:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001560:	2b00      	cmp	r3, #0
 8001562:	d003      	beq.n	800156c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	4798      	blx	r3
    } 
  }
  return status;
 800156c:	7bfb      	ldrb	r3, [r7, #15]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40020080 	.word	0x40020080
 800157c:	40020008 	.word	0x40020008
 8001580:	4002001c 	.word	0x4002001c
 8001584:	40020030 	.word	0x40020030
 8001588:	40020044 	.word	0x40020044
 800158c:	40020058 	.word	0x40020058
 8001590:	4002006c 	.word	0x4002006c
 8001594:	40020408 	.word	0x40020408
 8001598:	4002041c 	.word	0x4002041c
 800159c:	40020430 	.word	0x40020430
 80015a0:	40020444 	.word	0x40020444
 80015a4:	40020400 	.word	0x40020400
 80015a8:	40020000 	.word	0x40020000

080015ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b08b      	sub	sp, #44	; 0x2c
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015b6:	2300      	movs	r3, #0
 80015b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015be:	e179      	b.n	80018b4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015c0:	2201      	movs	r2, #1
 80015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	69fa      	ldr	r2, [r7, #28]
 80015d0:	4013      	ands	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	429a      	cmp	r2, r3
 80015da:	f040 8168 	bne.w	80018ae <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	4aa0      	ldr	r2, [pc, #640]	; (8001864 <HAL_GPIO_Init+0x2b8>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d05e      	beq.n	80016a6 <HAL_GPIO_Init+0xfa>
 80015e8:	4a9e      	ldr	r2, [pc, #632]	; (8001864 <HAL_GPIO_Init+0x2b8>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d875      	bhi.n	80016da <HAL_GPIO_Init+0x12e>
 80015ee:	4a9e      	ldr	r2, [pc, #632]	; (8001868 <HAL_GPIO_Init+0x2bc>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d058      	beq.n	80016a6 <HAL_GPIO_Init+0xfa>
 80015f4:	4a9c      	ldr	r2, [pc, #624]	; (8001868 <HAL_GPIO_Init+0x2bc>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d86f      	bhi.n	80016da <HAL_GPIO_Init+0x12e>
 80015fa:	4a9c      	ldr	r2, [pc, #624]	; (800186c <HAL_GPIO_Init+0x2c0>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d052      	beq.n	80016a6 <HAL_GPIO_Init+0xfa>
 8001600:	4a9a      	ldr	r2, [pc, #616]	; (800186c <HAL_GPIO_Init+0x2c0>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d869      	bhi.n	80016da <HAL_GPIO_Init+0x12e>
 8001606:	4a9a      	ldr	r2, [pc, #616]	; (8001870 <HAL_GPIO_Init+0x2c4>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d04c      	beq.n	80016a6 <HAL_GPIO_Init+0xfa>
 800160c:	4a98      	ldr	r2, [pc, #608]	; (8001870 <HAL_GPIO_Init+0x2c4>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d863      	bhi.n	80016da <HAL_GPIO_Init+0x12e>
 8001612:	4a98      	ldr	r2, [pc, #608]	; (8001874 <HAL_GPIO_Init+0x2c8>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d046      	beq.n	80016a6 <HAL_GPIO_Init+0xfa>
 8001618:	4a96      	ldr	r2, [pc, #600]	; (8001874 <HAL_GPIO_Init+0x2c8>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d85d      	bhi.n	80016da <HAL_GPIO_Init+0x12e>
 800161e:	2b12      	cmp	r3, #18
 8001620:	d82a      	bhi.n	8001678 <HAL_GPIO_Init+0xcc>
 8001622:	2b12      	cmp	r3, #18
 8001624:	d859      	bhi.n	80016da <HAL_GPIO_Init+0x12e>
 8001626:	a201      	add	r2, pc, #4	; (adr r2, 800162c <HAL_GPIO_Init+0x80>)
 8001628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800162c:	080016a7 	.word	0x080016a7
 8001630:	08001681 	.word	0x08001681
 8001634:	08001693 	.word	0x08001693
 8001638:	080016d5 	.word	0x080016d5
 800163c:	080016db 	.word	0x080016db
 8001640:	080016db 	.word	0x080016db
 8001644:	080016db 	.word	0x080016db
 8001648:	080016db 	.word	0x080016db
 800164c:	080016db 	.word	0x080016db
 8001650:	080016db 	.word	0x080016db
 8001654:	080016db 	.word	0x080016db
 8001658:	080016db 	.word	0x080016db
 800165c:	080016db 	.word	0x080016db
 8001660:	080016db 	.word	0x080016db
 8001664:	080016db 	.word	0x080016db
 8001668:	080016db 	.word	0x080016db
 800166c:	080016db 	.word	0x080016db
 8001670:	08001689 	.word	0x08001689
 8001674:	0800169d 	.word	0x0800169d
 8001678:	4a7f      	ldr	r2, [pc, #508]	; (8001878 <HAL_GPIO_Init+0x2cc>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d013      	beq.n	80016a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800167e:	e02c      	b.n	80016da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	623b      	str	r3, [r7, #32]
          break;
 8001686:	e029      	b.n	80016dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	3304      	adds	r3, #4
 800168e:	623b      	str	r3, [r7, #32]
          break;
 8001690:	e024      	b.n	80016dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	3308      	adds	r3, #8
 8001698:	623b      	str	r3, [r7, #32]
          break;
 800169a:	e01f      	b.n	80016dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	330c      	adds	r3, #12
 80016a2:	623b      	str	r3, [r7, #32]
          break;
 80016a4:	e01a      	b.n	80016dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d102      	bne.n	80016b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016ae:	2304      	movs	r3, #4
 80016b0:	623b      	str	r3, [r7, #32]
          break;
 80016b2:	e013      	b.n	80016dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d105      	bne.n	80016c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016bc:	2308      	movs	r3, #8
 80016be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	69fa      	ldr	r2, [r7, #28]
 80016c4:	611a      	str	r2, [r3, #16]
          break;
 80016c6:	e009      	b.n	80016dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016c8:	2308      	movs	r3, #8
 80016ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69fa      	ldr	r2, [r7, #28]
 80016d0:	615a      	str	r2, [r3, #20]
          break;
 80016d2:	e003      	b.n	80016dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016d4:	2300      	movs	r3, #0
 80016d6:	623b      	str	r3, [r7, #32]
          break;
 80016d8:	e000      	b.n	80016dc <HAL_GPIO_Init+0x130>
          break;
 80016da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	2bff      	cmp	r3, #255	; 0xff
 80016e0:	d801      	bhi.n	80016e6 <HAL_GPIO_Init+0x13a>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	e001      	b.n	80016ea <HAL_GPIO_Init+0x13e>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	3304      	adds	r3, #4
 80016ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	2bff      	cmp	r3, #255	; 0xff
 80016f0:	d802      	bhi.n	80016f8 <HAL_GPIO_Init+0x14c>
 80016f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	e002      	b.n	80016fe <HAL_GPIO_Init+0x152>
 80016f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fa:	3b08      	subs	r3, #8
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	210f      	movs	r1, #15
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	fa01 f303 	lsl.w	r3, r1, r3
 800170c:	43db      	mvns	r3, r3
 800170e:	401a      	ands	r2, r3
 8001710:	6a39      	ldr	r1, [r7, #32]
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	fa01 f303 	lsl.w	r3, r1, r3
 8001718:	431a      	orrs	r2, r3
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001726:	2b00      	cmp	r3, #0
 8001728:	f000 80c1 	beq.w	80018ae <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800172c:	4b53      	ldr	r3, [pc, #332]	; (800187c <HAL_GPIO_Init+0x2d0>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	4a52      	ldr	r2, [pc, #328]	; (800187c <HAL_GPIO_Init+0x2d0>)
 8001732:	f043 0301 	orr.w	r3, r3, #1
 8001736:	6193      	str	r3, [r2, #24]
 8001738:	4b50      	ldr	r3, [pc, #320]	; (800187c <HAL_GPIO_Init+0x2d0>)
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001744:	4a4e      	ldr	r2, [pc, #312]	; (8001880 <HAL_GPIO_Init+0x2d4>)
 8001746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001748:	089b      	lsrs	r3, r3, #2
 800174a:	3302      	adds	r3, #2
 800174c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001750:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001754:	f003 0303 	and.w	r3, r3, #3
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	220f      	movs	r2, #15
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	4013      	ands	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4a46      	ldr	r2, [pc, #280]	; (8001884 <HAL_GPIO_Init+0x2d8>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d01f      	beq.n	80017b0 <HAL_GPIO_Init+0x204>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	4a45      	ldr	r2, [pc, #276]	; (8001888 <HAL_GPIO_Init+0x2dc>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d019      	beq.n	80017ac <HAL_GPIO_Init+0x200>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4a44      	ldr	r2, [pc, #272]	; (800188c <HAL_GPIO_Init+0x2e0>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d013      	beq.n	80017a8 <HAL_GPIO_Init+0x1fc>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4a43      	ldr	r2, [pc, #268]	; (8001890 <HAL_GPIO_Init+0x2e4>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d00d      	beq.n	80017a4 <HAL_GPIO_Init+0x1f8>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4a42      	ldr	r2, [pc, #264]	; (8001894 <HAL_GPIO_Init+0x2e8>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d007      	beq.n	80017a0 <HAL_GPIO_Init+0x1f4>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4a41      	ldr	r2, [pc, #260]	; (8001898 <HAL_GPIO_Init+0x2ec>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d101      	bne.n	800179c <HAL_GPIO_Init+0x1f0>
 8001798:	2305      	movs	r3, #5
 800179a:	e00a      	b.n	80017b2 <HAL_GPIO_Init+0x206>
 800179c:	2306      	movs	r3, #6
 800179e:	e008      	b.n	80017b2 <HAL_GPIO_Init+0x206>
 80017a0:	2304      	movs	r3, #4
 80017a2:	e006      	b.n	80017b2 <HAL_GPIO_Init+0x206>
 80017a4:	2303      	movs	r3, #3
 80017a6:	e004      	b.n	80017b2 <HAL_GPIO_Init+0x206>
 80017a8:	2302      	movs	r3, #2
 80017aa:	e002      	b.n	80017b2 <HAL_GPIO_Init+0x206>
 80017ac:	2301      	movs	r3, #1
 80017ae:	e000      	b.n	80017b2 <HAL_GPIO_Init+0x206>
 80017b0:	2300      	movs	r3, #0
 80017b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017b4:	f002 0203 	and.w	r2, r2, #3
 80017b8:	0092      	lsls	r2, r2, #2
 80017ba:	4093      	lsls	r3, r2
 80017bc:	68fa      	ldr	r2, [r7, #12]
 80017be:	4313      	orrs	r3, r2
 80017c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017c2:	492f      	ldr	r1, [pc, #188]	; (8001880 <HAL_GPIO_Init+0x2d4>)
 80017c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c6:	089b      	lsrs	r3, r3, #2
 80017c8:	3302      	adds	r3, #2
 80017ca:	68fa      	ldr	r2, [r7, #12]
 80017cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d006      	beq.n	80017ea <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017dc:	4b2f      	ldr	r3, [pc, #188]	; (800189c <HAL_GPIO_Init+0x2f0>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	492e      	ldr	r1, [pc, #184]	; (800189c <HAL_GPIO_Init+0x2f0>)
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	600b      	str	r3, [r1, #0]
 80017e8:	e006      	b.n	80017f8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017ea:	4b2c      	ldr	r3, [pc, #176]	; (800189c <HAL_GPIO_Init+0x2f0>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	43db      	mvns	r3, r3
 80017f2:	492a      	ldr	r1, [pc, #168]	; (800189c <HAL_GPIO_Init+0x2f0>)
 80017f4:	4013      	ands	r3, r2
 80017f6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d006      	beq.n	8001812 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001804:	4b25      	ldr	r3, [pc, #148]	; (800189c <HAL_GPIO_Init+0x2f0>)
 8001806:	685a      	ldr	r2, [r3, #4]
 8001808:	4924      	ldr	r1, [pc, #144]	; (800189c <HAL_GPIO_Init+0x2f0>)
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	4313      	orrs	r3, r2
 800180e:	604b      	str	r3, [r1, #4]
 8001810:	e006      	b.n	8001820 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001812:	4b22      	ldr	r3, [pc, #136]	; (800189c <HAL_GPIO_Init+0x2f0>)
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	43db      	mvns	r3, r3
 800181a:	4920      	ldr	r1, [pc, #128]	; (800189c <HAL_GPIO_Init+0x2f0>)
 800181c:	4013      	ands	r3, r2
 800181e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d006      	beq.n	800183a <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800182c:	4b1b      	ldr	r3, [pc, #108]	; (800189c <HAL_GPIO_Init+0x2f0>)
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	491a      	ldr	r1, [pc, #104]	; (800189c <HAL_GPIO_Init+0x2f0>)
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	4313      	orrs	r3, r2
 8001836:	608b      	str	r3, [r1, #8]
 8001838:	e006      	b.n	8001848 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800183a:	4b18      	ldr	r3, [pc, #96]	; (800189c <HAL_GPIO_Init+0x2f0>)
 800183c:	689a      	ldr	r2, [r3, #8]
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	43db      	mvns	r3, r3
 8001842:	4916      	ldr	r1, [pc, #88]	; (800189c <HAL_GPIO_Init+0x2f0>)
 8001844:	4013      	ands	r3, r2
 8001846:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d025      	beq.n	80018a0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001854:	4b11      	ldr	r3, [pc, #68]	; (800189c <HAL_GPIO_Init+0x2f0>)
 8001856:	68da      	ldr	r2, [r3, #12]
 8001858:	4910      	ldr	r1, [pc, #64]	; (800189c <HAL_GPIO_Init+0x2f0>)
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	4313      	orrs	r3, r2
 800185e:	60cb      	str	r3, [r1, #12]
 8001860:	e025      	b.n	80018ae <HAL_GPIO_Init+0x302>
 8001862:	bf00      	nop
 8001864:	10320000 	.word	0x10320000
 8001868:	10310000 	.word	0x10310000
 800186c:	10220000 	.word	0x10220000
 8001870:	10210000 	.word	0x10210000
 8001874:	10120000 	.word	0x10120000
 8001878:	10110000 	.word	0x10110000
 800187c:	40021000 	.word	0x40021000
 8001880:	40010000 	.word	0x40010000
 8001884:	40010800 	.word	0x40010800
 8001888:	40010c00 	.word	0x40010c00
 800188c:	40011000 	.word	0x40011000
 8001890:	40011400 	.word	0x40011400
 8001894:	40011800 	.word	0x40011800
 8001898:	40011c00 	.word	0x40011c00
 800189c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018a0:	4b0b      	ldr	r3, [pc, #44]	; (80018d0 <HAL_GPIO_Init+0x324>)
 80018a2:	68da      	ldr	r2, [r3, #12]
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	43db      	mvns	r3, r3
 80018a8:	4909      	ldr	r1, [pc, #36]	; (80018d0 <HAL_GPIO_Init+0x324>)
 80018aa:	4013      	ands	r3, r2
 80018ac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80018ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b0:	3301      	adds	r3, #1
 80018b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ba:	fa22 f303 	lsr.w	r3, r2, r3
 80018be:	2b00      	cmp	r3, #0
 80018c0:	f47f ae7e 	bne.w	80015c0 <HAL_GPIO_Init+0x14>
  }
}
 80018c4:	bf00      	nop
 80018c6:	bf00      	nop
 80018c8:	372c      	adds	r7, #44	; 0x2c
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr
 80018d0:	40010400 	.word	0x40010400

080018d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	807b      	strh	r3, [r7, #2]
 80018e0:	4613      	mov	r3, r2
 80018e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018e4:	787b      	ldrb	r3, [r7, #1]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ea:	887a      	ldrh	r2, [r7, #2]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018f0:	e003      	b.n	80018fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018f2:	887b      	ldrh	r3, [r7, #2]
 80018f4:	041a      	lsls	r2, r3, #16
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	611a      	str	r2, [r3, #16]
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d101      	bne.n	8001916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e26c      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	2b00      	cmp	r3, #0
 8001920:	f000 8087 	beq.w	8001a32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001924:	4b92      	ldr	r3, [pc, #584]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 030c 	and.w	r3, r3, #12
 800192c:	2b04      	cmp	r3, #4
 800192e:	d00c      	beq.n	800194a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001930:	4b8f      	ldr	r3, [pc, #572]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f003 030c 	and.w	r3, r3, #12
 8001938:	2b08      	cmp	r3, #8
 800193a:	d112      	bne.n	8001962 <HAL_RCC_OscConfig+0x5e>
 800193c:	4b8c      	ldr	r3, [pc, #560]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001944:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001948:	d10b      	bne.n	8001962 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800194a:	4b89      	ldr	r3, [pc, #548]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d06c      	beq.n	8001a30 <HAL_RCC_OscConfig+0x12c>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d168      	bne.n	8001a30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e246      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800196a:	d106      	bne.n	800197a <HAL_RCC_OscConfig+0x76>
 800196c:	4b80      	ldr	r3, [pc, #512]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a7f      	ldr	r2, [pc, #508]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001972:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001976:	6013      	str	r3, [r2, #0]
 8001978:	e02e      	b.n	80019d8 <HAL_RCC_OscConfig+0xd4>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10c      	bne.n	800199c <HAL_RCC_OscConfig+0x98>
 8001982:	4b7b      	ldr	r3, [pc, #492]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a7a      	ldr	r2, [pc, #488]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001988:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	4b78      	ldr	r3, [pc, #480]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a77      	ldr	r2, [pc, #476]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001994:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001998:	6013      	str	r3, [r2, #0]
 800199a:	e01d      	b.n	80019d8 <HAL_RCC_OscConfig+0xd4>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019a4:	d10c      	bne.n	80019c0 <HAL_RCC_OscConfig+0xbc>
 80019a6:	4b72      	ldr	r3, [pc, #456]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a71      	ldr	r2, [pc, #452]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 80019ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019b0:	6013      	str	r3, [r2, #0]
 80019b2:	4b6f      	ldr	r3, [pc, #444]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a6e      	ldr	r2, [pc, #440]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 80019b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019bc:	6013      	str	r3, [r2, #0]
 80019be:	e00b      	b.n	80019d8 <HAL_RCC_OscConfig+0xd4>
 80019c0:	4b6b      	ldr	r3, [pc, #428]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a6a      	ldr	r2, [pc, #424]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 80019c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019ca:	6013      	str	r3, [r2, #0]
 80019cc:	4b68      	ldr	r3, [pc, #416]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a67      	ldr	r2, [pc, #412]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 80019d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d013      	beq.n	8001a08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e0:	f7ff fbb4 	bl	800114c <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019e8:	f7ff fbb0 	bl	800114c <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b64      	cmp	r3, #100	; 0x64
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e1fa      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019fa:	4b5d      	ldr	r3, [pc, #372]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d0f0      	beq.n	80019e8 <HAL_RCC_OscConfig+0xe4>
 8001a06:	e014      	b.n	8001a32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a08:	f7ff fba0 	bl	800114c <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a10:	f7ff fb9c 	bl	800114c <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b64      	cmp	r3, #100	; 0x64
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e1e6      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a22:	4b53      	ldr	r3, [pc, #332]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1f0      	bne.n	8001a10 <HAL_RCC_OscConfig+0x10c>
 8001a2e:	e000      	b.n	8001a32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d063      	beq.n	8001b06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a3e:	4b4c      	ldr	r3, [pc, #304]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f003 030c 	and.w	r3, r3, #12
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d00b      	beq.n	8001a62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a4a:	4b49      	ldr	r3, [pc, #292]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f003 030c 	and.w	r3, r3, #12
 8001a52:	2b08      	cmp	r3, #8
 8001a54:	d11c      	bne.n	8001a90 <HAL_RCC_OscConfig+0x18c>
 8001a56:	4b46      	ldr	r3, [pc, #280]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d116      	bne.n	8001a90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a62:	4b43      	ldr	r3, [pc, #268]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d005      	beq.n	8001a7a <HAL_RCC_OscConfig+0x176>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d001      	beq.n	8001a7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e1ba      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a7a:	4b3d      	ldr	r3, [pc, #244]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	4939      	ldr	r1, [pc, #228]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a8e:	e03a      	b.n	8001b06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d020      	beq.n	8001ada <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a98:	4b36      	ldr	r3, [pc, #216]	; (8001b74 <HAL_RCC_OscConfig+0x270>)
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9e:	f7ff fb55 	bl	800114c <HAL_GetTick>
 8001aa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aa4:	e008      	b.n	8001ab8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aa6:	f7ff fb51 	bl	800114c <HAL_GetTick>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e19b      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ab8:	4b2d      	ldr	r3, [pc, #180]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d0f0      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac4:	4b2a      	ldr	r3, [pc, #168]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	695b      	ldr	r3, [r3, #20]
 8001ad0:	00db      	lsls	r3, r3, #3
 8001ad2:	4927      	ldr	r1, [pc, #156]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	600b      	str	r3, [r1, #0]
 8001ad8:	e015      	b.n	8001b06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ada:	4b26      	ldr	r3, [pc, #152]	; (8001b74 <HAL_RCC_OscConfig+0x270>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae0:	f7ff fb34 	bl	800114c <HAL_GetTick>
 8001ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ae6:	e008      	b.n	8001afa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ae8:	f7ff fb30 	bl	800114c <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e17a      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001afa:	4b1d      	ldr	r3, [pc, #116]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d1f0      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0308 	and.w	r3, r3, #8
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d03a      	beq.n	8001b88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d019      	beq.n	8001b4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b1a:	4b17      	ldr	r3, [pc, #92]	; (8001b78 <HAL_RCC_OscConfig+0x274>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b20:	f7ff fb14 	bl	800114c <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b28:	f7ff fb10 	bl	800114c <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e15a      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b3a:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0f0      	beq.n	8001b28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b46:	2001      	movs	r0, #1
 8001b48:	f000 faa6 	bl	8002098 <RCC_Delay>
 8001b4c:	e01c      	b.n	8001b88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b4e:	4b0a      	ldr	r3, [pc, #40]	; (8001b78 <HAL_RCC_OscConfig+0x274>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b54:	f7ff fafa 	bl	800114c <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b5a:	e00f      	b.n	8001b7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b5c:	f7ff faf6 	bl	800114c <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d908      	bls.n	8001b7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e140      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
 8001b6e:	bf00      	nop
 8001b70:	40021000 	.word	0x40021000
 8001b74:	42420000 	.word	0x42420000
 8001b78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b7c:	4b9e      	ldr	r3, [pc, #632]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b80:	f003 0302 	and.w	r3, r3, #2
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1e9      	bne.n	8001b5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0304 	and.w	r3, r3, #4
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	f000 80a6 	beq.w	8001ce2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b96:	2300      	movs	r3, #0
 8001b98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b9a:	4b97      	ldr	r3, [pc, #604]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d10d      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	4b94      	ldr	r3, [pc, #592]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	4a93      	ldr	r2, [pc, #588]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bb0:	61d3      	str	r3, [r2, #28]
 8001bb2:	4b91      	ldr	r3, [pc, #580]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001bb4:	69db      	ldr	r3, [r3, #28]
 8001bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bba:	60bb      	str	r3, [r7, #8]
 8001bbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc2:	4b8e      	ldr	r3, [pc, #568]	; (8001dfc <HAL_RCC_OscConfig+0x4f8>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d118      	bne.n	8001c00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bce:	4b8b      	ldr	r3, [pc, #556]	; (8001dfc <HAL_RCC_OscConfig+0x4f8>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a8a      	ldr	r2, [pc, #552]	; (8001dfc <HAL_RCC_OscConfig+0x4f8>)
 8001bd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bda:	f7ff fab7 	bl	800114c <HAL_GetTick>
 8001bde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001be2:	f7ff fab3 	bl	800114c <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b64      	cmp	r3, #100	; 0x64
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e0fd      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bf4:	4b81      	ldr	r3, [pc, #516]	; (8001dfc <HAL_RCC_OscConfig+0x4f8>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d0f0      	beq.n	8001be2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d106      	bne.n	8001c16 <HAL_RCC_OscConfig+0x312>
 8001c08:	4b7b      	ldr	r3, [pc, #492]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	4a7a      	ldr	r2, [pc, #488]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c0e:	f043 0301 	orr.w	r3, r3, #1
 8001c12:	6213      	str	r3, [r2, #32]
 8001c14:	e02d      	b.n	8001c72 <HAL_RCC_OscConfig+0x36e>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10c      	bne.n	8001c38 <HAL_RCC_OscConfig+0x334>
 8001c1e:	4b76      	ldr	r3, [pc, #472]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	4a75      	ldr	r2, [pc, #468]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c24:	f023 0301 	bic.w	r3, r3, #1
 8001c28:	6213      	str	r3, [r2, #32]
 8001c2a:	4b73      	ldr	r3, [pc, #460]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c2c:	6a1b      	ldr	r3, [r3, #32]
 8001c2e:	4a72      	ldr	r2, [pc, #456]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c30:	f023 0304 	bic.w	r3, r3, #4
 8001c34:	6213      	str	r3, [r2, #32]
 8001c36:	e01c      	b.n	8001c72 <HAL_RCC_OscConfig+0x36e>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	2b05      	cmp	r3, #5
 8001c3e:	d10c      	bne.n	8001c5a <HAL_RCC_OscConfig+0x356>
 8001c40:	4b6d      	ldr	r3, [pc, #436]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	4a6c      	ldr	r2, [pc, #432]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c46:	f043 0304 	orr.w	r3, r3, #4
 8001c4a:	6213      	str	r3, [r2, #32]
 8001c4c:	4b6a      	ldr	r3, [pc, #424]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c4e:	6a1b      	ldr	r3, [r3, #32]
 8001c50:	4a69      	ldr	r2, [pc, #420]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c52:	f043 0301 	orr.w	r3, r3, #1
 8001c56:	6213      	str	r3, [r2, #32]
 8001c58:	e00b      	b.n	8001c72 <HAL_RCC_OscConfig+0x36e>
 8001c5a:	4b67      	ldr	r3, [pc, #412]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	4a66      	ldr	r2, [pc, #408]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c60:	f023 0301 	bic.w	r3, r3, #1
 8001c64:	6213      	str	r3, [r2, #32]
 8001c66:	4b64      	ldr	r3, [pc, #400]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c68:	6a1b      	ldr	r3, [r3, #32]
 8001c6a:	4a63      	ldr	r2, [pc, #396]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c6c:	f023 0304 	bic.w	r3, r3, #4
 8001c70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d015      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c7a:	f7ff fa67 	bl	800114c <HAL_GetTick>
 8001c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c80:	e00a      	b.n	8001c98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c82:	f7ff fa63 	bl	800114c <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e0ab      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c98:	4b57      	ldr	r3, [pc, #348]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001c9a:	6a1b      	ldr	r3, [r3, #32]
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d0ee      	beq.n	8001c82 <HAL_RCC_OscConfig+0x37e>
 8001ca4:	e014      	b.n	8001cd0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca6:	f7ff fa51 	bl	800114c <HAL_GetTick>
 8001caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cac:	e00a      	b.n	8001cc4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cae:	f7ff fa4d 	bl	800114c <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e095      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cc4:	4b4c      	ldr	r3, [pc, #304]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d1ee      	bne.n	8001cae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cd0:	7dfb      	ldrb	r3, [r7, #23]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d105      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cd6:	4b48      	ldr	r3, [pc, #288]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	4a47      	ldr	r2, [pc, #284]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ce0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f000 8081 	beq.w	8001dee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cec:	4b42      	ldr	r3, [pc, #264]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f003 030c 	and.w	r3, r3, #12
 8001cf4:	2b08      	cmp	r3, #8
 8001cf6:	d061      	beq.n	8001dbc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69db      	ldr	r3, [r3, #28]
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d146      	bne.n	8001d8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d00:	4b3f      	ldr	r3, [pc, #252]	; (8001e00 <HAL_RCC_OscConfig+0x4fc>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d06:	f7ff fa21 	bl	800114c <HAL_GetTick>
 8001d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d0c:	e008      	b.n	8001d20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d0e:	f7ff fa1d 	bl	800114c <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e067      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d20:	4b35      	ldr	r3, [pc, #212]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1f0      	bne.n	8001d0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a1b      	ldr	r3, [r3, #32]
 8001d30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d34:	d108      	bne.n	8001d48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d36:	4b30      	ldr	r3, [pc, #192]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	492d      	ldr	r1, [pc, #180]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001d44:	4313      	orrs	r3, r2
 8001d46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d48:	4b2b      	ldr	r3, [pc, #172]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a19      	ldr	r1, [r3, #32]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d58:	430b      	orrs	r3, r1
 8001d5a:	4927      	ldr	r1, [pc, #156]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d60:	4b27      	ldr	r3, [pc, #156]	; (8001e00 <HAL_RCC_OscConfig+0x4fc>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d66:	f7ff f9f1 	bl	800114c <HAL_GetTick>
 8001d6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d6e:	f7ff f9ed 	bl	800114c <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e037      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d80:	4b1d      	ldr	r3, [pc, #116]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0f0      	beq.n	8001d6e <HAL_RCC_OscConfig+0x46a>
 8001d8c:	e02f      	b.n	8001dee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d8e:	4b1c      	ldr	r3, [pc, #112]	; (8001e00 <HAL_RCC_OscConfig+0x4fc>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d94:	f7ff f9da 	bl	800114c <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d9c:	f7ff f9d6 	bl	800114c <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e020      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dae:	4b12      	ldr	r3, [pc, #72]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1f0      	bne.n	8001d9c <HAL_RCC_OscConfig+0x498>
 8001dba:	e018      	b.n	8001dee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	69db      	ldr	r3, [r3, #28]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d101      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e013      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <HAL_RCC_OscConfig+0x4f4>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6a1b      	ldr	r3, [r3, #32]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d106      	bne.n	8001dea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d001      	beq.n	8001dee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3718      	adds	r7, #24
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	40007000 	.word	0x40007000
 8001e00:	42420060 	.word	0x42420060

08001e04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d101      	bne.n	8001e18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e0d0      	b.n	8001fba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e18:	4b6a      	ldr	r3, [pc, #424]	; (8001fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0307 	and.w	r3, r3, #7
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d910      	bls.n	8001e48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e26:	4b67      	ldr	r3, [pc, #412]	; (8001fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f023 0207 	bic.w	r2, r3, #7
 8001e2e:	4965      	ldr	r1, [pc, #404]	; (8001fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e36:	4b63      	ldr	r3, [pc, #396]	; (8001fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0307 	and.w	r3, r3, #7
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d001      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0b8      	b.n	8001fba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0302 	and.w	r3, r3, #2
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d020      	beq.n	8001e96 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d005      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e60:	4b59      	ldr	r3, [pc, #356]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	4a58      	ldr	r2, [pc, #352]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e66:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e6a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0308 	and.w	r3, r3, #8
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d005      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e78:	4b53      	ldr	r3, [pc, #332]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	4a52      	ldr	r2, [pc, #328]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e7e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e82:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e84:	4b50      	ldr	r3, [pc, #320]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	494d      	ldr	r1, [pc, #308]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e92:	4313      	orrs	r3, r2
 8001e94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d040      	beq.n	8001f24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d107      	bne.n	8001eba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eaa:	4b47      	ldr	r3, [pc, #284]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d115      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e07f      	b.n	8001fba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d107      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ec2:	4b41      	ldr	r3, [pc, #260]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d109      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e073      	b.n	8001fba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed2:	4b3d      	ldr	r3, [pc, #244]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e06b      	b.n	8001fba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ee2:	4b39      	ldr	r3, [pc, #228]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f023 0203 	bic.w	r2, r3, #3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	4936      	ldr	r1, [pc, #216]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ef4:	f7ff f92a 	bl	800114c <HAL_GetTick>
 8001ef8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001efa:	e00a      	b.n	8001f12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001efc:	f7ff f926 	bl	800114c <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e053      	b.n	8001fba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f12:	4b2d      	ldr	r3, [pc, #180]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 020c 	and.w	r2, r3, #12
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d1eb      	bne.n	8001efc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f24:	4b27      	ldr	r3, [pc, #156]	; (8001fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d210      	bcs.n	8001f54 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f32:	4b24      	ldr	r3, [pc, #144]	; (8001fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f023 0207 	bic.w	r2, r3, #7
 8001f3a:	4922      	ldr	r1, [pc, #136]	; (8001fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f42:	4b20      	ldr	r3, [pc, #128]	; (8001fc4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d001      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e032      	b.n	8001fba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d008      	beq.n	8001f72 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f60:	4b19      	ldr	r3, [pc, #100]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	4916      	ldr	r1, [pc, #88]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0308 	and.w	r3, r3, #8
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d009      	beq.n	8001f92 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f7e:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	490e      	ldr	r1, [pc, #56]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f92:	f000 f821 	bl	8001fd8 <HAL_RCC_GetSysClockFreq>
 8001f96:	4602      	mov	r2, r0
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	091b      	lsrs	r3, r3, #4
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	490a      	ldr	r1, [pc, #40]	; (8001fcc <HAL_RCC_ClockConfig+0x1c8>)
 8001fa4:	5ccb      	ldrb	r3, [r1, r3]
 8001fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8001faa:	4a09      	ldr	r2, [pc, #36]	; (8001fd0 <HAL_RCC_ClockConfig+0x1cc>)
 8001fac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fae:	4b09      	ldr	r3, [pc, #36]	; (8001fd4 <HAL_RCC_ClockConfig+0x1d0>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff f888 	bl	80010c8 <HAL_InitTick>

  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40022000 	.word	0x40022000
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	08005490 	.word	0x08005490
 8001fd0:	20000004 	.word	0x20000004
 8001fd4:	20000008 	.word	0x20000008

08001fd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fd8:	b490      	push	{r4, r7}
 8001fda:	b08a      	sub	sp, #40	; 0x28
 8001fdc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001fde:	4b2a      	ldr	r3, [pc, #168]	; (8002088 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001fe0:	1d3c      	adds	r4, r7, #4
 8001fe2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fe4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001fe8:	f240 2301 	movw	r3, #513	; 0x201
 8001fec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	61bb      	str	r3, [r7, #24]
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	627b      	str	r3, [r7, #36]	; 0x24
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ffe:	2300      	movs	r3, #0
 8002000:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002002:	4b22      	ldr	r3, [pc, #136]	; (800208c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	f003 030c 	and.w	r3, r3, #12
 800200e:	2b04      	cmp	r3, #4
 8002010:	d002      	beq.n	8002018 <HAL_RCC_GetSysClockFreq+0x40>
 8002012:	2b08      	cmp	r3, #8
 8002014:	d003      	beq.n	800201e <HAL_RCC_GetSysClockFreq+0x46>
 8002016:	e02d      	b.n	8002074 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002018:	4b1d      	ldr	r3, [pc, #116]	; (8002090 <HAL_RCC_GetSysClockFreq+0xb8>)
 800201a:	623b      	str	r3, [r7, #32]
      break;
 800201c:	e02d      	b.n	800207a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	0c9b      	lsrs	r3, r3, #18
 8002022:	f003 030f 	and.w	r3, r3, #15
 8002026:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800202a:	4413      	add	r3, r2
 800202c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002030:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d013      	beq.n	8002064 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800203c:	4b13      	ldr	r3, [pc, #76]	; (800208c <HAL_RCC_GetSysClockFreq+0xb4>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	0c5b      	lsrs	r3, r3, #17
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800204a:	4413      	add	r3, r2
 800204c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002050:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	4a0e      	ldr	r2, [pc, #56]	; (8002090 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002056:	fb02 f203 	mul.w	r2, r2, r3
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
 8002062:	e004      	b.n	800206e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	4a0b      	ldr	r2, [pc, #44]	; (8002094 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002068:	fb02 f303 	mul.w	r3, r2, r3
 800206c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800206e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002070:	623b      	str	r3, [r7, #32]
      break;
 8002072:	e002      	b.n	800207a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002074:	4b06      	ldr	r3, [pc, #24]	; (8002090 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002076:	623b      	str	r3, [r7, #32]
      break;
 8002078:	bf00      	nop
    }
  }
  return sysclockfreq;
 800207a:	6a3b      	ldr	r3, [r7, #32]
}
 800207c:	4618      	mov	r0, r3
 800207e:	3728      	adds	r7, #40	; 0x28
 8002080:	46bd      	mov	sp, r7
 8002082:	bc90      	pop	{r4, r7}
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	08005480 	.word	0x08005480
 800208c:	40021000 	.word	0x40021000
 8002090:	007a1200 	.word	0x007a1200
 8002094:	003d0900 	.word	0x003d0900

08002098 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020a0:	4b0a      	ldr	r3, [pc, #40]	; (80020cc <RCC_Delay+0x34>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a0a      	ldr	r2, [pc, #40]	; (80020d0 <RCC_Delay+0x38>)
 80020a6:	fba2 2303 	umull	r2, r3, r2, r3
 80020aa:	0a5b      	lsrs	r3, r3, #9
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	fb02 f303 	mul.w	r3, r2, r3
 80020b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020b4:	bf00      	nop
  }
  while (Delay --);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	1e5a      	subs	r2, r3, #1
 80020ba:	60fa      	str	r2, [r7, #12]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1f9      	bne.n	80020b4 <RCC_Delay+0x1c>
}
 80020c0:	bf00      	nop
 80020c2:	bf00      	nop
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bc80      	pop	{r7}
 80020ca:	4770      	bx	lr
 80020cc:	20000004 	.word	0x20000004
 80020d0:	10624dd3 	.word	0x10624dd3

080020d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80020dc:	2300      	movs	r3, #0
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	2300      	movs	r3, #0
 80020e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d07d      	beq.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80020f0:	2300      	movs	r3, #0
 80020f2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020f4:	4b4f      	ldr	r3, [pc, #316]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d10d      	bne.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002100:	4b4c      	ldr	r3, [pc, #304]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002102:	69db      	ldr	r3, [r3, #28]
 8002104:	4a4b      	ldr	r2, [pc, #300]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002106:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800210a:	61d3      	str	r3, [r2, #28]
 800210c:	4b49      	ldr	r3, [pc, #292]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800210e:	69db      	ldr	r3, [r3, #28]
 8002110:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002118:	2301      	movs	r3, #1
 800211a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800211c:	4b46      	ldr	r3, [pc, #280]	; (8002238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002124:	2b00      	cmp	r3, #0
 8002126:	d118      	bne.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002128:	4b43      	ldr	r3, [pc, #268]	; (8002238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a42      	ldr	r2, [pc, #264]	; (8002238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800212e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002132:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002134:	f7ff f80a 	bl	800114c <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800213a:	e008      	b.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800213c:	f7ff f806 	bl	800114c <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b64      	cmp	r3, #100	; 0x64
 8002148:	d901      	bls.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e06d      	b.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800214e:	4b3a      	ldr	r3, [pc, #232]	; (8002238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002156:	2b00      	cmp	r3, #0
 8002158:	d0f0      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800215a:	4b36      	ldr	r3, [pc, #216]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800215c:	6a1b      	ldr	r3, [r3, #32]
 800215e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002162:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d02e      	beq.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	429a      	cmp	r2, r3
 8002176:	d027      	beq.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002178:	4b2e      	ldr	r3, [pc, #184]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002180:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002182:	4b2e      	ldr	r3, [pc, #184]	; (800223c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002184:	2201      	movs	r2, #1
 8002186:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002188:	4b2c      	ldr	r3, [pc, #176]	; (800223c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800218e:	4a29      	ldr	r2, [pc, #164]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	2b00      	cmp	r3, #0
 800219c:	d014      	beq.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800219e:	f7fe ffd5 	bl	800114c <HAL_GetTick>
 80021a2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a4:	e00a      	b.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021a6:	f7fe ffd1 	bl	800114c <HAL_GetTick>
 80021aa:	4602      	mov	r2, r0
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d901      	bls.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e036      	b.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021bc:	4b1d      	ldr	r3, [pc, #116]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d0ee      	beq.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021c8:	4b1a      	ldr	r3, [pc, #104]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	4917      	ldr	r1, [pc, #92]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021da:	7dfb      	ldrb	r3, [r7, #23]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d105      	bne.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e0:	4b14      	ldr	r3, [pc, #80]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021e2:	69db      	ldr	r3, [r3, #28]
 80021e4:	4a13      	ldr	r2, [pc, #76]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d008      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80021f8:	4b0e      	ldr	r3, [pc, #56]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	490b      	ldr	r1, [pc, #44]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002206:	4313      	orrs	r3, r2
 8002208:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0310 	and.w	r3, r3, #16
 8002212:	2b00      	cmp	r3, #0
 8002214:	d008      	beq.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002216:	4b07      	ldr	r3, [pc, #28]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	4904      	ldr	r1, [pc, #16]	; (8002234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002224:	4313      	orrs	r3, r2
 8002226:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3718      	adds	r7, #24
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	40021000 	.word	0x40021000
 8002238:	40007000 	.word	0x40007000
 800223c:	42420440 	.word	0x42420440

08002240 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b08a      	sub	sp, #40	; 0x28
 8002244:	af02      	add	r7, sp, #8
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	603b      	str	r3, [r7, #0]
 800224c:	4613      	mov	r3, r2
 800224e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800225a:	b2db      	uxtb	r3, r3
 800225c:	2b20      	cmp	r3, #32
 800225e:	d17c      	bne.n	800235a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d002      	beq.n	800226c <HAL_UART_Transmit+0x2c>
 8002266:	88fb      	ldrh	r3, [r7, #6]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d101      	bne.n	8002270 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e075      	b.n	800235c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002276:	2b01      	cmp	r3, #1
 8002278:	d101      	bne.n	800227e <HAL_UART_Transmit+0x3e>
 800227a:	2302      	movs	r3, #2
 800227c:	e06e      	b.n	800235c <HAL_UART_Transmit+0x11c>
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2201      	movs	r2, #1
 8002282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2200      	movs	r2, #0
 800228a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2221      	movs	r2, #33	; 0x21
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002294:	f7fe ff5a 	bl	800114c <HAL_GetTick>
 8002298:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	88fa      	ldrh	r2, [r7, #6]
 800229e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	88fa      	ldrh	r2, [r7, #6]
 80022a4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022ae:	d108      	bne.n	80022c2 <HAL_UART_Transmit+0x82>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	691b      	ldr	r3, [r3, #16]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d104      	bne.n	80022c2 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	61bb      	str	r3, [r7, #24]
 80022c0:	e003      	b.n	80022ca <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80022d2:	e02a      	b.n	800232a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	2200      	movs	r2, #0
 80022dc:	2180      	movs	r1, #128	; 0x80
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f000 f9f0 	bl	80026c4 <UART_WaitOnFlagUntilTimeout>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e036      	b.n	800235c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10b      	bne.n	800230c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	881b      	ldrh	r3, [r3, #0]
 80022f8:	461a      	mov	r2, r3
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002302:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	3302      	adds	r3, #2
 8002308:	61bb      	str	r3, [r7, #24]
 800230a:	e007      	b.n	800231c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	781a      	ldrb	r2, [r3, #0]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	3301      	adds	r3, #1
 800231a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002320:	b29b      	uxth	r3, r3
 8002322:	3b01      	subs	r3, #1
 8002324:	b29a      	uxth	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800232e:	b29b      	uxth	r3, r3
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1cf      	bne.n	80022d4 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	2200      	movs	r2, #0
 800233c:	2140      	movs	r1, #64	; 0x40
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	f000 f9c0 	bl	80026c4 <UART_WaitOnFlagUntilTimeout>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e006      	b.n	800235c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2220      	movs	r2, #32
 8002352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002356:	2300      	movs	r3, #0
 8002358:	e000      	b.n	800235c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800235a:	2302      	movs	r3, #2
  }
}
 800235c:	4618      	mov	r0, r3
 800235e:	3720      	adds	r7, #32
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08a      	sub	sp, #40	; 0x28
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002384:	2300      	movs	r3, #0
 8002386:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800238c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238e:	f003 030f 	and.w	r3, r3, #15
 8002392:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d10d      	bne.n	80023b6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800239a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239c:	f003 0320 	and.w	r3, r3, #32
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d008      	beq.n	80023b6 <HAL_UART_IRQHandler+0x52>
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	f003 0320 	and.w	r3, r3, #32
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 fa7b 	bl	80028aa <UART_Receive_IT>
      return;
 80023b4:	e180      	b.n	80026b8 <HAL_UART_IRQHandler+0x354>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f000 80b4 	beq.w	8002526 <HAL_UART_IRQHandler+0x1c2>
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d105      	bne.n	80023d4 <HAL_UART_IRQHandler+0x70>
 80023c8:	6a3b      	ldr	r3, [r7, #32]
 80023ca:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	f000 80a9 	beq.w	8002526 <HAL_UART_IRQHandler+0x1c2>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80023d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d00a      	beq.n	80023f4 <HAL_UART_IRQHandler+0x90>
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d005      	beq.n	80023f4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ec:	f043 0201 	orr.w	r2, r3, #1
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f6:	f003 0304 	and.w	r3, r3, #4
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00a      	beq.n	8002414 <HAL_UART_IRQHandler+0xb0>
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	2b00      	cmp	r3, #0
 8002406:	d005      	beq.n	8002414 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240c:	f043 0202 	orr.w	r2, r3, #2
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00a      	beq.n	8002434 <HAL_UART_IRQHandler+0xd0>
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	f003 0301 	and.w	r3, r3, #1
 8002424:	2b00      	cmp	r3, #0
 8002426:	d005      	beq.n	8002434 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242c:	f043 0204 	orr.w	r2, r3, #4
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00f      	beq.n	800245e <HAL_UART_IRQHandler+0xfa>
 800243e:	6a3b      	ldr	r3, [r7, #32]
 8002440:	f003 0320 	and.w	r3, r3, #32
 8002444:	2b00      	cmp	r3, #0
 8002446:	d104      	bne.n	8002452 <HAL_UART_IRQHandler+0xee>
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d005      	beq.n	800245e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f043 0208 	orr.w	r2, r3, #8
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	2b00      	cmp	r3, #0
 8002464:	f000 8123 	beq.w	80026ae <HAL_UART_IRQHandler+0x34a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246a:	f003 0320 	and.w	r3, r3, #32
 800246e:	2b00      	cmp	r3, #0
 8002470:	d007      	beq.n	8002482 <HAL_UART_IRQHandler+0x11e>
 8002472:	6a3b      	ldr	r3, [r7, #32]
 8002474:	f003 0320 	and.w	r3, r3, #32
 8002478:	2b00      	cmp	r3, #0
 800247a:	d002      	beq.n	8002482 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f000 fa14 	bl	80028aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	695b      	ldr	r3, [r3, #20]
 8002488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800248c:	2b00      	cmp	r3, #0
 800248e:	bf14      	ite	ne
 8002490:	2301      	movne	r3, #1
 8002492:	2300      	moveq	r3, #0
 8002494:	b2db      	uxtb	r3, r3
 8002496:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249c:	f003 0308 	and.w	r3, r3, #8
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d102      	bne.n	80024aa <HAL_UART_IRQHandler+0x146>
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d033      	beq.n	8002512 <HAL_UART_IRQHandler+0x1ae>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 f954 	bl	8002758 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d024      	beq.n	8002508 <HAL_UART_IRQHandler+0x1a4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	695a      	ldr	r2, [r3, #20]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024cc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d013      	beq.n	80024fe <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024da:	4a79      	ldr	r2, [pc, #484]	; (80026c0 <HAL_UART_IRQHandler+0x35c>)
 80024dc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe ff5a 	bl	800139c <HAL_DMA_Abort_IT>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d019      	beq.n	8002522 <HAL_UART_IRQHandler+0x1be>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80024f8:	4610      	mov	r0, r2
 80024fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024fc:	e011      	b.n	8002522 <HAL_UART_IRQHandler+0x1be>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002506:	e00c      	b.n	8002522 <HAL_UART_IRQHandler+0x1be>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002510:	e007      	b.n	8002522 <HAL_UART_IRQHandler+0x1be>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002520:	e0c5      	b.n	80026ae <HAL_UART_IRQHandler+0x34a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002522:	bf00      	nop
    return;
 8002524:	e0c3      	b.n	80026ae <HAL_UART_IRQHandler+0x34a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	2b01      	cmp	r3, #1
 800252c:	f040 80a3 	bne.w	8002676 <HAL_UART_IRQHandler+0x312>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002532:	f003 0310 	and.w	r3, r3, #16
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 809d 	beq.w	8002676 <HAL_UART_IRQHandler+0x312>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800253c:	6a3b      	ldr	r3, [r7, #32]
 800253e:	f003 0310 	and.w	r3, r3, #16
 8002542:	2b00      	cmp	r3, #0
 8002544:	f000 8097 	beq.w	8002676 <HAL_UART_IRQHandler+0x312>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002548:	2300      	movs	r3, #0
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002568:	2b00      	cmp	r3, #0
 800256a:	d04f      	beq.n	800260c <HAL_UART_IRQHandler+0x2a8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002576:	8a3b      	ldrh	r3, [r7, #16]
 8002578:	2b00      	cmp	r3, #0
 800257a:	f000 809a 	beq.w	80026b2 <HAL_UART_IRQHandler+0x34e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002582:	8a3a      	ldrh	r2, [r7, #16]
 8002584:	429a      	cmp	r2, r3
 8002586:	f080 8094 	bcs.w	80026b2 <HAL_UART_IRQHandler+0x34e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	8a3a      	ldrh	r2, [r7, #16]
 800258e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	2b20      	cmp	r3, #32
 8002598:	d02b      	beq.n	80025f2 <HAL_UART_IRQHandler+0x28e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68da      	ldr	r2, [r3, #12]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025a8:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	695a      	ldr	r2, [r3, #20]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0201 	bic.w	r2, r2, #1
 80025b8:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	695a      	ldr	r2, [r3, #20]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025c8:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2220      	movs	r2, #32
 80025ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 0210 	bic.w	r2, r2, #16
 80025e6:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fe fe9a 	bl	8001326 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 80025fe:	b292      	uxth	r2, r2
 8002600:	1a8a      	subs	r2, r1, r2
 8002602:	b292      	uxth	r2, r2
 8002604:	4611      	mov	r1, r2
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
      return;
 800260a:	e052      	b.n	80026b2 <HAL_UART_IRQHandler+0x34e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002614:	b29b      	uxth	r3, r3
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800261e:	b29b      	uxth	r3, r3
 8002620:	2b00      	cmp	r3, #0
 8002622:	d048      	beq.n	80026b6 <HAL_UART_IRQHandler+0x352>
          &&(nb_rx_data > 0U) )
 8002624:	8a7b      	ldrh	r3, [r7, #18]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d045      	beq.n	80026b6 <HAL_UART_IRQHandler+0x352>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68da      	ldr	r2, [r3, #12]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002638:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	695a      	ldr	r2, [r3, #20]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 0201 	bic.w	r2, r2, #1
 8002648:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2220      	movs	r2, #32
 800264e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68da      	ldr	r2, [r3, #12]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f022 0210 	bic.w	r2, r2, #16
 8002666:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800266c:	8a7a      	ldrh	r2, [r7, #18]
 800266e:	4611      	mov	r1, r2
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
      return;
 8002674:	e01f      	b.n	80026b6 <HAL_UART_IRQHandler+0x352>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002678:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800267c:	2b00      	cmp	r3, #0
 800267e:	d008      	beq.n	8002692 <HAL_UART_IRQHandler+0x32e>
 8002680:	6a3b      	ldr	r3, [r7, #32]
 8002682:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002686:	2b00      	cmp	r3, #0
 8002688:	d003      	beq.n	8002692 <HAL_UART_IRQHandler+0x32e>
  {
    UART_Transmit_IT(huart);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f000 f8a5 	bl	80027da <UART_Transmit_IT>
    return;
 8002690:	e012      	b.n	80026b8 <HAL_UART_IRQHandler+0x354>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002698:	2b00      	cmp	r3, #0
 800269a:	d00d      	beq.n	80026b8 <HAL_UART_IRQHandler+0x354>
 800269c:	6a3b      	ldr	r3, [r7, #32]
 800269e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d008      	beq.n	80026b8 <HAL_UART_IRQHandler+0x354>
  {
    UART_EndTransmit_IT(huart);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f8e6 	bl	8002878 <UART_EndTransmit_IT>
    return;
 80026ac:	e004      	b.n	80026b8 <HAL_UART_IRQHandler+0x354>
    return;
 80026ae:	bf00      	nop
 80026b0:	e002      	b.n	80026b8 <HAL_UART_IRQHandler+0x354>
      return;
 80026b2:	bf00      	nop
 80026b4:	e000      	b.n	80026b8 <HAL_UART_IRQHandler+0x354>
      return;
 80026b6:	bf00      	nop
  }
}
 80026b8:	3728      	adds	r7, #40	; 0x28
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	080027b1 	.word	0x080027b1

080026c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	603b      	str	r3, [r7, #0]
 80026d0:	4613      	mov	r3, r2
 80026d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026d4:	e02c      	b.n	8002730 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026dc:	d028      	beq.n	8002730 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d007      	beq.n	80026f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80026e4:	f7fe fd32 	bl	800114c <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d21d      	bcs.n	8002730 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68da      	ldr	r2, [r3, #12]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002702:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	695a      	ldr	r2, [r3, #20]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0201 	bic.w	r2, r2, #1
 8002712:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2220      	movs	r2, #32
 8002720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e00f      	b.n	8002750 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	4013      	ands	r3, r2
 800273a:	68ba      	ldr	r2, [r7, #8]
 800273c:	429a      	cmp	r2, r3
 800273e:	bf0c      	ite	eq
 8002740:	2301      	moveq	r3, #1
 8002742:	2300      	movne	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	461a      	mov	r2, r3
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	429a      	cmp	r2, r3
 800274c:	d0c3      	beq.n	80026d6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800276e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	695a      	ldr	r2, [r3, #20]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 0201 	bic.w	r2, r2, #1
 800277e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002784:	2b01      	cmp	r3, #1
 8002786:	d107      	bne.n	8002798 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f022 0210 	bic.w	r2, r2, #16
 8002796:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2220      	movs	r2, #32
 800279c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr

080027b0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2200      	movs	r2, #0
 80027c8:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80027d2:	bf00      	nop
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80027da:	b480      	push	{r7}
 80027dc:	b085      	sub	sp, #20
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b21      	cmp	r3, #33	; 0x21
 80027ec:	d13e      	bne.n	800286c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027f6:	d114      	bne.n	8002822 <UART_Transmit_IT+0x48>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	691b      	ldr	r3, [r3, #16]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d110      	bne.n	8002822 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a1b      	ldr	r3, [r3, #32]
 8002804:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	461a      	mov	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002814:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	1c9a      	adds	r2, r3, #2
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	621a      	str	r2, [r3, #32]
 8002820:	e008      	b.n	8002834 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	1c59      	adds	r1, r3, #1
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	6211      	str	r1, [r2, #32]
 800282c:	781a      	ldrb	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002838:	b29b      	uxth	r3, r3
 800283a:	3b01      	subs	r3, #1
 800283c:	b29b      	uxth	r3, r3
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	4619      	mov	r1, r3
 8002842:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002844:	2b00      	cmp	r3, #0
 8002846:	d10f      	bne.n	8002868 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68da      	ldr	r2, [r3, #12]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002856:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68da      	ldr	r2, [r3, #12]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002866:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002868:	2300      	movs	r3, #0
 800286a:	e000      	b.n	800286e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800286c:	2302      	movs	r3, #2
  }
}
 800286e:	4618      	mov	r0, r3
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr

08002878 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	68da      	ldr	r2, [r3, #12]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800288e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2220      	movs	r2, #32
 8002894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b086      	sub	sp, #24
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b22      	cmp	r3, #34	; 0x22
 80028bc:	f040 809b 	bne.w	80029f6 <UART_Receive_IT+0x14c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028c8:	d117      	bne.n	80028fa <UART_Receive_IT+0x50>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	691b      	ldr	r3, [r3, #16]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d113      	bne.n	80028fa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028da:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f2:	1c9a      	adds	r2, r3, #2
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	629a      	str	r2, [r3, #40]	; 0x28
 80028f8:	e026      	b.n	8002948 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fe:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8002900:	2300      	movs	r3, #0
 8002902:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800290c:	d007      	beq.n	800291e <UART_Receive_IT+0x74>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d10a      	bne.n	800292c <UART_Receive_IT+0x82>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d106      	bne.n	800292c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	b2da      	uxtb	r2, r3
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	701a      	strb	r2, [r3, #0]
 800292a:	e008      	b.n	800293e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	b2db      	uxtb	r3, r3
 8002934:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002938:	b2da      	uxtb	r2, r3
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002942:	1c5a      	adds	r2, r3, #1
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800294c:	b29b      	uxth	r3, r3
 800294e:	3b01      	subs	r3, #1
 8002950:	b29b      	uxth	r3, r3
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	4619      	mov	r1, r3
 8002956:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002958:	2b00      	cmp	r3, #0
 800295a:	d14a      	bne.n	80029f2 <UART_Receive_IT+0x148>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	68da      	ldr	r2, [r3, #12]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 0220 	bic.w	r2, r2, #32
 800296a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68da      	ldr	r2, [r3, #12]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800297a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	695a      	ldr	r2, [r3, #20]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f022 0201 	bic.w	r2, r2, #1
 800298a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2220      	movs	r2, #32
 8002990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002998:	2b01      	cmp	r3, #1
 800299a:	d124      	bne.n	80029e6 <UART_Receive_IT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68da      	ldr	r2, [r3, #12]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 0210 	bic.w	r2, r2, #16
 80029b0:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0310 	and.w	r3, r3, #16
 80029bc:	2b10      	cmp	r3, #16
 80029be:	d10a      	bne.n	80029d6 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80029c0:	2300      	movs	r3, #0
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80029de:	4611      	mov	r1, r2
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	4798      	blx	r3
 80029e4:	e003      	b.n	80029ee <UART_Receive_IT+0x144>
      else
      {
       /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	4798      	blx	r3
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80029ee:	2300      	movs	r3, #0
 80029f0:	e002      	b.n	80029f8 <UART_Receive_IT+0x14e>
    }
    return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <UART_Receive_IT+0x14e>
  }
  else
  {
    return HAL_BUSY;
 80029f6:	2302      	movs	r3, #2
  }
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3718      	adds	r7, #24
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <delay_ms>:
  函数功能: 延时1ms
          设置系统时钟为72MHz, SysTick定时器时钟频率为“72MHz / 8 = 9MHz”
          SysTick是一个“24”位的递减计数器， SysTick->LOAD为自动重装载计数器
*******************************************************************************/
void delay_ms(uint32_t nms)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
        uint32_t status;
        SysTick->LOAD = 9000 * nms;
 8002a08:	4a12      	ldr	r2, [pc, #72]	; (8002a54 <delay_ms+0x54>)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f242 3128 	movw	r1, #9000	; 0x2328
 8002a10:	fb01 f303 	mul.w	r3, r1, r3
 8002a14:	6053      	str	r3, [r2, #4]
        SysTick->VAL  = 0x00;
 8002a16:	4b0f      	ldr	r3, [pc, #60]	; (8002a54 <delay_ms+0x54>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	609a      	str	r2, [r3, #8]
        SysTick->CTRL = 0x01;
 8002a1c:	4b0d      	ldr	r3, [pc, #52]	; (8002a54 <delay_ms+0x54>)
 8002a1e:	2201      	movs	r2, #1
 8002a20:	601a      	str	r2, [r3, #0]
        do {
                status = SysTick->CTRL;
 8002a22:	4b0c      	ldr	r3, [pc, #48]	; (8002a54 <delay_ms+0x54>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	60fb      	str	r3, [r7, #12]
        } while ((status & 0x01) && (!(status & (1<<16))));
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d004      	beq.n	8002a3c <delay_ms+0x3c>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0f2      	beq.n	8002a22 <delay_ms+0x22>
        SysTick->CTRL = 0x00;
 8002a3c:	4b05      	ldr	r3, [pc, #20]	; (8002a54 <delay_ms+0x54>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]
        SysTick->VAL  = 0X00;
 8002a42:	4b04      	ldr	r3, [pc, #16]	; (8002a54 <delay_ms+0x54>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	609a      	str	r2, [r3, #8]
}
 8002a48:	bf00      	nop
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	e000e010 	.word	0xe000e010

08002a58 <__errno>:
 8002a58:	4b01      	ldr	r3, [pc, #4]	; (8002a60 <__errno+0x8>)
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	20000010 	.word	0x20000010

08002a64 <__libc_init_array>:
 8002a64:	b570      	push	{r4, r5, r6, lr}
 8002a66:	2600      	movs	r6, #0
 8002a68:	4d0c      	ldr	r5, [pc, #48]	; (8002a9c <__libc_init_array+0x38>)
 8002a6a:	4c0d      	ldr	r4, [pc, #52]	; (8002aa0 <__libc_init_array+0x3c>)
 8002a6c:	1b64      	subs	r4, r4, r5
 8002a6e:	10a4      	asrs	r4, r4, #2
 8002a70:	42a6      	cmp	r6, r4
 8002a72:	d109      	bne.n	8002a88 <__libc_init_array+0x24>
 8002a74:	f002 fcf6 	bl	8005464 <_init>
 8002a78:	2600      	movs	r6, #0
 8002a7a:	4d0a      	ldr	r5, [pc, #40]	; (8002aa4 <__libc_init_array+0x40>)
 8002a7c:	4c0a      	ldr	r4, [pc, #40]	; (8002aa8 <__libc_init_array+0x44>)
 8002a7e:	1b64      	subs	r4, r4, r5
 8002a80:	10a4      	asrs	r4, r4, #2
 8002a82:	42a6      	cmp	r6, r4
 8002a84:	d105      	bne.n	8002a92 <__libc_init_array+0x2e>
 8002a86:	bd70      	pop	{r4, r5, r6, pc}
 8002a88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a8c:	4798      	blx	r3
 8002a8e:	3601      	adds	r6, #1
 8002a90:	e7ee      	b.n	8002a70 <__libc_init_array+0xc>
 8002a92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a96:	4798      	blx	r3
 8002a98:	3601      	adds	r6, #1
 8002a9a:	e7f2      	b.n	8002a82 <__libc_init_array+0x1e>
 8002a9c:	08005884 	.word	0x08005884
 8002aa0:	08005884 	.word	0x08005884
 8002aa4:	08005884 	.word	0x08005884
 8002aa8:	08005888 	.word	0x08005888

08002aac <memset>:
 8002aac:	4603      	mov	r3, r0
 8002aae:	4402      	add	r2, r0
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d100      	bne.n	8002ab6 <memset+0xa>
 8002ab4:	4770      	bx	lr
 8002ab6:	f803 1b01 	strb.w	r1, [r3], #1
 8002aba:	e7f9      	b.n	8002ab0 <memset+0x4>

08002abc <__cvt>:
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ac2:	461f      	mov	r7, r3
 8002ac4:	bfbb      	ittet	lt
 8002ac6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002aca:	461f      	movlt	r7, r3
 8002acc:	2300      	movge	r3, #0
 8002ace:	232d      	movlt	r3, #45	; 0x2d
 8002ad0:	b088      	sub	sp, #32
 8002ad2:	4614      	mov	r4, r2
 8002ad4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002ad6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002ad8:	7013      	strb	r3, [r2, #0]
 8002ada:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002adc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002ae0:	f023 0820 	bic.w	r8, r3, #32
 8002ae4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002ae8:	d005      	beq.n	8002af6 <__cvt+0x3a>
 8002aea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002aee:	d100      	bne.n	8002af2 <__cvt+0x36>
 8002af0:	3501      	adds	r5, #1
 8002af2:	2302      	movs	r3, #2
 8002af4:	e000      	b.n	8002af8 <__cvt+0x3c>
 8002af6:	2303      	movs	r3, #3
 8002af8:	aa07      	add	r2, sp, #28
 8002afa:	9204      	str	r2, [sp, #16]
 8002afc:	aa06      	add	r2, sp, #24
 8002afe:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002b02:	e9cd 3500 	strd	r3, r5, [sp]
 8002b06:	4622      	mov	r2, r4
 8002b08:	463b      	mov	r3, r7
 8002b0a:	f000 fd85 	bl	8003618 <_dtoa_r>
 8002b0e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002b12:	4606      	mov	r6, r0
 8002b14:	d102      	bne.n	8002b1c <__cvt+0x60>
 8002b16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002b18:	07db      	lsls	r3, r3, #31
 8002b1a:	d522      	bpl.n	8002b62 <__cvt+0xa6>
 8002b1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002b20:	eb06 0905 	add.w	r9, r6, r5
 8002b24:	d110      	bne.n	8002b48 <__cvt+0x8c>
 8002b26:	7833      	ldrb	r3, [r6, #0]
 8002b28:	2b30      	cmp	r3, #48	; 0x30
 8002b2a:	d10a      	bne.n	8002b42 <__cvt+0x86>
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	2300      	movs	r3, #0
 8002b30:	4620      	mov	r0, r4
 8002b32:	4639      	mov	r1, r7
 8002b34:	f7fd ffa4 	bl	8000a80 <__aeabi_dcmpeq>
 8002b38:	b918      	cbnz	r0, 8002b42 <__cvt+0x86>
 8002b3a:	f1c5 0501 	rsb	r5, r5, #1
 8002b3e:	f8ca 5000 	str.w	r5, [sl]
 8002b42:	f8da 3000 	ldr.w	r3, [sl]
 8002b46:	4499      	add	r9, r3
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	4620      	mov	r0, r4
 8002b4e:	4639      	mov	r1, r7
 8002b50:	f7fd ff96 	bl	8000a80 <__aeabi_dcmpeq>
 8002b54:	b108      	cbz	r0, 8002b5a <__cvt+0x9e>
 8002b56:	f8cd 901c 	str.w	r9, [sp, #28]
 8002b5a:	2230      	movs	r2, #48	; 0x30
 8002b5c:	9b07      	ldr	r3, [sp, #28]
 8002b5e:	454b      	cmp	r3, r9
 8002b60:	d307      	bcc.n	8002b72 <__cvt+0xb6>
 8002b62:	4630      	mov	r0, r6
 8002b64:	9b07      	ldr	r3, [sp, #28]
 8002b66:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002b68:	1b9b      	subs	r3, r3, r6
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	b008      	add	sp, #32
 8002b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b72:	1c59      	adds	r1, r3, #1
 8002b74:	9107      	str	r1, [sp, #28]
 8002b76:	701a      	strb	r2, [r3, #0]
 8002b78:	e7f0      	b.n	8002b5c <__cvt+0xa0>

08002b7a <__exponent>:
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b7e:	2900      	cmp	r1, #0
 8002b80:	f803 2b02 	strb.w	r2, [r3], #2
 8002b84:	bfb6      	itet	lt
 8002b86:	222d      	movlt	r2, #45	; 0x2d
 8002b88:	222b      	movge	r2, #43	; 0x2b
 8002b8a:	4249      	neglt	r1, r1
 8002b8c:	2909      	cmp	r1, #9
 8002b8e:	7042      	strb	r2, [r0, #1]
 8002b90:	dd2b      	ble.n	8002bea <__exponent+0x70>
 8002b92:	f10d 0407 	add.w	r4, sp, #7
 8002b96:	46a4      	mov	ip, r4
 8002b98:	270a      	movs	r7, #10
 8002b9a:	fb91 f6f7 	sdiv	r6, r1, r7
 8002b9e:	460a      	mov	r2, r1
 8002ba0:	46a6      	mov	lr, r4
 8002ba2:	fb07 1516 	mls	r5, r7, r6, r1
 8002ba6:	2a63      	cmp	r2, #99	; 0x63
 8002ba8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8002bac:	4631      	mov	r1, r6
 8002bae:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8002bb2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002bb6:	dcf0      	bgt.n	8002b9a <__exponent+0x20>
 8002bb8:	3130      	adds	r1, #48	; 0x30
 8002bba:	f1ae 0502 	sub.w	r5, lr, #2
 8002bbe:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002bc2:	4629      	mov	r1, r5
 8002bc4:	1c44      	adds	r4, r0, #1
 8002bc6:	4561      	cmp	r1, ip
 8002bc8:	d30a      	bcc.n	8002be0 <__exponent+0x66>
 8002bca:	f10d 0209 	add.w	r2, sp, #9
 8002bce:	eba2 020e 	sub.w	r2, r2, lr
 8002bd2:	4565      	cmp	r5, ip
 8002bd4:	bf88      	it	hi
 8002bd6:	2200      	movhi	r2, #0
 8002bd8:	4413      	add	r3, r2
 8002bda:	1a18      	subs	r0, r3, r0
 8002bdc:	b003      	add	sp, #12
 8002bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002be0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002be4:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002be8:	e7ed      	b.n	8002bc6 <__exponent+0x4c>
 8002bea:	2330      	movs	r3, #48	; 0x30
 8002bec:	3130      	adds	r1, #48	; 0x30
 8002bee:	7083      	strb	r3, [r0, #2]
 8002bf0:	70c1      	strb	r1, [r0, #3]
 8002bf2:	1d03      	adds	r3, r0, #4
 8002bf4:	e7f1      	b.n	8002bda <__exponent+0x60>
	...

08002bf8 <_printf_float>:
 8002bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bfc:	b091      	sub	sp, #68	; 0x44
 8002bfe:	460c      	mov	r4, r1
 8002c00:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002c04:	4616      	mov	r6, r2
 8002c06:	461f      	mov	r7, r3
 8002c08:	4605      	mov	r5, r0
 8002c0a:	f001 fcab 	bl	8004564 <_localeconv_r>
 8002c0e:	6803      	ldr	r3, [r0, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	9309      	str	r3, [sp, #36]	; 0x24
 8002c14:	f7fd fb08 	bl	8000228 <strlen>
 8002c18:	2300      	movs	r3, #0
 8002c1a:	930e      	str	r3, [sp, #56]	; 0x38
 8002c1c:	f8d8 3000 	ldr.w	r3, [r8]
 8002c20:	900a      	str	r0, [sp, #40]	; 0x28
 8002c22:	3307      	adds	r3, #7
 8002c24:	f023 0307 	bic.w	r3, r3, #7
 8002c28:	f103 0208 	add.w	r2, r3, #8
 8002c2c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002c30:	f8d4 b000 	ldr.w	fp, [r4]
 8002c34:	f8c8 2000 	str.w	r2, [r8]
 8002c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002c40:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8002c44:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8002c48:	930b      	str	r3, [sp, #44]	; 0x2c
 8002c4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c4e:	4640      	mov	r0, r8
 8002c50:	4b9c      	ldr	r3, [pc, #624]	; (8002ec4 <_printf_float+0x2cc>)
 8002c52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002c54:	f7fd ff46 	bl	8000ae4 <__aeabi_dcmpun>
 8002c58:	bb70      	cbnz	r0, 8002cb8 <_printf_float+0xc0>
 8002c5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c5e:	4640      	mov	r0, r8
 8002c60:	4b98      	ldr	r3, [pc, #608]	; (8002ec4 <_printf_float+0x2cc>)
 8002c62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002c64:	f7fd ff20 	bl	8000aa8 <__aeabi_dcmple>
 8002c68:	bb30      	cbnz	r0, 8002cb8 <_printf_float+0xc0>
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	4640      	mov	r0, r8
 8002c70:	4651      	mov	r1, sl
 8002c72:	f7fd ff0f 	bl	8000a94 <__aeabi_dcmplt>
 8002c76:	b110      	cbz	r0, 8002c7e <_printf_float+0x86>
 8002c78:	232d      	movs	r3, #45	; 0x2d
 8002c7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c7e:	4b92      	ldr	r3, [pc, #584]	; (8002ec8 <_printf_float+0x2d0>)
 8002c80:	4892      	ldr	r0, [pc, #584]	; (8002ecc <_printf_float+0x2d4>)
 8002c82:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8002c86:	bf94      	ite	ls
 8002c88:	4698      	movls	r8, r3
 8002c8a:	4680      	movhi	r8, r0
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	f04f 0a00 	mov.w	sl, #0
 8002c92:	6123      	str	r3, [r4, #16]
 8002c94:	f02b 0304 	bic.w	r3, fp, #4
 8002c98:	6023      	str	r3, [r4, #0]
 8002c9a:	4633      	mov	r3, r6
 8002c9c:	4621      	mov	r1, r4
 8002c9e:	4628      	mov	r0, r5
 8002ca0:	9700      	str	r7, [sp, #0]
 8002ca2:	aa0f      	add	r2, sp, #60	; 0x3c
 8002ca4:	f000 f9d4 	bl	8003050 <_printf_common>
 8002ca8:	3001      	adds	r0, #1
 8002caa:	f040 8090 	bne.w	8002dce <_printf_float+0x1d6>
 8002cae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cb2:	b011      	add	sp, #68	; 0x44
 8002cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cb8:	4642      	mov	r2, r8
 8002cba:	4653      	mov	r3, sl
 8002cbc:	4640      	mov	r0, r8
 8002cbe:	4651      	mov	r1, sl
 8002cc0:	f7fd ff10 	bl	8000ae4 <__aeabi_dcmpun>
 8002cc4:	b148      	cbz	r0, 8002cda <_printf_float+0xe2>
 8002cc6:	f1ba 0f00 	cmp.w	sl, #0
 8002cca:	bfb8      	it	lt
 8002ccc:	232d      	movlt	r3, #45	; 0x2d
 8002cce:	4880      	ldr	r0, [pc, #512]	; (8002ed0 <_printf_float+0x2d8>)
 8002cd0:	bfb8      	it	lt
 8002cd2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002cd6:	4b7f      	ldr	r3, [pc, #508]	; (8002ed4 <_printf_float+0x2dc>)
 8002cd8:	e7d3      	b.n	8002c82 <_printf_float+0x8a>
 8002cda:	6863      	ldr	r3, [r4, #4]
 8002cdc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002ce0:	1c5a      	adds	r2, r3, #1
 8002ce2:	d142      	bne.n	8002d6a <_printf_float+0x172>
 8002ce4:	2306      	movs	r3, #6
 8002ce6:	6063      	str	r3, [r4, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	9206      	str	r2, [sp, #24]
 8002cec:	aa0e      	add	r2, sp, #56	; 0x38
 8002cee:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002cf2:	aa0d      	add	r2, sp, #52	; 0x34
 8002cf4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002cf8:	9203      	str	r2, [sp, #12]
 8002cfa:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002cfe:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002d02:	6023      	str	r3, [r4, #0]
 8002d04:	6863      	ldr	r3, [r4, #4]
 8002d06:	4642      	mov	r2, r8
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	4628      	mov	r0, r5
 8002d0c:	4653      	mov	r3, sl
 8002d0e:	910b      	str	r1, [sp, #44]	; 0x2c
 8002d10:	f7ff fed4 	bl	8002abc <__cvt>
 8002d14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002d16:	4680      	mov	r8, r0
 8002d18:	2947      	cmp	r1, #71	; 0x47
 8002d1a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002d1c:	d108      	bne.n	8002d30 <_printf_float+0x138>
 8002d1e:	1cc8      	adds	r0, r1, #3
 8002d20:	db02      	blt.n	8002d28 <_printf_float+0x130>
 8002d22:	6863      	ldr	r3, [r4, #4]
 8002d24:	4299      	cmp	r1, r3
 8002d26:	dd40      	ble.n	8002daa <_printf_float+0x1b2>
 8002d28:	f1a9 0902 	sub.w	r9, r9, #2
 8002d2c:	fa5f f989 	uxtb.w	r9, r9
 8002d30:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002d34:	d81f      	bhi.n	8002d76 <_printf_float+0x17e>
 8002d36:	464a      	mov	r2, r9
 8002d38:	3901      	subs	r1, #1
 8002d3a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002d3e:	910d      	str	r1, [sp, #52]	; 0x34
 8002d40:	f7ff ff1b 	bl	8002b7a <__exponent>
 8002d44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002d46:	4682      	mov	sl, r0
 8002d48:	1813      	adds	r3, r2, r0
 8002d4a:	2a01      	cmp	r2, #1
 8002d4c:	6123      	str	r3, [r4, #16]
 8002d4e:	dc02      	bgt.n	8002d56 <_printf_float+0x15e>
 8002d50:	6822      	ldr	r2, [r4, #0]
 8002d52:	07d2      	lsls	r2, r2, #31
 8002d54:	d501      	bpl.n	8002d5a <_printf_float+0x162>
 8002d56:	3301      	adds	r3, #1
 8002d58:	6123      	str	r3, [r4, #16]
 8002d5a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d09b      	beq.n	8002c9a <_printf_float+0xa2>
 8002d62:	232d      	movs	r3, #45	; 0x2d
 8002d64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d68:	e797      	b.n	8002c9a <_printf_float+0xa2>
 8002d6a:	2947      	cmp	r1, #71	; 0x47
 8002d6c:	d1bc      	bne.n	8002ce8 <_printf_float+0xf0>
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1ba      	bne.n	8002ce8 <_printf_float+0xf0>
 8002d72:	2301      	movs	r3, #1
 8002d74:	e7b7      	b.n	8002ce6 <_printf_float+0xee>
 8002d76:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002d7a:	d118      	bne.n	8002dae <_printf_float+0x1b6>
 8002d7c:	2900      	cmp	r1, #0
 8002d7e:	6863      	ldr	r3, [r4, #4]
 8002d80:	dd0b      	ble.n	8002d9a <_printf_float+0x1a2>
 8002d82:	6121      	str	r1, [r4, #16]
 8002d84:	b913      	cbnz	r3, 8002d8c <_printf_float+0x194>
 8002d86:	6822      	ldr	r2, [r4, #0]
 8002d88:	07d0      	lsls	r0, r2, #31
 8002d8a:	d502      	bpl.n	8002d92 <_printf_float+0x19a>
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	440b      	add	r3, r1
 8002d90:	6123      	str	r3, [r4, #16]
 8002d92:	f04f 0a00 	mov.w	sl, #0
 8002d96:	65a1      	str	r1, [r4, #88]	; 0x58
 8002d98:	e7df      	b.n	8002d5a <_printf_float+0x162>
 8002d9a:	b913      	cbnz	r3, 8002da2 <_printf_float+0x1aa>
 8002d9c:	6822      	ldr	r2, [r4, #0]
 8002d9e:	07d2      	lsls	r2, r2, #31
 8002da0:	d501      	bpl.n	8002da6 <_printf_float+0x1ae>
 8002da2:	3302      	adds	r3, #2
 8002da4:	e7f4      	b.n	8002d90 <_printf_float+0x198>
 8002da6:	2301      	movs	r3, #1
 8002da8:	e7f2      	b.n	8002d90 <_printf_float+0x198>
 8002daa:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002dae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002db0:	4299      	cmp	r1, r3
 8002db2:	db05      	blt.n	8002dc0 <_printf_float+0x1c8>
 8002db4:	6823      	ldr	r3, [r4, #0]
 8002db6:	6121      	str	r1, [r4, #16]
 8002db8:	07d8      	lsls	r0, r3, #31
 8002dba:	d5ea      	bpl.n	8002d92 <_printf_float+0x19a>
 8002dbc:	1c4b      	adds	r3, r1, #1
 8002dbe:	e7e7      	b.n	8002d90 <_printf_float+0x198>
 8002dc0:	2900      	cmp	r1, #0
 8002dc2:	bfcc      	ite	gt
 8002dc4:	2201      	movgt	r2, #1
 8002dc6:	f1c1 0202 	rsble	r2, r1, #2
 8002dca:	4413      	add	r3, r2
 8002dcc:	e7e0      	b.n	8002d90 <_printf_float+0x198>
 8002dce:	6823      	ldr	r3, [r4, #0]
 8002dd0:	055a      	lsls	r2, r3, #21
 8002dd2:	d407      	bmi.n	8002de4 <_printf_float+0x1ec>
 8002dd4:	6923      	ldr	r3, [r4, #16]
 8002dd6:	4642      	mov	r2, r8
 8002dd8:	4631      	mov	r1, r6
 8002dda:	4628      	mov	r0, r5
 8002ddc:	47b8      	blx	r7
 8002dde:	3001      	adds	r0, #1
 8002de0:	d12b      	bne.n	8002e3a <_printf_float+0x242>
 8002de2:	e764      	b.n	8002cae <_printf_float+0xb6>
 8002de4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002de8:	f240 80dd 	bls.w	8002fa6 <_printf_float+0x3ae>
 8002dec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002df0:	2200      	movs	r2, #0
 8002df2:	2300      	movs	r3, #0
 8002df4:	f7fd fe44 	bl	8000a80 <__aeabi_dcmpeq>
 8002df8:	2800      	cmp	r0, #0
 8002dfa:	d033      	beq.n	8002e64 <_printf_float+0x26c>
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	4631      	mov	r1, r6
 8002e00:	4628      	mov	r0, r5
 8002e02:	4a35      	ldr	r2, [pc, #212]	; (8002ed8 <_printf_float+0x2e0>)
 8002e04:	47b8      	blx	r7
 8002e06:	3001      	adds	r0, #1
 8002e08:	f43f af51 	beq.w	8002cae <_printf_float+0xb6>
 8002e0c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002e10:	429a      	cmp	r2, r3
 8002e12:	db02      	blt.n	8002e1a <_printf_float+0x222>
 8002e14:	6823      	ldr	r3, [r4, #0]
 8002e16:	07d8      	lsls	r0, r3, #31
 8002e18:	d50f      	bpl.n	8002e3a <_printf_float+0x242>
 8002e1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002e1e:	4631      	mov	r1, r6
 8002e20:	4628      	mov	r0, r5
 8002e22:	47b8      	blx	r7
 8002e24:	3001      	adds	r0, #1
 8002e26:	f43f af42 	beq.w	8002cae <_printf_float+0xb6>
 8002e2a:	f04f 0800 	mov.w	r8, #0
 8002e2e:	f104 091a 	add.w	r9, r4, #26
 8002e32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002e34:	3b01      	subs	r3, #1
 8002e36:	4543      	cmp	r3, r8
 8002e38:	dc09      	bgt.n	8002e4e <_printf_float+0x256>
 8002e3a:	6823      	ldr	r3, [r4, #0]
 8002e3c:	079b      	lsls	r3, r3, #30
 8002e3e:	f100 8102 	bmi.w	8003046 <_printf_float+0x44e>
 8002e42:	68e0      	ldr	r0, [r4, #12]
 8002e44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002e46:	4298      	cmp	r0, r3
 8002e48:	bfb8      	it	lt
 8002e4a:	4618      	movlt	r0, r3
 8002e4c:	e731      	b.n	8002cb2 <_printf_float+0xba>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	464a      	mov	r2, r9
 8002e52:	4631      	mov	r1, r6
 8002e54:	4628      	mov	r0, r5
 8002e56:	47b8      	blx	r7
 8002e58:	3001      	adds	r0, #1
 8002e5a:	f43f af28 	beq.w	8002cae <_printf_float+0xb6>
 8002e5e:	f108 0801 	add.w	r8, r8, #1
 8002e62:	e7e6      	b.n	8002e32 <_printf_float+0x23a>
 8002e64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	dc38      	bgt.n	8002edc <_printf_float+0x2e4>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	4631      	mov	r1, r6
 8002e6e:	4628      	mov	r0, r5
 8002e70:	4a19      	ldr	r2, [pc, #100]	; (8002ed8 <_printf_float+0x2e0>)
 8002e72:	47b8      	blx	r7
 8002e74:	3001      	adds	r0, #1
 8002e76:	f43f af1a 	beq.w	8002cae <_printf_float+0xb6>
 8002e7a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	d102      	bne.n	8002e88 <_printf_float+0x290>
 8002e82:	6823      	ldr	r3, [r4, #0]
 8002e84:	07d9      	lsls	r1, r3, #31
 8002e86:	d5d8      	bpl.n	8002e3a <_printf_float+0x242>
 8002e88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002e8c:	4631      	mov	r1, r6
 8002e8e:	4628      	mov	r0, r5
 8002e90:	47b8      	blx	r7
 8002e92:	3001      	adds	r0, #1
 8002e94:	f43f af0b 	beq.w	8002cae <_printf_float+0xb6>
 8002e98:	f04f 0900 	mov.w	r9, #0
 8002e9c:	f104 0a1a 	add.w	sl, r4, #26
 8002ea0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002ea2:	425b      	negs	r3, r3
 8002ea4:	454b      	cmp	r3, r9
 8002ea6:	dc01      	bgt.n	8002eac <_printf_float+0x2b4>
 8002ea8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002eaa:	e794      	b.n	8002dd6 <_printf_float+0x1de>
 8002eac:	2301      	movs	r3, #1
 8002eae:	4652      	mov	r2, sl
 8002eb0:	4631      	mov	r1, r6
 8002eb2:	4628      	mov	r0, r5
 8002eb4:	47b8      	blx	r7
 8002eb6:	3001      	adds	r0, #1
 8002eb8:	f43f aef9 	beq.w	8002cae <_printf_float+0xb6>
 8002ebc:	f109 0901 	add.w	r9, r9, #1
 8002ec0:	e7ee      	b.n	8002ea0 <_printf_float+0x2a8>
 8002ec2:	bf00      	nop
 8002ec4:	7fefffff 	.word	0x7fefffff
 8002ec8:	080054a4 	.word	0x080054a4
 8002ecc:	080054a8 	.word	0x080054a8
 8002ed0:	080054b0 	.word	0x080054b0
 8002ed4:	080054ac 	.word	0x080054ac
 8002ed8:	080054b4 	.word	0x080054b4
 8002edc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002ede:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	bfa8      	it	ge
 8002ee4:	461a      	movge	r2, r3
 8002ee6:	2a00      	cmp	r2, #0
 8002ee8:	4691      	mov	r9, r2
 8002eea:	dc37      	bgt.n	8002f5c <_printf_float+0x364>
 8002eec:	f04f 0b00 	mov.w	fp, #0
 8002ef0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002ef4:	f104 021a 	add.w	r2, r4, #26
 8002ef8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002efc:	ebaa 0309 	sub.w	r3, sl, r9
 8002f00:	455b      	cmp	r3, fp
 8002f02:	dc33      	bgt.n	8002f6c <_printf_float+0x374>
 8002f04:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	db3b      	blt.n	8002f84 <_printf_float+0x38c>
 8002f0c:	6823      	ldr	r3, [r4, #0]
 8002f0e:	07da      	lsls	r2, r3, #31
 8002f10:	d438      	bmi.n	8002f84 <_printf_float+0x38c>
 8002f12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f14:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002f16:	eba2 030a 	sub.w	r3, r2, sl
 8002f1a:	eba2 0901 	sub.w	r9, r2, r1
 8002f1e:	4599      	cmp	r9, r3
 8002f20:	bfa8      	it	ge
 8002f22:	4699      	movge	r9, r3
 8002f24:	f1b9 0f00 	cmp.w	r9, #0
 8002f28:	dc34      	bgt.n	8002f94 <_printf_float+0x39c>
 8002f2a:	f04f 0800 	mov.w	r8, #0
 8002f2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002f32:	f104 0a1a 	add.w	sl, r4, #26
 8002f36:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002f3a:	1a9b      	subs	r3, r3, r2
 8002f3c:	eba3 0309 	sub.w	r3, r3, r9
 8002f40:	4543      	cmp	r3, r8
 8002f42:	f77f af7a 	ble.w	8002e3a <_printf_float+0x242>
 8002f46:	2301      	movs	r3, #1
 8002f48:	4652      	mov	r2, sl
 8002f4a:	4631      	mov	r1, r6
 8002f4c:	4628      	mov	r0, r5
 8002f4e:	47b8      	blx	r7
 8002f50:	3001      	adds	r0, #1
 8002f52:	f43f aeac 	beq.w	8002cae <_printf_float+0xb6>
 8002f56:	f108 0801 	add.w	r8, r8, #1
 8002f5a:	e7ec      	b.n	8002f36 <_printf_float+0x33e>
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	4631      	mov	r1, r6
 8002f60:	4642      	mov	r2, r8
 8002f62:	4628      	mov	r0, r5
 8002f64:	47b8      	blx	r7
 8002f66:	3001      	adds	r0, #1
 8002f68:	d1c0      	bne.n	8002eec <_printf_float+0x2f4>
 8002f6a:	e6a0      	b.n	8002cae <_printf_float+0xb6>
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	4631      	mov	r1, r6
 8002f70:	4628      	mov	r0, r5
 8002f72:	920b      	str	r2, [sp, #44]	; 0x2c
 8002f74:	47b8      	blx	r7
 8002f76:	3001      	adds	r0, #1
 8002f78:	f43f ae99 	beq.w	8002cae <_printf_float+0xb6>
 8002f7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002f7e:	f10b 0b01 	add.w	fp, fp, #1
 8002f82:	e7b9      	b.n	8002ef8 <_printf_float+0x300>
 8002f84:	4631      	mov	r1, r6
 8002f86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002f8a:	4628      	mov	r0, r5
 8002f8c:	47b8      	blx	r7
 8002f8e:	3001      	adds	r0, #1
 8002f90:	d1bf      	bne.n	8002f12 <_printf_float+0x31a>
 8002f92:	e68c      	b.n	8002cae <_printf_float+0xb6>
 8002f94:	464b      	mov	r3, r9
 8002f96:	4631      	mov	r1, r6
 8002f98:	4628      	mov	r0, r5
 8002f9a:	eb08 020a 	add.w	r2, r8, sl
 8002f9e:	47b8      	blx	r7
 8002fa0:	3001      	adds	r0, #1
 8002fa2:	d1c2      	bne.n	8002f2a <_printf_float+0x332>
 8002fa4:	e683      	b.n	8002cae <_printf_float+0xb6>
 8002fa6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002fa8:	2a01      	cmp	r2, #1
 8002faa:	dc01      	bgt.n	8002fb0 <_printf_float+0x3b8>
 8002fac:	07db      	lsls	r3, r3, #31
 8002fae:	d537      	bpl.n	8003020 <_printf_float+0x428>
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	4642      	mov	r2, r8
 8002fb4:	4631      	mov	r1, r6
 8002fb6:	4628      	mov	r0, r5
 8002fb8:	47b8      	blx	r7
 8002fba:	3001      	adds	r0, #1
 8002fbc:	f43f ae77 	beq.w	8002cae <_printf_float+0xb6>
 8002fc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002fc4:	4631      	mov	r1, r6
 8002fc6:	4628      	mov	r0, r5
 8002fc8:	47b8      	blx	r7
 8002fca:	3001      	adds	r0, #1
 8002fcc:	f43f ae6f 	beq.w	8002cae <_printf_float+0xb6>
 8002fd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	f7fd fd52 	bl	8000a80 <__aeabi_dcmpeq>
 8002fdc:	b9d8      	cbnz	r0, 8003016 <_printf_float+0x41e>
 8002fde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002fe0:	f108 0201 	add.w	r2, r8, #1
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	4631      	mov	r1, r6
 8002fe8:	4628      	mov	r0, r5
 8002fea:	47b8      	blx	r7
 8002fec:	3001      	adds	r0, #1
 8002fee:	d10e      	bne.n	800300e <_printf_float+0x416>
 8002ff0:	e65d      	b.n	8002cae <_printf_float+0xb6>
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	464a      	mov	r2, r9
 8002ff6:	4631      	mov	r1, r6
 8002ff8:	4628      	mov	r0, r5
 8002ffa:	47b8      	blx	r7
 8002ffc:	3001      	adds	r0, #1
 8002ffe:	f43f ae56 	beq.w	8002cae <_printf_float+0xb6>
 8003002:	f108 0801 	add.w	r8, r8, #1
 8003006:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003008:	3b01      	subs	r3, #1
 800300a:	4543      	cmp	r3, r8
 800300c:	dcf1      	bgt.n	8002ff2 <_printf_float+0x3fa>
 800300e:	4653      	mov	r3, sl
 8003010:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003014:	e6e0      	b.n	8002dd8 <_printf_float+0x1e0>
 8003016:	f04f 0800 	mov.w	r8, #0
 800301a:	f104 091a 	add.w	r9, r4, #26
 800301e:	e7f2      	b.n	8003006 <_printf_float+0x40e>
 8003020:	2301      	movs	r3, #1
 8003022:	4642      	mov	r2, r8
 8003024:	e7df      	b.n	8002fe6 <_printf_float+0x3ee>
 8003026:	2301      	movs	r3, #1
 8003028:	464a      	mov	r2, r9
 800302a:	4631      	mov	r1, r6
 800302c:	4628      	mov	r0, r5
 800302e:	47b8      	blx	r7
 8003030:	3001      	adds	r0, #1
 8003032:	f43f ae3c 	beq.w	8002cae <_printf_float+0xb6>
 8003036:	f108 0801 	add.w	r8, r8, #1
 800303a:	68e3      	ldr	r3, [r4, #12]
 800303c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800303e:	1a5b      	subs	r3, r3, r1
 8003040:	4543      	cmp	r3, r8
 8003042:	dcf0      	bgt.n	8003026 <_printf_float+0x42e>
 8003044:	e6fd      	b.n	8002e42 <_printf_float+0x24a>
 8003046:	f04f 0800 	mov.w	r8, #0
 800304a:	f104 0919 	add.w	r9, r4, #25
 800304e:	e7f4      	b.n	800303a <_printf_float+0x442>

08003050 <_printf_common>:
 8003050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003054:	4616      	mov	r6, r2
 8003056:	4699      	mov	r9, r3
 8003058:	688a      	ldr	r2, [r1, #8]
 800305a:	690b      	ldr	r3, [r1, #16]
 800305c:	4607      	mov	r7, r0
 800305e:	4293      	cmp	r3, r2
 8003060:	bfb8      	it	lt
 8003062:	4613      	movlt	r3, r2
 8003064:	6033      	str	r3, [r6, #0]
 8003066:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800306a:	460c      	mov	r4, r1
 800306c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003070:	b10a      	cbz	r2, 8003076 <_printf_common+0x26>
 8003072:	3301      	adds	r3, #1
 8003074:	6033      	str	r3, [r6, #0]
 8003076:	6823      	ldr	r3, [r4, #0]
 8003078:	0699      	lsls	r1, r3, #26
 800307a:	bf42      	ittt	mi
 800307c:	6833      	ldrmi	r3, [r6, #0]
 800307e:	3302      	addmi	r3, #2
 8003080:	6033      	strmi	r3, [r6, #0]
 8003082:	6825      	ldr	r5, [r4, #0]
 8003084:	f015 0506 	ands.w	r5, r5, #6
 8003088:	d106      	bne.n	8003098 <_printf_common+0x48>
 800308a:	f104 0a19 	add.w	sl, r4, #25
 800308e:	68e3      	ldr	r3, [r4, #12]
 8003090:	6832      	ldr	r2, [r6, #0]
 8003092:	1a9b      	subs	r3, r3, r2
 8003094:	42ab      	cmp	r3, r5
 8003096:	dc28      	bgt.n	80030ea <_printf_common+0x9a>
 8003098:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800309c:	1e13      	subs	r3, r2, #0
 800309e:	6822      	ldr	r2, [r4, #0]
 80030a0:	bf18      	it	ne
 80030a2:	2301      	movne	r3, #1
 80030a4:	0692      	lsls	r2, r2, #26
 80030a6:	d42d      	bmi.n	8003104 <_printf_common+0xb4>
 80030a8:	4649      	mov	r1, r9
 80030aa:	4638      	mov	r0, r7
 80030ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030b0:	47c0      	blx	r8
 80030b2:	3001      	adds	r0, #1
 80030b4:	d020      	beq.n	80030f8 <_printf_common+0xa8>
 80030b6:	6823      	ldr	r3, [r4, #0]
 80030b8:	68e5      	ldr	r5, [r4, #12]
 80030ba:	f003 0306 	and.w	r3, r3, #6
 80030be:	2b04      	cmp	r3, #4
 80030c0:	bf18      	it	ne
 80030c2:	2500      	movne	r5, #0
 80030c4:	6832      	ldr	r2, [r6, #0]
 80030c6:	f04f 0600 	mov.w	r6, #0
 80030ca:	68a3      	ldr	r3, [r4, #8]
 80030cc:	bf08      	it	eq
 80030ce:	1aad      	subeq	r5, r5, r2
 80030d0:	6922      	ldr	r2, [r4, #16]
 80030d2:	bf08      	it	eq
 80030d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030d8:	4293      	cmp	r3, r2
 80030da:	bfc4      	itt	gt
 80030dc:	1a9b      	subgt	r3, r3, r2
 80030de:	18ed      	addgt	r5, r5, r3
 80030e0:	341a      	adds	r4, #26
 80030e2:	42b5      	cmp	r5, r6
 80030e4:	d11a      	bne.n	800311c <_printf_common+0xcc>
 80030e6:	2000      	movs	r0, #0
 80030e8:	e008      	b.n	80030fc <_printf_common+0xac>
 80030ea:	2301      	movs	r3, #1
 80030ec:	4652      	mov	r2, sl
 80030ee:	4649      	mov	r1, r9
 80030f0:	4638      	mov	r0, r7
 80030f2:	47c0      	blx	r8
 80030f4:	3001      	adds	r0, #1
 80030f6:	d103      	bne.n	8003100 <_printf_common+0xb0>
 80030f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003100:	3501      	adds	r5, #1
 8003102:	e7c4      	b.n	800308e <_printf_common+0x3e>
 8003104:	2030      	movs	r0, #48	; 0x30
 8003106:	18e1      	adds	r1, r4, r3
 8003108:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800310c:	1c5a      	adds	r2, r3, #1
 800310e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003112:	4422      	add	r2, r4
 8003114:	3302      	adds	r3, #2
 8003116:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800311a:	e7c5      	b.n	80030a8 <_printf_common+0x58>
 800311c:	2301      	movs	r3, #1
 800311e:	4622      	mov	r2, r4
 8003120:	4649      	mov	r1, r9
 8003122:	4638      	mov	r0, r7
 8003124:	47c0      	blx	r8
 8003126:	3001      	adds	r0, #1
 8003128:	d0e6      	beq.n	80030f8 <_printf_common+0xa8>
 800312a:	3601      	adds	r6, #1
 800312c:	e7d9      	b.n	80030e2 <_printf_common+0x92>
	...

08003130 <_printf_i>:
 8003130:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003134:	460c      	mov	r4, r1
 8003136:	7e27      	ldrb	r7, [r4, #24]
 8003138:	4691      	mov	r9, r2
 800313a:	2f78      	cmp	r7, #120	; 0x78
 800313c:	4680      	mov	r8, r0
 800313e:	469a      	mov	sl, r3
 8003140:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003142:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003146:	d807      	bhi.n	8003158 <_printf_i+0x28>
 8003148:	2f62      	cmp	r7, #98	; 0x62
 800314a:	d80a      	bhi.n	8003162 <_printf_i+0x32>
 800314c:	2f00      	cmp	r7, #0
 800314e:	f000 80d9 	beq.w	8003304 <_printf_i+0x1d4>
 8003152:	2f58      	cmp	r7, #88	; 0x58
 8003154:	f000 80a4 	beq.w	80032a0 <_printf_i+0x170>
 8003158:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800315c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003160:	e03a      	b.n	80031d8 <_printf_i+0xa8>
 8003162:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003166:	2b15      	cmp	r3, #21
 8003168:	d8f6      	bhi.n	8003158 <_printf_i+0x28>
 800316a:	a001      	add	r0, pc, #4	; (adr r0, 8003170 <_printf_i+0x40>)
 800316c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003170:	080031c9 	.word	0x080031c9
 8003174:	080031dd 	.word	0x080031dd
 8003178:	08003159 	.word	0x08003159
 800317c:	08003159 	.word	0x08003159
 8003180:	08003159 	.word	0x08003159
 8003184:	08003159 	.word	0x08003159
 8003188:	080031dd 	.word	0x080031dd
 800318c:	08003159 	.word	0x08003159
 8003190:	08003159 	.word	0x08003159
 8003194:	08003159 	.word	0x08003159
 8003198:	08003159 	.word	0x08003159
 800319c:	080032eb 	.word	0x080032eb
 80031a0:	0800320d 	.word	0x0800320d
 80031a4:	080032cd 	.word	0x080032cd
 80031a8:	08003159 	.word	0x08003159
 80031ac:	08003159 	.word	0x08003159
 80031b0:	0800330d 	.word	0x0800330d
 80031b4:	08003159 	.word	0x08003159
 80031b8:	0800320d 	.word	0x0800320d
 80031bc:	08003159 	.word	0x08003159
 80031c0:	08003159 	.word	0x08003159
 80031c4:	080032d5 	.word	0x080032d5
 80031c8:	680b      	ldr	r3, [r1, #0]
 80031ca:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80031ce:	1d1a      	adds	r2, r3, #4
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	600a      	str	r2, [r1, #0]
 80031d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031d8:	2301      	movs	r3, #1
 80031da:	e0a4      	b.n	8003326 <_printf_i+0x1f6>
 80031dc:	6825      	ldr	r5, [r4, #0]
 80031de:	6808      	ldr	r0, [r1, #0]
 80031e0:	062e      	lsls	r6, r5, #24
 80031e2:	f100 0304 	add.w	r3, r0, #4
 80031e6:	d50a      	bpl.n	80031fe <_printf_i+0xce>
 80031e8:	6805      	ldr	r5, [r0, #0]
 80031ea:	600b      	str	r3, [r1, #0]
 80031ec:	2d00      	cmp	r5, #0
 80031ee:	da03      	bge.n	80031f8 <_printf_i+0xc8>
 80031f0:	232d      	movs	r3, #45	; 0x2d
 80031f2:	426d      	negs	r5, r5
 80031f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031f8:	230a      	movs	r3, #10
 80031fa:	485e      	ldr	r0, [pc, #376]	; (8003374 <_printf_i+0x244>)
 80031fc:	e019      	b.n	8003232 <_printf_i+0x102>
 80031fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003202:	6805      	ldr	r5, [r0, #0]
 8003204:	600b      	str	r3, [r1, #0]
 8003206:	bf18      	it	ne
 8003208:	b22d      	sxthne	r5, r5
 800320a:	e7ef      	b.n	80031ec <_printf_i+0xbc>
 800320c:	680b      	ldr	r3, [r1, #0]
 800320e:	6825      	ldr	r5, [r4, #0]
 8003210:	1d18      	adds	r0, r3, #4
 8003212:	6008      	str	r0, [r1, #0]
 8003214:	0628      	lsls	r0, r5, #24
 8003216:	d501      	bpl.n	800321c <_printf_i+0xec>
 8003218:	681d      	ldr	r5, [r3, #0]
 800321a:	e002      	b.n	8003222 <_printf_i+0xf2>
 800321c:	0669      	lsls	r1, r5, #25
 800321e:	d5fb      	bpl.n	8003218 <_printf_i+0xe8>
 8003220:	881d      	ldrh	r5, [r3, #0]
 8003222:	2f6f      	cmp	r7, #111	; 0x6f
 8003224:	bf0c      	ite	eq
 8003226:	2308      	moveq	r3, #8
 8003228:	230a      	movne	r3, #10
 800322a:	4852      	ldr	r0, [pc, #328]	; (8003374 <_printf_i+0x244>)
 800322c:	2100      	movs	r1, #0
 800322e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003232:	6866      	ldr	r6, [r4, #4]
 8003234:	2e00      	cmp	r6, #0
 8003236:	bfa8      	it	ge
 8003238:	6821      	ldrge	r1, [r4, #0]
 800323a:	60a6      	str	r6, [r4, #8]
 800323c:	bfa4      	itt	ge
 800323e:	f021 0104 	bicge.w	r1, r1, #4
 8003242:	6021      	strge	r1, [r4, #0]
 8003244:	b90d      	cbnz	r5, 800324a <_printf_i+0x11a>
 8003246:	2e00      	cmp	r6, #0
 8003248:	d04d      	beq.n	80032e6 <_printf_i+0x1b6>
 800324a:	4616      	mov	r6, r2
 800324c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003250:	fb03 5711 	mls	r7, r3, r1, r5
 8003254:	5dc7      	ldrb	r7, [r0, r7]
 8003256:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800325a:	462f      	mov	r7, r5
 800325c:	42bb      	cmp	r3, r7
 800325e:	460d      	mov	r5, r1
 8003260:	d9f4      	bls.n	800324c <_printf_i+0x11c>
 8003262:	2b08      	cmp	r3, #8
 8003264:	d10b      	bne.n	800327e <_printf_i+0x14e>
 8003266:	6823      	ldr	r3, [r4, #0]
 8003268:	07df      	lsls	r7, r3, #31
 800326a:	d508      	bpl.n	800327e <_printf_i+0x14e>
 800326c:	6923      	ldr	r3, [r4, #16]
 800326e:	6861      	ldr	r1, [r4, #4]
 8003270:	4299      	cmp	r1, r3
 8003272:	bfde      	ittt	le
 8003274:	2330      	movle	r3, #48	; 0x30
 8003276:	f806 3c01 	strble.w	r3, [r6, #-1]
 800327a:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800327e:	1b92      	subs	r2, r2, r6
 8003280:	6122      	str	r2, [r4, #16]
 8003282:	464b      	mov	r3, r9
 8003284:	4621      	mov	r1, r4
 8003286:	4640      	mov	r0, r8
 8003288:	f8cd a000 	str.w	sl, [sp]
 800328c:	aa03      	add	r2, sp, #12
 800328e:	f7ff fedf 	bl	8003050 <_printf_common>
 8003292:	3001      	adds	r0, #1
 8003294:	d14c      	bne.n	8003330 <_printf_i+0x200>
 8003296:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800329a:	b004      	add	sp, #16
 800329c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032a0:	4834      	ldr	r0, [pc, #208]	; (8003374 <_printf_i+0x244>)
 80032a2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80032a6:	680e      	ldr	r6, [r1, #0]
 80032a8:	6823      	ldr	r3, [r4, #0]
 80032aa:	f856 5b04 	ldr.w	r5, [r6], #4
 80032ae:	061f      	lsls	r7, r3, #24
 80032b0:	600e      	str	r6, [r1, #0]
 80032b2:	d514      	bpl.n	80032de <_printf_i+0x1ae>
 80032b4:	07d9      	lsls	r1, r3, #31
 80032b6:	bf44      	itt	mi
 80032b8:	f043 0320 	orrmi.w	r3, r3, #32
 80032bc:	6023      	strmi	r3, [r4, #0]
 80032be:	b91d      	cbnz	r5, 80032c8 <_printf_i+0x198>
 80032c0:	6823      	ldr	r3, [r4, #0]
 80032c2:	f023 0320 	bic.w	r3, r3, #32
 80032c6:	6023      	str	r3, [r4, #0]
 80032c8:	2310      	movs	r3, #16
 80032ca:	e7af      	b.n	800322c <_printf_i+0xfc>
 80032cc:	6823      	ldr	r3, [r4, #0]
 80032ce:	f043 0320 	orr.w	r3, r3, #32
 80032d2:	6023      	str	r3, [r4, #0]
 80032d4:	2378      	movs	r3, #120	; 0x78
 80032d6:	4828      	ldr	r0, [pc, #160]	; (8003378 <_printf_i+0x248>)
 80032d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80032dc:	e7e3      	b.n	80032a6 <_printf_i+0x176>
 80032de:	065e      	lsls	r6, r3, #25
 80032e0:	bf48      	it	mi
 80032e2:	b2ad      	uxthmi	r5, r5
 80032e4:	e7e6      	b.n	80032b4 <_printf_i+0x184>
 80032e6:	4616      	mov	r6, r2
 80032e8:	e7bb      	b.n	8003262 <_printf_i+0x132>
 80032ea:	680b      	ldr	r3, [r1, #0]
 80032ec:	6826      	ldr	r6, [r4, #0]
 80032ee:	1d1d      	adds	r5, r3, #4
 80032f0:	6960      	ldr	r0, [r4, #20]
 80032f2:	600d      	str	r5, [r1, #0]
 80032f4:	0635      	lsls	r5, r6, #24
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	d501      	bpl.n	80032fe <_printf_i+0x1ce>
 80032fa:	6018      	str	r0, [r3, #0]
 80032fc:	e002      	b.n	8003304 <_printf_i+0x1d4>
 80032fe:	0671      	lsls	r1, r6, #25
 8003300:	d5fb      	bpl.n	80032fa <_printf_i+0x1ca>
 8003302:	8018      	strh	r0, [r3, #0]
 8003304:	2300      	movs	r3, #0
 8003306:	4616      	mov	r6, r2
 8003308:	6123      	str	r3, [r4, #16]
 800330a:	e7ba      	b.n	8003282 <_printf_i+0x152>
 800330c:	680b      	ldr	r3, [r1, #0]
 800330e:	1d1a      	adds	r2, r3, #4
 8003310:	600a      	str	r2, [r1, #0]
 8003312:	681e      	ldr	r6, [r3, #0]
 8003314:	2100      	movs	r1, #0
 8003316:	4630      	mov	r0, r6
 8003318:	6862      	ldr	r2, [r4, #4]
 800331a:	f001 f997 	bl	800464c <memchr>
 800331e:	b108      	cbz	r0, 8003324 <_printf_i+0x1f4>
 8003320:	1b80      	subs	r0, r0, r6
 8003322:	6060      	str	r0, [r4, #4]
 8003324:	6863      	ldr	r3, [r4, #4]
 8003326:	6123      	str	r3, [r4, #16]
 8003328:	2300      	movs	r3, #0
 800332a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800332e:	e7a8      	b.n	8003282 <_printf_i+0x152>
 8003330:	4632      	mov	r2, r6
 8003332:	4649      	mov	r1, r9
 8003334:	4640      	mov	r0, r8
 8003336:	6923      	ldr	r3, [r4, #16]
 8003338:	47d0      	blx	sl
 800333a:	3001      	adds	r0, #1
 800333c:	d0ab      	beq.n	8003296 <_printf_i+0x166>
 800333e:	6823      	ldr	r3, [r4, #0]
 8003340:	079b      	lsls	r3, r3, #30
 8003342:	d413      	bmi.n	800336c <_printf_i+0x23c>
 8003344:	68e0      	ldr	r0, [r4, #12]
 8003346:	9b03      	ldr	r3, [sp, #12]
 8003348:	4298      	cmp	r0, r3
 800334a:	bfb8      	it	lt
 800334c:	4618      	movlt	r0, r3
 800334e:	e7a4      	b.n	800329a <_printf_i+0x16a>
 8003350:	2301      	movs	r3, #1
 8003352:	4632      	mov	r2, r6
 8003354:	4649      	mov	r1, r9
 8003356:	4640      	mov	r0, r8
 8003358:	47d0      	blx	sl
 800335a:	3001      	adds	r0, #1
 800335c:	d09b      	beq.n	8003296 <_printf_i+0x166>
 800335e:	3501      	adds	r5, #1
 8003360:	68e3      	ldr	r3, [r4, #12]
 8003362:	9903      	ldr	r1, [sp, #12]
 8003364:	1a5b      	subs	r3, r3, r1
 8003366:	42ab      	cmp	r3, r5
 8003368:	dcf2      	bgt.n	8003350 <_printf_i+0x220>
 800336a:	e7eb      	b.n	8003344 <_printf_i+0x214>
 800336c:	2500      	movs	r5, #0
 800336e:	f104 0619 	add.w	r6, r4, #25
 8003372:	e7f5      	b.n	8003360 <_printf_i+0x230>
 8003374:	080054b6 	.word	0x080054b6
 8003378:	080054c7 	.word	0x080054c7

0800337c <__swbuf_r>:
 800337c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800337e:	460e      	mov	r6, r1
 8003380:	4614      	mov	r4, r2
 8003382:	4605      	mov	r5, r0
 8003384:	b118      	cbz	r0, 800338e <__swbuf_r+0x12>
 8003386:	6983      	ldr	r3, [r0, #24]
 8003388:	b90b      	cbnz	r3, 800338e <__swbuf_r+0x12>
 800338a:	f001 f84d 	bl	8004428 <__sinit>
 800338e:	4b21      	ldr	r3, [pc, #132]	; (8003414 <__swbuf_r+0x98>)
 8003390:	429c      	cmp	r4, r3
 8003392:	d12b      	bne.n	80033ec <__swbuf_r+0x70>
 8003394:	686c      	ldr	r4, [r5, #4]
 8003396:	69a3      	ldr	r3, [r4, #24]
 8003398:	60a3      	str	r3, [r4, #8]
 800339a:	89a3      	ldrh	r3, [r4, #12]
 800339c:	071a      	lsls	r2, r3, #28
 800339e:	d52f      	bpl.n	8003400 <__swbuf_r+0x84>
 80033a0:	6923      	ldr	r3, [r4, #16]
 80033a2:	b36b      	cbz	r3, 8003400 <__swbuf_r+0x84>
 80033a4:	6923      	ldr	r3, [r4, #16]
 80033a6:	6820      	ldr	r0, [r4, #0]
 80033a8:	b2f6      	uxtb	r6, r6
 80033aa:	1ac0      	subs	r0, r0, r3
 80033ac:	6963      	ldr	r3, [r4, #20]
 80033ae:	4637      	mov	r7, r6
 80033b0:	4283      	cmp	r3, r0
 80033b2:	dc04      	bgt.n	80033be <__swbuf_r+0x42>
 80033b4:	4621      	mov	r1, r4
 80033b6:	4628      	mov	r0, r5
 80033b8:	f000 ffa2 	bl	8004300 <_fflush_r>
 80033bc:	bb30      	cbnz	r0, 800340c <__swbuf_r+0x90>
 80033be:	68a3      	ldr	r3, [r4, #8]
 80033c0:	3001      	adds	r0, #1
 80033c2:	3b01      	subs	r3, #1
 80033c4:	60a3      	str	r3, [r4, #8]
 80033c6:	6823      	ldr	r3, [r4, #0]
 80033c8:	1c5a      	adds	r2, r3, #1
 80033ca:	6022      	str	r2, [r4, #0]
 80033cc:	701e      	strb	r6, [r3, #0]
 80033ce:	6963      	ldr	r3, [r4, #20]
 80033d0:	4283      	cmp	r3, r0
 80033d2:	d004      	beq.n	80033de <__swbuf_r+0x62>
 80033d4:	89a3      	ldrh	r3, [r4, #12]
 80033d6:	07db      	lsls	r3, r3, #31
 80033d8:	d506      	bpl.n	80033e8 <__swbuf_r+0x6c>
 80033da:	2e0a      	cmp	r6, #10
 80033dc:	d104      	bne.n	80033e8 <__swbuf_r+0x6c>
 80033de:	4621      	mov	r1, r4
 80033e0:	4628      	mov	r0, r5
 80033e2:	f000 ff8d 	bl	8004300 <_fflush_r>
 80033e6:	b988      	cbnz	r0, 800340c <__swbuf_r+0x90>
 80033e8:	4638      	mov	r0, r7
 80033ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033ec:	4b0a      	ldr	r3, [pc, #40]	; (8003418 <__swbuf_r+0x9c>)
 80033ee:	429c      	cmp	r4, r3
 80033f0:	d101      	bne.n	80033f6 <__swbuf_r+0x7a>
 80033f2:	68ac      	ldr	r4, [r5, #8]
 80033f4:	e7cf      	b.n	8003396 <__swbuf_r+0x1a>
 80033f6:	4b09      	ldr	r3, [pc, #36]	; (800341c <__swbuf_r+0xa0>)
 80033f8:	429c      	cmp	r4, r3
 80033fa:	bf08      	it	eq
 80033fc:	68ec      	ldreq	r4, [r5, #12]
 80033fe:	e7ca      	b.n	8003396 <__swbuf_r+0x1a>
 8003400:	4621      	mov	r1, r4
 8003402:	4628      	mov	r0, r5
 8003404:	f000 f80c 	bl	8003420 <__swsetup_r>
 8003408:	2800      	cmp	r0, #0
 800340a:	d0cb      	beq.n	80033a4 <__swbuf_r+0x28>
 800340c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003410:	e7ea      	b.n	80033e8 <__swbuf_r+0x6c>
 8003412:	bf00      	nop
 8003414:	0800558c 	.word	0x0800558c
 8003418:	080055ac 	.word	0x080055ac
 800341c:	0800556c 	.word	0x0800556c

08003420 <__swsetup_r>:
 8003420:	4b32      	ldr	r3, [pc, #200]	; (80034ec <__swsetup_r+0xcc>)
 8003422:	b570      	push	{r4, r5, r6, lr}
 8003424:	681d      	ldr	r5, [r3, #0]
 8003426:	4606      	mov	r6, r0
 8003428:	460c      	mov	r4, r1
 800342a:	b125      	cbz	r5, 8003436 <__swsetup_r+0x16>
 800342c:	69ab      	ldr	r3, [r5, #24]
 800342e:	b913      	cbnz	r3, 8003436 <__swsetup_r+0x16>
 8003430:	4628      	mov	r0, r5
 8003432:	f000 fff9 	bl	8004428 <__sinit>
 8003436:	4b2e      	ldr	r3, [pc, #184]	; (80034f0 <__swsetup_r+0xd0>)
 8003438:	429c      	cmp	r4, r3
 800343a:	d10f      	bne.n	800345c <__swsetup_r+0x3c>
 800343c:	686c      	ldr	r4, [r5, #4]
 800343e:	89a3      	ldrh	r3, [r4, #12]
 8003440:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003444:	0719      	lsls	r1, r3, #28
 8003446:	d42c      	bmi.n	80034a2 <__swsetup_r+0x82>
 8003448:	06dd      	lsls	r5, r3, #27
 800344a:	d411      	bmi.n	8003470 <__swsetup_r+0x50>
 800344c:	2309      	movs	r3, #9
 800344e:	6033      	str	r3, [r6, #0]
 8003450:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003454:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003458:	81a3      	strh	r3, [r4, #12]
 800345a:	e03e      	b.n	80034da <__swsetup_r+0xba>
 800345c:	4b25      	ldr	r3, [pc, #148]	; (80034f4 <__swsetup_r+0xd4>)
 800345e:	429c      	cmp	r4, r3
 8003460:	d101      	bne.n	8003466 <__swsetup_r+0x46>
 8003462:	68ac      	ldr	r4, [r5, #8]
 8003464:	e7eb      	b.n	800343e <__swsetup_r+0x1e>
 8003466:	4b24      	ldr	r3, [pc, #144]	; (80034f8 <__swsetup_r+0xd8>)
 8003468:	429c      	cmp	r4, r3
 800346a:	bf08      	it	eq
 800346c:	68ec      	ldreq	r4, [r5, #12]
 800346e:	e7e6      	b.n	800343e <__swsetup_r+0x1e>
 8003470:	0758      	lsls	r0, r3, #29
 8003472:	d512      	bpl.n	800349a <__swsetup_r+0x7a>
 8003474:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003476:	b141      	cbz	r1, 800348a <__swsetup_r+0x6a>
 8003478:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800347c:	4299      	cmp	r1, r3
 800347e:	d002      	beq.n	8003486 <__swsetup_r+0x66>
 8003480:	4630      	mov	r0, r6
 8003482:	f001 fc8f 	bl	8004da4 <_free_r>
 8003486:	2300      	movs	r3, #0
 8003488:	6363      	str	r3, [r4, #52]	; 0x34
 800348a:	89a3      	ldrh	r3, [r4, #12]
 800348c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003490:	81a3      	strh	r3, [r4, #12]
 8003492:	2300      	movs	r3, #0
 8003494:	6063      	str	r3, [r4, #4]
 8003496:	6923      	ldr	r3, [r4, #16]
 8003498:	6023      	str	r3, [r4, #0]
 800349a:	89a3      	ldrh	r3, [r4, #12]
 800349c:	f043 0308 	orr.w	r3, r3, #8
 80034a0:	81a3      	strh	r3, [r4, #12]
 80034a2:	6923      	ldr	r3, [r4, #16]
 80034a4:	b94b      	cbnz	r3, 80034ba <__swsetup_r+0x9a>
 80034a6:	89a3      	ldrh	r3, [r4, #12]
 80034a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80034ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034b0:	d003      	beq.n	80034ba <__swsetup_r+0x9a>
 80034b2:	4621      	mov	r1, r4
 80034b4:	4630      	mov	r0, r6
 80034b6:	f001 f881 	bl	80045bc <__smakebuf_r>
 80034ba:	89a0      	ldrh	r0, [r4, #12]
 80034bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80034c0:	f010 0301 	ands.w	r3, r0, #1
 80034c4:	d00a      	beq.n	80034dc <__swsetup_r+0xbc>
 80034c6:	2300      	movs	r3, #0
 80034c8:	60a3      	str	r3, [r4, #8]
 80034ca:	6963      	ldr	r3, [r4, #20]
 80034cc:	425b      	negs	r3, r3
 80034ce:	61a3      	str	r3, [r4, #24]
 80034d0:	6923      	ldr	r3, [r4, #16]
 80034d2:	b943      	cbnz	r3, 80034e6 <__swsetup_r+0xc6>
 80034d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80034d8:	d1ba      	bne.n	8003450 <__swsetup_r+0x30>
 80034da:	bd70      	pop	{r4, r5, r6, pc}
 80034dc:	0781      	lsls	r1, r0, #30
 80034de:	bf58      	it	pl
 80034e0:	6963      	ldrpl	r3, [r4, #20]
 80034e2:	60a3      	str	r3, [r4, #8]
 80034e4:	e7f4      	b.n	80034d0 <__swsetup_r+0xb0>
 80034e6:	2000      	movs	r0, #0
 80034e8:	e7f7      	b.n	80034da <__swsetup_r+0xba>
 80034ea:	bf00      	nop
 80034ec:	20000010 	.word	0x20000010
 80034f0:	0800558c 	.word	0x0800558c
 80034f4:	080055ac 	.word	0x080055ac
 80034f8:	0800556c 	.word	0x0800556c

080034fc <quorem>:
 80034fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003500:	6903      	ldr	r3, [r0, #16]
 8003502:	690c      	ldr	r4, [r1, #16]
 8003504:	4607      	mov	r7, r0
 8003506:	42a3      	cmp	r3, r4
 8003508:	f2c0 8083 	blt.w	8003612 <quorem+0x116>
 800350c:	3c01      	subs	r4, #1
 800350e:	f100 0514 	add.w	r5, r0, #20
 8003512:	f101 0814 	add.w	r8, r1, #20
 8003516:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800351a:	9301      	str	r3, [sp, #4]
 800351c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003520:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003524:	3301      	adds	r3, #1
 8003526:	429a      	cmp	r2, r3
 8003528:	fbb2 f6f3 	udiv	r6, r2, r3
 800352c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003530:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003534:	d332      	bcc.n	800359c <quorem+0xa0>
 8003536:	f04f 0e00 	mov.w	lr, #0
 800353a:	4640      	mov	r0, r8
 800353c:	46ac      	mov	ip, r5
 800353e:	46f2      	mov	sl, lr
 8003540:	f850 2b04 	ldr.w	r2, [r0], #4
 8003544:	b293      	uxth	r3, r2
 8003546:	fb06 e303 	mla	r3, r6, r3, lr
 800354a:	0c12      	lsrs	r2, r2, #16
 800354c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003550:	fb06 e202 	mla	r2, r6, r2, lr
 8003554:	b29b      	uxth	r3, r3
 8003556:	ebaa 0303 	sub.w	r3, sl, r3
 800355a:	f8dc a000 	ldr.w	sl, [ip]
 800355e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003562:	fa1f fa8a 	uxth.w	sl, sl
 8003566:	4453      	add	r3, sl
 8003568:	fa1f fa82 	uxth.w	sl, r2
 800356c:	f8dc 2000 	ldr.w	r2, [ip]
 8003570:	4581      	cmp	r9, r0
 8003572:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003576:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800357a:	b29b      	uxth	r3, r3
 800357c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003580:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003584:	f84c 3b04 	str.w	r3, [ip], #4
 8003588:	d2da      	bcs.n	8003540 <quorem+0x44>
 800358a:	f855 300b 	ldr.w	r3, [r5, fp]
 800358e:	b92b      	cbnz	r3, 800359c <quorem+0xa0>
 8003590:	9b01      	ldr	r3, [sp, #4]
 8003592:	3b04      	subs	r3, #4
 8003594:	429d      	cmp	r5, r3
 8003596:	461a      	mov	r2, r3
 8003598:	d32f      	bcc.n	80035fa <quorem+0xfe>
 800359a:	613c      	str	r4, [r7, #16]
 800359c:	4638      	mov	r0, r7
 800359e:	f001 faeb 	bl	8004b78 <__mcmp>
 80035a2:	2800      	cmp	r0, #0
 80035a4:	db25      	blt.n	80035f2 <quorem+0xf6>
 80035a6:	4628      	mov	r0, r5
 80035a8:	f04f 0c00 	mov.w	ip, #0
 80035ac:	3601      	adds	r6, #1
 80035ae:	f858 1b04 	ldr.w	r1, [r8], #4
 80035b2:	f8d0 e000 	ldr.w	lr, [r0]
 80035b6:	b28b      	uxth	r3, r1
 80035b8:	ebac 0303 	sub.w	r3, ip, r3
 80035bc:	fa1f f28e 	uxth.w	r2, lr
 80035c0:	4413      	add	r3, r2
 80035c2:	0c0a      	lsrs	r2, r1, #16
 80035c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80035c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80035d2:	45c1      	cmp	r9, r8
 80035d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80035d8:	f840 3b04 	str.w	r3, [r0], #4
 80035dc:	d2e7      	bcs.n	80035ae <quorem+0xb2>
 80035de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80035e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80035e6:	b922      	cbnz	r2, 80035f2 <quorem+0xf6>
 80035e8:	3b04      	subs	r3, #4
 80035ea:	429d      	cmp	r5, r3
 80035ec:	461a      	mov	r2, r3
 80035ee:	d30a      	bcc.n	8003606 <quorem+0x10a>
 80035f0:	613c      	str	r4, [r7, #16]
 80035f2:	4630      	mov	r0, r6
 80035f4:	b003      	add	sp, #12
 80035f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	3b04      	subs	r3, #4
 80035fe:	2a00      	cmp	r2, #0
 8003600:	d1cb      	bne.n	800359a <quorem+0x9e>
 8003602:	3c01      	subs	r4, #1
 8003604:	e7c6      	b.n	8003594 <quorem+0x98>
 8003606:	6812      	ldr	r2, [r2, #0]
 8003608:	3b04      	subs	r3, #4
 800360a:	2a00      	cmp	r2, #0
 800360c:	d1f0      	bne.n	80035f0 <quorem+0xf4>
 800360e:	3c01      	subs	r4, #1
 8003610:	e7eb      	b.n	80035ea <quorem+0xee>
 8003612:	2000      	movs	r0, #0
 8003614:	e7ee      	b.n	80035f4 <quorem+0xf8>
	...

08003618 <_dtoa_r>:
 8003618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800361c:	4616      	mov	r6, r2
 800361e:	461f      	mov	r7, r3
 8003620:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003622:	b099      	sub	sp, #100	; 0x64
 8003624:	4605      	mov	r5, r0
 8003626:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800362a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800362e:	b974      	cbnz	r4, 800364e <_dtoa_r+0x36>
 8003630:	2010      	movs	r0, #16
 8003632:	f001 f803 	bl	800463c <malloc>
 8003636:	4602      	mov	r2, r0
 8003638:	6268      	str	r0, [r5, #36]	; 0x24
 800363a:	b920      	cbnz	r0, 8003646 <_dtoa_r+0x2e>
 800363c:	21ea      	movs	r1, #234	; 0xea
 800363e:	4bae      	ldr	r3, [pc, #696]	; (80038f8 <_dtoa_r+0x2e0>)
 8003640:	48ae      	ldr	r0, [pc, #696]	; (80038fc <_dtoa_r+0x2e4>)
 8003642:	f001 fe13 	bl	800526c <__assert_func>
 8003646:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800364a:	6004      	str	r4, [r0, #0]
 800364c:	60c4      	str	r4, [r0, #12]
 800364e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003650:	6819      	ldr	r1, [r3, #0]
 8003652:	b151      	cbz	r1, 800366a <_dtoa_r+0x52>
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	2301      	movs	r3, #1
 8003658:	4093      	lsls	r3, r2
 800365a:	604a      	str	r2, [r1, #4]
 800365c:	608b      	str	r3, [r1, #8]
 800365e:	4628      	mov	r0, r5
 8003660:	f001 f850 	bl	8004704 <_Bfree>
 8003664:	2200      	movs	r2, #0
 8003666:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003668:	601a      	str	r2, [r3, #0]
 800366a:	1e3b      	subs	r3, r7, #0
 800366c:	bfaf      	iteee	ge
 800366e:	2300      	movge	r3, #0
 8003670:	2201      	movlt	r2, #1
 8003672:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003676:	9305      	strlt	r3, [sp, #20]
 8003678:	bfa8      	it	ge
 800367a:	f8c8 3000 	strge.w	r3, [r8]
 800367e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8003682:	4b9f      	ldr	r3, [pc, #636]	; (8003900 <_dtoa_r+0x2e8>)
 8003684:	bfb8      	it	lt
 8003686:	f8c8 2000 	strlt.w	r2, [r8]
 800368a:	ea33 0309 	bics.w	r3, r3, r9
 800368e:	d119      	bne.n	80036c4 <_dtoa_r+0xac>
 8003690:	f242 730f 	movw	r3, #9999	; 0x270f
 8003694:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003696:	6013      	str	r3, [r2, #0]
 8003698:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800369c:	4333      	orrs	r3, r6
 800369e:	f000 8580 	beq.w	80041a2 <_dtoa_r+0xb8a>
 80036a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80036a4:	b953      	cbnz	r3, 80036bc <_dtoa_r+0xa4>
 80036a6:	4b97      	ldr	r3, [pc, #604]	; (8003904 <_dtoa_r+0x2ec>)
 80036a8:	e022      	b.n	80036f0 <_dtoa_r+0xd8>
 80036aa:	4b97      	ldr	r3, [pc, #604]	; (8003908 <_dtoa_r+0x2f0>)
 80036ac:	9308      	str	r3, [sp, #32]
 80036ae:	3308      	adds	r3, #8
 80036b0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80036b2:	6013      	str	r3, [r2, #0]
 80036b4:	9808      	ldr	r0, [sp, #32]
 80036b6:	b019      	add	sp, #100	; 0x64
 80036b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036bc:	4b91      	ldr	r3, [pc, #580]	; (8003904 <_dtoa_r+0x2ec>)
 80036be:	9308      	str	r3, [sp, #32]
 80036c0:	3303      	adds	r3, #3
 80036c2:	e7f5      	b.n	80036b0 <_dtoa_r+0x98>
 80036c4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80036c8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80036cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80036d0:	2200      	movs	r2, #0
 80036d2:	2300      	movs	r3, #0
 80036d4:	f7fd f9d4 	bl	8000a80 <__aeabi_dcmpeq>
 80036d8:	4680      	mov	r8, r0
 80036da:	b158      	cbz	r0, 80036f4 <_dtoa_r+0xdc>
 80036dc:	2301      	movs	r3, #1
 80036de:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 8559 	beq.w	800419c <_dtoa_r+0xb84>
 80036ea:	4888      	ldr	r0, [pc, #544]	; (800390c <_dtoa_r+0x2f4>)
 80036ec:	6018      	str	r0, [r3, #0]
 80036ee:	1e43      	subs	r3, r0, #1
 80036f0:	9308      	str	r3, [sp, #32]
 80036f2:	e7df      	b.n	80036b4 <_dtoa_r+0x9c>
 80036f4:	ab16      	add	r3, sp, #88	; 0x58
 80036f6:	9301      	str	r3, [sp, #4]
 80036f8:	ab17      	add	r3, sp, #92	; 0x5c
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	4628      	mov	r0, r5
 80036fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003702:	f001 fae5 	bl	8004cd0 <__d2b>
 8003706:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800370a:	4682      	mov	sl, r0
 800370c:	2c00      	cmp	r4, #0
 800370e:	d07e      	beq.n	800380e <_dtoa_r+0x1f6>
 8003710:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003714:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003716:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800371a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800371e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003722:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003726:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800372a:	2200      	movs	r2, #0
 800372c:	4b78      	ldr	r3, [pc, #480]	; (8003910 <_dtoa_r+0x2f8>)
 800372e:	f7fc fd87 	bl	8000240 <__aeabi_dsub>
 8003732:	a36b      	add	r3, pc, #428	; (adr r3, 80038e0 <_dtoa_r+0x2c8>)
 8003734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003738:	f7fc ff3a 	bl	80005b0 <__aeabi_dmul>
 800373c:	a36a      	add	r3, pc, #424	; (adr r3, 80038e8 <_dtoa_r+0x2d0>)
 800373e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003742:	f7fc fd7f 	bl	8000244 <__adddf3>
 8003746:	4606      	mov	r6, r0
 8003748:	4620      	mov	r0, r4
 800374a:	460f      	mov	r7, r1
 800374c:	f7fc fec6 	bl	80004dc <__aeabi_i2d>
 8003750:	a367      	add	r3, pc, #412	; (adr r3, 80038f0 <_dtoa_r+0x2d8>)
 8003752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003756:	f7fc ff2b 	bl	80005b0 <__aeabi_dmul>
 800375a:	4602      	mov	r2, r0
 800375c:	460b      	mov	r3, r1
 800375e:	4630      	mov	r0, r6
 8003760:	4639      	mov	r1, r7
 8003762:	f7fc fd6f 	bl	8000244 <__adddf3>
 8003766:	4606      	mov	r6, r0
 8003768:	460f      	mov	r7, r1
 800376a:	f7fd f9d1 	bl	8000b10 <__aeabi_d2iz>
 800376e:	2200      	movs	r2, #0
 8003770:	4681      	mov	r9, r0
 8003772:	2300      	movs	r3, #0
 8003774:	4630      	mov	r0, r6
 8003776:	4639      	mov	r1, r7
 8003778:	f7fd f98c 	bl	8000a94 <__aeabi_dcmplt>
 800377c:	b148      	cbz	r0, 8003792 <_dtoa_r+0x17a>
 800377e:	4648      	mov	r0, r9
 8003780:	f7fc feac 	bl	80004dc <__aeabi_i2d>
 8003784:	4632      	mov	r2, r6
 8003786:	463b      	mov	r3, r7
 8003788:	f7fd f97a 	bl	8000a80 <__aeabi_dcmpeq>
 800378c:	b908      	cbnz	r0, 8003792 <_dtoa_r+0x17a>
 800378e:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8003792:	f1b9 0f16 	cmp.w	r9, #22
 8003796:	d857      	bhi.n	8003848 <_dtoa_r+0x230>
 8003798:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800379c:	4b5d      	ldr	r3, [pc, #372]	; (8003914 <_dtoa_r+0x2fc>)
 800379e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80037a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a6:	f7fd f975 	bl	8000a94 <__aeabi_dcmplt>
 80037aa:	2800      	cmp	r0, #0
 80037ac:	d04e      	beq.n	800384c <_dtoa_r+0x234>
 80037ae:	2300      	movs	r3, #0
 80037b0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80037b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80037b6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80037b8:	1b1c      	subs	r4, r3, r4
 80037ba:	1e63      	subs	r3, r4, #1
 80037bc:	9309      	str	r3, [sp, #36]	; 0x24
 80037be:	bf49      	itett	mi
 80037c0:	f1c4 0301 	rsbmi	r3, r4, #1
 80037c4:	2300      	movpl	r3, #0
 80037c6:	9306      	strmi	r3, [sp, #24]
 80037c8:	2300      	movmi	r3, #0
 80037ca:	bf54      	ite	pl
 80037cc:	9306      	strpl	r3, [sp, #24]
 80037ce:	9309      	strmi	r3, [sp, #36]	; 0x24
 80037d0:	f1b9 0f00 	cmp.w	r9, #0
 80037d4:	db3c      	blt.n	8003850 <_dtoa_r+0x238>
 80037d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037d8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80037dc:	444b      	add	r3, r9
 80037de:	9309      	str	r3, [sp, #36]	; 0x24
 80037e0:	2300      	movs	r3, #0
 80037e2:	930a      	str	r3, [sp, #40]	; 0x28
 80037e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80037e6:	2b09      	cmp	r3, #9
 80037e8:	d86c      	bhi.n	80038c4 <_dtoa_r+0x2ac>
 80037ea:	2b05      	cmp	r3, #5
 80037ec:	bfc4      	itt	gt
 80037ee:	3b04      	subgt	r3, #4
 80037f0:	9322      	strgt	r3, [sp, #136]	; 0x88
 80037f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80037f4:	bfc8      	it	gt
 80037f6:	2400      	movgt	r4, #0
 80037f8:	f1a3 0302 	sub.w	r3, r3, #2
 80037fc:	bfd8      	it	le
 80037fe:	2401      	movle	r4, #1
 8003800:	2b03      	cmp	r3, #3
 8003802:	f200 808b 	bhi.w	800391c <_dtoa_r+0x304>
 8003806:	e8df f003 	tbb	[pc, r3]
 800380a:	4f2d      	.short	0x4f2d
 800380c:	5b4d      	.short	0x5b4d
 800380e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8003812:	441c      	add	r4, r3
 8003814:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8003818:	2b20      	cmp	r3, #32
 800381a:	bfc3      	ittte	gt
 800381c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003820:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8003824:	fa09 f303 	lslgt.w	r3, r9, r3
 8003828:	f1c3 0320 	rsble	r3, r3, #32
 800382c:	bfc6      	itte	gt
 800382e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003832:	4318      	orrgt	r0, r3
 8003834:	fa06 f003 	lslle.w	r0, r6, r3
 8003838:	f7fc fe40 	bl	80004bc <__aeabi_ui2d>
 800383c:	2301      	movs	r3, #1
 800383e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003842:	3c01      	subs	r4, #1
 8003844:	9313      	str	r3, [sp, #76]	; 0x4c
 8003846:	e770      	b.n	800372a <_dtoa_r+0x112>
 8003848:	2301      	movs	r3, #1
 800384a:	e7b3      	b.n	80037b4 <_dtoa_r+0x19c>
 800384c:	900f      	str	r0, [sp, #60]	; 0x3c
 800384e:	e7b2      	b.n	80037b6 <_dtoa_r+0x19e>
 8003850:	9b06      	ldr	r3, [sp, #24]
 8003852:	eba3 0309 	sub.w	r3, r3, r9
 8003856:	9306      	str	r3, [sp, #24]
 8003858:	f1c9 0300 	rsb	r3, r9, #0
 800385c:	930a      	str	r3, [sp, #40]	; 0x28
 800385e:	2300      	movs	r3, #0
 8003860:	930e      	str	r3, [sp, #56]	; 0x38
 8003862:	e7bf      	b.n	80037e4 <_dtoa_r+0x1cc>
 8003864:	2300      	movs	r3, #0
 8003866:	930b      	str	r3, [sp, #44]	; 0x2c
 8003868:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800386a:	2b00      	cmp	r3, #0
 800386c:	dc59      	bgt.n	8003922 <_dtoa_r+0x30a>
 800386e:	f04f 0b01 	mov.w	fp, #1
 8003872:	465b      	mov	r3, fp
 8003874:	f8cd b008 	str.w	fp, [sp, #8]
 8003878:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800387c:	2200      	movs	r2, #0
 800387e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003880:	6042      	str	r2, [r0, #4]
 8003882:	2204      	movs	r2, #4
 8003884:	f102 0614 	add.w	r6, r2, #20
 8003888:	429e      	cmp	r6, r3
 800388a:	6841      	ldr	r1, [r0, #4]
 800388c:	d94f      	bls.n	800392e <_dtoa_r+0x316>
 800388e:	4628      	mov	r0, r5
 8003890:	f000 fef8 	bl	8004684 <_Balloc>
 8003894:	9008      	str	r0, [sp, #32]
 8003896:	2800      	cmp	r0, #0
 8003898:	d14d      	bne.n	8003936 <_dtoa_r+0x31e>
 800389a:	4602      	mov	r2, r0
 800389c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80038a0:	4b1d      	ldr	r3, [pc, #116]	; (8003918 <_dtoa_r+0x300>)
 80038a2:	e6cd      	b.n	8003640 <_dtoa_r+0x28>
 80038a4:	2301      	movs	r3, #1
 80038a6:	e7de      	b.n	8003866 <_dtoa_r+0x24e>
 80038a8:	2300      	movs	r3, #0
 80038aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80038ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80038ae:	eb09 0b03 	add.w	fp, r9, r3
 80038b2:	f10b 0301 	add.w	r3, fp, #1
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	9302      	str	r3, [sp, #8]
 80038ba:	bfb8      	it	lt
 80038bc:	2301      	movlt	r3, #1
 80038be:	e7dd      	b.n	800387c <_dtoa_r+0x264>
 80038c0:	2301      	movs	r3, #1
 80038c2:	e7f2      	b.n	80038aa <_dtoa_r+0x292>
 80038c4:	2401      	movs	r4, #1
 80038c6:	2300      	movs	r3, #0
 80038c8:	940b      	str	r4, [sp, #44]	; 0x2c
 80038ca:	9322      	str	r3, [sp, #136]	; 0x88
 80038cc:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80038d0:	2200      	movs	r2, #0
 80038d2:	2312      	movs	r3, #18
 80038d4:	f8cd b008 	str.w	fp, [sp, #8]
 80038d8:	9223      	str	r2, [sp, #140]	; 0x8c
 80038da:	e7cf      	b.n	800387c <_dtoa_r+0x264>
 80038dc:	f3af 8000 	nop.w
 80038e0:	636f4361 	.word	0x636f4361
 80038e4:	3fd287a7 	.word	0x3fd287a7
 80038e8:	8b60c8b3 	.word	0x8b60c8b3
 80038ec:	3fc68a28 	.word	0x3fc68a28
 80038f0:	509f79fb 	.word	0x509f79fb
 80038f4:	3fd34413 	.word	0x3fd34413
 80038f8:	080054e5 	.word	0x080054e5
 80038fc:	080054fc 	.word	0x080054fc
 8003900:	7ff00000 	.word	0x7ff00000
 8003904:	080054e1 	.word	0x080054e1
 8003908:	080054d8 	.word	0x080054d8
 800390c:	080054b5 	.word	0x080054b5
 8003910:	3ff80000 	.word	0x3ff80000
 8003914:	08005658 	.word	0x08005658
 8003918:	0800555b 	.word	0x0800555b
 800391c:	2301      	movs	r3, #1
 800391e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003920:	e7d4      	b.n	80038cc <_dtoa_r+0x2b4>
 8003922:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8003926:	465b      	mov	r3, fp
 8003928:	f8cd b008 	str.w	fp, [sp, #8]
 800392c:	e7a6      	b.n	800387c <_dtoa_r+0x264>
 800392e:	3101      	adds	r1, #1
 8003930:	6041      	str	r1, [r0, #4]
 8003932:	0052      	lsls	r2, r2, #1
 8003934:	e7a6      	b.n	8003884 <_dtoa_r+0x26c>
 8003936:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003938:	9a08      	ldr	r2, [sp, #32]
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	9b02      	ldr	r3, [sp, #8]
 800393e:	2b0e      	cmp	r3, #14
 8003940:	f200 80a8 	bhi.w	8003a94 <_dtoa_r+0x47c>
 8003944:	2c00      	cmp	r4, #0
 8003946:	f000 80a5 	beq.w	8003a94 <_dtoa_r+0x47c>
 800394a:	f1b9 0f00 	cmp.w	r9, #0
 800394e:	dd34      	ble.n	80039ba <_dtoa_r+0x3a2>
 8003950:	4a9a      	ldr	r2, [pc, #616]	; (8003bbc <_dtoa_r+0x5a4>)
 8003952:	f009 030f 	and.w	r3, r9, #15
 8003956:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800395a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800395e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003962:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003966:	ea4f 1429 	mov.w	r4, r9, asr #4
 800396a:	d016      	beq.n	800399a <_dtoa_r+0x382>
 800396c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003970:	4b93      	ldr	r3, [pc, #588]	; (8003bc0 <_dtoa_r+0x5a8>)
 8003972:	2703      	movs	r7, #3
 8003974:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003978:	f7fc ff44 	bl	8000804 <__aeabi_ddiv>
 800397c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003980:	f004 040f 	and.w	r4, r4, #15
 8003984:	4e8e      	ldr	r6, [pc, #568]	; (8003bc0 <_dtoa_r+0x5a8>)
 8003986:	b954      	cbnz	r4, 800399e <_dtoa_r+0x386>
 8003988:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800398c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003990:	f7fc ff38 	bl	8000804 <__aeabi_ddiv>
 8003994:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003998:	e029      	b.n	80039ee <_dtoa_r+0x3d6>
 800399a:	2702      	movs	r7, #2
 800399c:	e7f2      	b.n	8003984 <_dtoa_r+0x36c>
 800399e:	07e1      	lsls	r1, r4, #31
 80039a0:	d508      	bpl.n	80039b4 <_dtoa_r+0x39c>
 80039a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80039a6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80039aa:	f7fc fe01 	bl	80005b0 <__aeabi_dmul>
 80039ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80039b2:	3701      	adds	r7, #1
 80039b4:	1064      	asrs	r4, r4, #1
 80039b6:	3608      	adds	r6, #8
 80039b8:	e7e5      	b.n	8003986 <_dtoa_r+0x36e>
 80039ba:	f000 80a5 	beq.w	8003b08 <_dtoa_r+0x4f0>
 80039be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80039c2:	f1c9 0400 	rsb	r4, r9, #0
 80039c6:	4b7d      	ldr	r3, [pc, #500]	; (8003bbc <_dtoa_r+0x5a4>)
 80039c8:	f004 020f 	and.w	r2, r4, #15
 80039cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80039d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d4:	f7fc fdec 	bl	80005b0 <__aeabi_dmul>
 80039d8:	2702      	movs	r7, #2
 80039da:	2300      	movs	r3, #0
 80039dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80039e0:	4e77      	ldr	r6, [pc, #476]	; (8003bc0 <_dtoa_r+0x5a8>)
 80039e2:	1124      	asrs	r4, r4, #4
 80039e4:	2c00      	cmp	r4, #0
 80039e6:	f040 8084 	bne.w	8003af2 <_dtoa_r+0x4da>
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1d2      	bne.n	8003994 <_dtoa_r+0x37c>
 80039ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f000 808b 	beq.w	8003b0c <_dtoa_r+0x4f4>
 80039f6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80039fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80039fe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003a02:	2200      	movs	r2, #0
 8003a04:	4b6f      	ldr	r3, [pc, #444]	; (8003bc4 <_dtoa_r+0x5ac>)
 8003a06:	f7fd f845 	bl	8000a94 <__aeabi_dcmplt>
 8003a0a:	2800      	cmp	r0, #0
 8003a0c:	d07e      	beq.n	8003b0c <_dtoa_r+0x4f4>
 8003a0e:	9b02      	ldr	r3, [sp, #8]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d07b      	beq.n	8003b0c <_dtoa_r+0x4f4>
 8003a14:	f1bb 0f00 	cmp.w	fp, #0
 8003a18:	dd38      	ble.n	8003a8c <_dtoa_r+0x474>
 8003a1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003a1e:	2200      	movs	r2, #0
 8003a20:	4b69      	ldr	r3, [pc, #420]	; (8003bc8 <_dtoa_r+0x5b0>)
 8003a22:	f7fc fdc5 	bl	80005b0 <__aeabi_dmul>
 8003a26:	465c      	mov	r4, fp
 8003a28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003a2c:	f109 38ff 	add.w	r8, r9, #4294967295	; 0xffffffff
 8003a30:	3701      	adds	r7, #1
 8003a32:	4638      	mov	r0, r7
 8003a34:	f7fc fd52 	bl	80004dc <__aeabi_i2d>
 8003a38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003a3c:	f7fc fdb8 	bl	80005b0 <__aeabi_dmul>
 8003a40:	2200      	movs	r2, #0
 8003a42:	4b62      	ldr	r3, [pc, #392]	; (8003bcc <_dtoa_r+0x5b4>)
 8003a44:	f7fc fbfe 	bl	8000244 <__adddf3>
 8003a48:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003a4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003a50:	9611      	str	r6, [sp, #68]	; 0x44
 8003a52:	2c00      	cmp	r4, #0
 8003a54:	d15d      	bne.n	8003b12 <_dtoa_r+0x4fa>
 8003a56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	4b5c      	ldr	r3, [pc, #368]	; (8003bd0 <_dtoa_r+0x5b8>)
 8003a5e:	f7fc fbef 	bl	8000240 <__aeabi_dsub>
 8003a62:	4602      	mov	r2, r0
 8003a64:	460b      	mov	r3, r1
 8003a66:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003a6a:	4633      	mov	r3, r6
 8003a6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003a6e:	f7fd f82f 	bl	8000ad0 <__aeabi_dcmpgt>
 8003a72:	2800      	cmp	r0, #0
 8003a74:	f040 829e 	bne.w	8003fb4 <_dtoa_r+0x99c>
 8003a78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003a7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003a7e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003a82:	f7fd f807 	bl	8000a94 <__aeabi_dcmplt>
 8003a86:	2800      	cmp	r0, #0
 8003a88:	f040 8292 	bne.w	8003fb0 <_dtoa_r+0x998>
 8003a8c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8003a90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003a94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f2c0 8153 	blt.w	8003d42 <_dtoa_r+0x72a>
 8003a9c:	f1b9 0f0e 	cmp.w	r9, #14
 8003aa0:	f300 814f 	bgt.w	8003d42 <_dtoa_r+0x72a>
 8003aa4:	4b45      	ldr	r3, [pc, #276]	; (8003bbc <_dtoa_r+0x5a4>)
 8003aa6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8003aaa:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003aae:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003ab2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f280 80db 	bge.w	8003c70 <_dtoa_r+0x658>
 8003aba:	9b02      	ldr	r3, [sp, #8]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f300 80d7 	bgt.w	8003c70 <_dtoa_r+0x658>
 8003ac2:	f040 8274 	bne.w	8003fae <_dtoa_r+0x996>
 8003ac6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003aca:	2200      	movs	r2, #0
 8003acc:	4b40      	ldr	r3, [pc, #256]	; (8003bd0 <_dtoa_r+0x5b8>)
 8003ace:	f7fc fd6f 	bl	80005b0 <__aeabi_dmul>
 8003ad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ad6:	f7fc fff1 	bl	8000abc <__aeabi_dcmpge>
 8003ada:	9c02      	ldr	r4, [sp, #8]
 8003adc:	4626      	mov	r6, r4
 8003ade:	2800      	cmp	r0, #0
 8003ae0:	f040 824a 	bne.w	8003f78 <_dtoa_r+0x960>
 8003ae4:	2331      	movs	r3, #49	; 0x31
 8003ae6:	9f08      	ldr	r7, [sp, #32]
 8003ae8:	f109 0901 	add.w	r9, r9, #1
 8003aec:	f807 3b01 	strb.w	r3, [r7], #1
 8003af0:	e246      	b.n	8003f80 <_dtoa_r+0x968>
 8003af2:	07e2      	lsls	r2, r4, #31
 8003af4:	d505      	bpl.n	8003b02 <_dtoa_r+0x4ea>
 8003af6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003afa:	f7fc fd59 	bl	80005b0 <__aeabi_dmul>
 8003afe:	2301      	movs	r3, #1
 8003b00:	3701      	adds	r7, #1
 8003b02:	1064      	asrs	r4, r4, #1
 8003b04:	3608      	adds	r6, #8
 8003b06:	e76d      	b.n	80039e4 <_dtoa_r+0x3cc>
 8003b08:	2702      	movs	r7, #2
 8003b0a:	e770      	b.n	80039ee <_dtoa_r+0x3d6>
 8003b0c:	46c8      	mov	r8, r9
 8003b0e:	9c02      	ldr	r4, [sp, #8]
 8003b10:	e78f      	b.n	8003a32 <_dtoa_r+0x41a>
 8003b12:	9908      	ldr	r1, [sp, #32]
 8003b14:	4b29      	ldr	r3, [pc, #164]	; (8003bbc <_dtoa_r+0x5a4>)
 8003b16:	4421      	add	r1, r4
 8003b18:	9112      	str	r1, [sp, #72]	; 0x48
 8003b1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003b20:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8003b24:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003b28:	2900      	cmp	r1, #0
 8003b2a:	d055      	beq.n	8003bd8 <_dtoa_r+0x5c0>
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	4929      	ldr	r1, [pc, #164]	; (8003bd4 <_dtoa_r+0x5bc>)
 8003b30:	f7fc fe68 	bl	8000804 <__aeabi_ddiv>
 8003b34:	463b      	mov	r3, r7
 8003b36:	4632      	mov	r2, r6
 8003b38:	f7fc fb82 	bl	8000240 <__aeabi_dsub>
 8003b3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003b40:	9f08      	ldr	r7, [sp, #32]
 8003b42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b46:	f7fc ffe3 	bl	8000b10 <__aeabi_d2iz>
 8003b4a:	4604      	mov	r4, r0
 8003b4c:	f7fc fcc6 	bl	80004dc <__aeabi_i2d>
 8003b50:	4602      	mov	r2, r0
 8003b52:	460b      	mov	r3, r1
 8003b54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b58:	f7fc fb72 	bl	8000240 <__aeabi_dsub>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	460b      	mov	r3, r1
 8003b60:	3430      	adds	r4, #48	; 0x30
 8003b62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003b66:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003b6a:	f807 4b01 	strb.w	r4, [r7], #1
 8003b6e:	f7fc ff91 	bl	8000a94 <__aeabi_dcmplt>
 8003b72:	2800      	cmp	r0, #0
 8003b74:	d174      	bne.n	8003c60 <_dtoa_r+0x648>
 8003b76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	4911      	ldr	r1, [pc, #68]	; (8003bc4 <_dtoa_r+0x5ac>)
 8003b7e:	f7fc fb5f 	bl	8000240 <__aeabi_dsub>
 8003b82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003b86:	f7fc ff85 	bl	8000a94 <__aeabi_dcmplt>
 8003b8a:	2800      	cmp	r0, #0
 8003b8c:	f040 80b6 	bne.w	8003cfc <_dtoa_r+0x6e4>
 8003b90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003b92:	429f      	cmp	r7, r3
 8003b94:	f43f af7a 	beq.w	8003a8c <_dtoa_r+0x474>
 8003b98:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	4b0a      	ldr	r3, [pc, #40]	; (8003bc8 <_dtoa_r+0x5b0>)
 8003ba0:	f7fc fd06 	bl	80005b0 <__aeabi_dmul>
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003baa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003bae:	4b06      	ldr	r3, [pc, #24]	; (8003bc8 <_dtoa_r+0x5b0>)
 8003bb0:	f7fc fcfe 	bl	80005b0 <__aeabi_dmul>
 8003bb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003bb8:	e7c3      	b.n	8003b42 <_dtoa_r+0x52a>
 8003bba:	bf00      	nop
 8003bbc:	08005658 	.word	0x08005658
 8003bc0:	08005630 	.word	0x08005630
 8003bc4:	3ff00000 	.word	0x3ff00000
 8003bc8:	40240000 	.word	0x40240000
 8003bcc:	401c0000 	.word	0x401c0000
 8003bd0:	40140000 	.word	0x40140000
 8003bd4:	3fe00000 	.word	0x3fe00000
 8003bd8:	4630      	mov	r0, r6
 8003bda:	4639      	mov	r1, r7
 8003bdc:	f7fc fce8 	bl	80005b0 <__aeabi_dmul>
 8003be0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003be2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003be6:	9c08      	ldr	r4, [sp, #32]
 8003be8:	9314      	str	r3, [sp, #80]	; 0x50
 8003bea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003bee:	f7fc ff8f 	bl	8000b10 <__aeabi_d2iz>
 8003bf2:	9015      	str	r0, [sp, #84]	; 0x54
 8003bf4:	f7fc fc72 	bl	80004dc <__aeabi_i2d>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c00:	f7fc fb1e 	bl	8000240 <__aeabi_dsub>
 8003c04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003c06:	4606      	mov	r6, r0
 8003c08:	3330      	adds	r3, #48	; 0x30
 8003c0a:	f804 3b01 	strb.w	r3, [r4], #1
 8003c0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003c10:	460f      	mov	r7, r1
 8003c12:	429c      	cmp	r4, r3
 8003c14:	f04f 0200 	mov.w	r2, #0
 8003c18:	d124      	bne.n	8003c64 <_dtoa_r+0x64c>
 8003c1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003c1e:	4bb3      	ldr	r3, [pc, #716]	; (8003eec <_dtoa_r+0x8d4>)
 8003c20:	f7fc fb10 	bl	8000244 <__adddf3>
 8003c24:	4602      	mov	r2, r0
 8003c26:	460b      	mov	r3, r1
 8003c28:	4630      	mov	r0, r6
 8003c2a:	4639      	mov	r1, r7
 8003c2c:	f7fc ff50 	bl	8000ad0 <__aeabi_dcmpgt>
 8003c30:	2800      	cmp	r0, #0
 8003c32:	d162      	bne.n	8003cfa <_dtoa_r+0x6e2>
 8003c34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003c38:	2000      	movs	r0, #0
 8003c3a:	49ac      	ldr	r1, [pc, #688]	; (8003eec <_dtoa_r+0x8d4>)
 8003c3c:	f7fc fb00 	bl	8000240 <__aeabi_dsub>
 8003c40:	4602      	mov	r2, r0
 8003c42:	460b      	mov	r3, r1
 8003c44:	4630      	mov	r0, r6
 8003c46:	4639      	mov	r1, r7
 8003c48:	f7fc ff24 	bl	8000a94 <__aeabi_dcmplt>
 8003c4c:	2800      	cmp	r0, #0
 8003c4e:	f43f af1d 	beq.w	8003a8c <_dtoa_r+0x474>
 8003c52:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003c54:	1e7b      	subs	r3, r7, #1
 8003c56:	9314      	str	r3, [sp, #80]	; 0x50
 8003c58:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8003c5c:	2b30      	cmp	r3, #48	; 0x30
 8003c5e:	d0f8      	beq.n	8003c52 <_dtoa_r+0x63a>
 8003c60:	46c1      	mov	r9, r8
 8003c62:	e03a      	b.n	8003cda <_dtoa_r+0x6c2>
 8003c64:	4ba2      	ldr	r3, [pc, #648]	; (8003ef0 <_dtoa_r+0x8d8>)
 8003c66:	f7fc fca3 	bl	80005b0 <__aeabi_dmul>
 8003c6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003c6e:	e7bc      	b.n	8003bea <_dtoa_r+0x5d2>
 8003c70:	9f08      	ldr	r7, [sp, #32]
 8003c72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003c76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c7a:	f7fc fdc3 	bl	8000804 <__aeabi_ddiv>
 8003c7e:	f7fc ff47 	bl	8000b10 <__aeabi_d2iz>
 8003c82:	4604      	mov	r4, r0
 8003c84:	f7fc fc2a 	bl	80004dc <__aeabi_i2d>
 8003c88:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003c8c:	f7fc fc90 	bl	80005b0 <__aeabi_dmul>
 8003c90:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8003c94:	460b      	mov	r3, r1
 8003c96:	4602      	mov	r2, r0
 8003c98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c9c:	f7fc fad0 	bl	8000240 <__aeabi_dsub>
 8003ca0:	f807 6b01 	strb.w	r6, [r7], #1
 8003ca4:	9e08      	ldr	r6, [sp, #32]
 8003ca6:	9b02      	ldr	r3, [sp, #8]
 8003ca8:	1bbe      	subs	r6, r7, r6
 8003caa:	42b3      	cmp	r3, r6
 8003cac:	d13a      	bne.n	8003d24 <_dtoa_r+0x70c>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	f7fc fac7 	bl	8000244 <__adddf3>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	460b      	mov	r3, r1
 8003cba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cbe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003cc2:	f7fc ff05 	bl	8000ad0 <__aeabi_dcmpgt>
 8003cc6:	bb58      	cbnz	r0, 8003d20 <_dtoa_r+0x708>
 8003cc8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003ccc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003cd0:	f7fc fed6 	bl	8000a80 <__aeabi_dcmpeq>
 8003cd4:	b108      	cbz	r0, 8003cda <_dtoa_r+0x6c2>
 8003cd6:	07e1      	lsls	r1, r4, #31
 8003cd8:	d422      	bmi.n	8003d20 <_dtoa_r+0x708>
 8003cda:	4628      	mov	r0, r5
 8003cdc:	4651      	mov	r1, sl
 8003cde:	f000 fd11 	bl	8004704 <_Bfree>
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	703b      	strb	r3, [r7, #0]
 8003ce6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8003ce8:	f109 0001 	add.w	r0, r9, #1
 8003cec:	6018      	str	r0, [r3, #0]
 8003cee:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f43f acdf 	beq.w	80036b4 <_dtoa_r+0x9c>
 8003cf6:	601f      	str	r7, [r3, #0]
 8003cf8:	e4dc      	b.n	80036b4 <_dtoa_r+0x9c>
 8003cfa:	4627      	mov	r7, r4
 8003cfc:	463b      	mov	r3, r7
 8003cfe:	461f      	mov	r7, r3
 8003d00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003d04:	2a39      	cmp	r2, #57	; 0x39
 8003d06:	d107      	bne.n	8003d18 <_dtoa_r+0x700>
 8003d08:	9a08      	ldr	r2, [sp, #32]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d1f7      	bne.n	8003cfe <_dtoa_r+0x6e6>
 8003d0e:	2230      	movs	r2, #48	; 0x30
 8003d10:	9908      	ldr	r1, [sp, #32]
 8003d12:	f108 0801 	add.w	r8, r8, #1
 8003d16:	700a      	strb	r2, [r1, #0]
 8003d18:	781a      	ldrb	r2, [r3, #0]
 8003d1a:	3201      	adds	r2, #1
 8003d1c:	701a      	strb	r2, [r3, #0]
 8003d1e:	e79f      	b.n	8003c60 <_dtoa_r+0x648>
 8003d20:	46c8      	mov	r8, r9
 8003d22:	e7eb      	b.n	8003cfc <_dtoa_r+0x6e4>
 8003d24:	2200      	movs	r2, #0
 8003d26:	4b72      	ldr	r3, [pc, #456]	; (8003ef0 <_dtoa_r+0x8d8>)
 8003d28:	f7fc fc42 	bl	80005b0 <__aeabi_dmul>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	460b      	mov	r3, r1
 8003d30:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003d34:	2200      	movs	r2, #0
 8003d36:	2300      	movs	r3, #0
 8003d38:	f7fc fea2 	bl	8000a80 <__aeabi_dcmpeq>
 8003d3c:	2800      	cmp	r0, #0
 8003d3e:	d098      	beq.n	8003c72 <_dtoa_r+0x65a>
 8003d40:	e7cb      	b.n	8003cda <_dtoa_r+0x6c2>
 8003d42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003d44:	2a00      	cmp	r2, #0
 8003d46:	f000 80cd 	beq.w	8003ee4 <_dtoa_r+0x8cc>
 8003d4a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003d4c:	2a01      	cmp	r2, #1
 8003d4e:	f300 80af 	bgt.w	8003eb0 <_dtoa_r+0x898>
 8003d52:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003d54:	2a00      	cmp	r2, #0
 8003d56:	f000 80a7 	beq.w	8003ea8 <_dtoa_r+0x890>
 8003d5a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003d5e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003d60:	9f06      	ldr	r7, [sp, #24]
 8003d62:	9a06      	ldr	r2, [sp, #24]
 8003d64:	2101      	movs	r1, #1
 8003d66:	441a      	add	r2, r3
 8003d68:	9206      	str	r2, [sp, #24]
 8003d6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d6c:	4628      	mov	r0, r5
 8003d6e:	441a      	add	r2, r3
 8003d70:	9209      	str	r2, [sp, #36]	; 0x24
 8003d72:	f000 fd81 	bl	8004878 <__i2b>
 8003d76:	4606      	mov	r6, r0
 8003d78:	2f00      	cmp	r7, #0
 8003d7a:	dd0c      	ble.n	8003d96 <_dtoa_r+0x77e>
 8003d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	dd09      	ble.n	8003d96 <_dtoa_r+0x77e>
 8003d82:	42bb      	cmp	r3, r7
 8003d84:	bfa8      	it	ge
 8003d86:	463b      	movge	r3, r7
 8003d88:	9a06      	ldr	r2, [sp, #24]
 8003d8a:	1aff      	subs	r7, r7, r3
 8003d8c:	1ad2      	subs	r2, r2, r3
 8003d8e:	9206      	str	r2, [sp, #24]
 8003d90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	9309      	str	r3, [sp, #36]	; 0x24
 8003d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d98:	b1f3      	cbz	r3, 8003dd8 <_dtoa_r+0x7c0>
 8003d9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 80a9 	beq.w	8003ef4 <_dtoa_r+0x8dc>
 8003da2:	2c00      	cmp	r4, #0
 8003da4:	dd10      	ble.n	8003dc8 <_dtoa_r+0x7b0>
 8003da6:	4631      	mov	r1, r6
 8003da8:	4622      	mov	r2, r4
 8003daa:	4628      	mov	r0, r5
 8003dac:	f000 fe1e 	bl	80049ec <__pow5mult>
 8003db0:	4652      	mov	r2, sl
 8003db2:	4601      	mov	r1, r0
 8003db4:	4606      	mov	r6, r0
 8003db6:	4628      	mov	r0, r5
 8003db8:	f000 fd74 	bl	80048a4 <__multiply>
 8003dbc:	4680      	mov	r8, r0
 8003dbe:	4651      	mov	r1, sl
 8003dc0:	4628      	mov	r0, r5
 8003dc2:	f000 fc9f 	bl	8004704 <_Bfree>
 8003dc6:	46c2      	mov	sl, r8
 8003dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003dca:	1b1a      	subs	r2, r3, r4
 8003dcc:	d004      	beq.n	8003dd8 <_dtoa_r+0x7c0>
 8003dce:	4651      	mov	r1, sl
 8003dd0:	4628      	mov	r0, r5
 8003dd2:	f000 fe0b 	bl	80049ec <__pow5mult>
 8003dd6:	4682      	mov	sl, r0
 8003dd8:	2101      	movs	r1, #1
 8003dda:	4628      	mov	r0, r5
 8003ddc:	f000 fd4c 	bl	8004878 <__i2b>
 8003de0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003de2:	4604      	mov	r4, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f340 8087 	ble.w	8003ef8 <_dtoa_r+0x8e0>
 8003dea:	461a      	mov	r2, r3
 8003dec:	4601      	mov	r1, r0
 8003dee:	4628      	mov	r0, r5
 8003df0:	f000 fdfc 	bl	80049ec <__pow5mult>
 8003df4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003df6:	4604      	mov	r4, r0
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	f340 8080 	ble.w	8003efe <_dtoa_r+0x8e6>
 8003dfe:	f04f 0800 	mov.w	r8, #0
 8003e02:	6923      	ldr	r3, [r4, #16]
 8003e04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003e08:	6918      	ldr	r0, [r3, #16]
 8003e0a:	f000 fce7 	bl	80047dc <__hi0bits>
 8003e0e:	f1c0 0020 	rsb	r0, r0, #32
 8003e12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e14:	4418      	add	r0, r3
 8003e16:	f010 001f 	ands.w	r0, r0, #31
 8003e1a:	f000 8092 	beq.w	8003f42 <_dtoa_r+0x92a>
 8003e1e:	f1c0 0320 	rsb	r3, r0, #32
 8003e22:	2b04      	cmp	r3, #4
 8003e24:	f340 808a 	ble.w	8003f3c <_dtoa_r+0x924>
 8003e28:	f1c0 001c 	rsb	r0, r0, #28
 8003e2c:	9b06      	ldr	r3, [sp, #24]
 8003e2e:	4407      	add	r7, r0
 8003e30:	4403      	add	r3, r0
 8003e32:	9306      	str	r3, [sp, #24]
 8003e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e36:	4403      	add	r3, r0
 8003e38:	9309      	str	r3, [sp, #36]	; 0x24
 8003e3a:	9b06      	ldr	r3, [sp, #24]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	dd05      	ble.n	8003e4c <_dtoa_r+0x834>
 8003e40:	4651      	mov	r1, sl
 8003e42:	461a      	mov	r2, r3
 8003e44:	4628      	mov	r0, r5
 8003e46:	f000 fe2b 	bl	8004aa0 <__lshift>
 8003e4a:	4682      	mov	sl, r0
 8003e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	dd05      	ble.n	8003e5e <_dtoa_r+0x846>
 8003e52:	4621      	mov	r1, r4
 8003e54:	461a      	mov	r2, r3
 8003e56:	4628      	mov	r0, r5
 8003e58:	f000 fe22 	bl	8004aa0 <__lshift>
 8003e5c:	4604      	mov	r4, r0
 8003e5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d070      	beq.n	8003f46 <_dtoa_r+0x92e>
 8003e64:	4621      	mov	r1, r4
 8003e66:	4650      	mov	r0, sl
 8003e68:	f000 fe86 	bl	8004b78 <__mcmp>
 8003e6c:	2800      	cmp	r0, #0
 8003e6e:	da6a      	bge.n	8003f46 <_dtoa_r+0x92e>
 8003e70:	2300      	movs	r3, #0
 8003e72:	4651      	mov	r1, sl
 8003e74:	220a      	movs	r2, #10
 8003e76:	4628      	mov	r0, r5
 8003e78:	f000 fc66 	bl	8004748 <__multadd>
 8003e7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003e7e:	4682      	mov	sl, r0
 8003e80:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	f000 8193 	beq.w	80041b0 <_dtoa_r+0xb98>
 8003e8a:	4631      	mov	r1, r6
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	220a      	movs	r2, #10
 8003e90:	4628      	mov	r0, r5
 8003e92:	f000 fc59 	bl	8004748 <__multadd>
 8003e96:	f1bb 0f00 	cmp.w	fp, #0
 8003e9a:	4606      	mov	r6, r0
 8003e9c:	f300 8093 	bgt.w	8003fc6 <_dtoa_r+0x9ae>
 8003ea0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	dc57      	bgt.n	8003f56 <_dtoa_r+0x93e>
 8003ea6:	e08e      	b.n	8003fc6 <_dtoa_r+0x9ae>
 8003ea8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003eaa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003eae:	e756      	b.n	8003d5e <_dtoa_r+0x746>
 8003eb0:	9b02      	ldr	r3, [sp, #8]
 8003eb2:	1e5c      	subs	r4, r3, #1
 8003eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003eb6:	42a3      	cmp	r3, r4
 8003eb8:	bfb7      	itett	lt
 8003eba:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003ebc:	1b1c      	subge	r4, r3, r4
 8003ebe:	1ae2      	sublt	r2, r4, r3
 8003ec0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8003ec2:	bfbe      	ittt	lt
 8003ec4:	940a      	strlt	r4, [sp, #40]	; 0x28
 8003ec6:	189b      	addlt	r3, r3, r2
 8003ec8:	930e      	strlt	r3, [sp, #56]	; 0x38
 8003eca:	9b02      	ldr	r3, [sp, #8]
 8003ecc:	bfb8      	it	lt
 8003ece:	2400      	movlt	r4, #0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	bfbb      	ittet	lt
 8003ed4:	9b06      	ldrlt	r3, [sp, #24]
 8003ed6:	9a02      	ldrlt	r2, [sp, #8]
 8003ed8:	9f06      	ldrge	r7, [sp, #24]
 8003eda:	1a9f      	sublt	r7, r3, r2
 8003edc:	bfac      	ite	ge
 8003ede:	9b02      	ldrge	r3, [sp, #8]
 8003ee0:	2300      	movlt	r3, #0
 8003ee2:	e73e      	b.n	8003d62 <_dtoa_r+0x74a>
 8003ee4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003ee6:	9f06      	ldr	r7, [sp, #24]
 8003ee8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8003eea:	e745      	b.n	8003d78 <_dtoa_r+0x760>
 8003eec:	3fe00000 	.word	0x3fe00000
 8003ef0:	40240000 	.word	0x40240000
 8003ef4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003ef6:	e76a      	b.n	8003dce <_dtoa_r+0x7b6>
 8003ef8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	dc19      	bgt.n	8003f32 <_dtoa_r+0x91a>
 8003efe:	9b04      	ldr	r3, [sp, #16]
 8003f00:	b9bb      	cbnz	r3, 8003f32 <_dtoa_r+0x91a>
 8003f02:	9b05      	ldr	r3, [sp, #20]
 8003f04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f08:	b99b      	cbnz	r3, 8003f32 <_dtoa_r+0x91a>
 8003f0a:	9b05      	ldr	r3, [sp, #20]
 8003f0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003f10:	0d1b      	lsrs	r3, r3, #20
 8003f12:	051b      	lsls	r3, r3, #20
 8003f14:	b183      	cbz	r3, 8003f38 <_dtoa_r+0x920>
 8003f16:	f04f 0801 	mov.w	r8, #1
 8003f1a:	9b06      	ldr	r3, [sp, #24]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	9306      	str	r3, [sp, #24]
 8003f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f22:	3301      	adds	r3, #1
 8003f24:	9309      	str	r3, [sp, #36]	; 0x24
 8003f26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f47f af6a 	bne.w	8003e02 <_dtoa_r+0x7ea>
 8003f2e:	2001      	movs	r0, #1
 8003f30:	e76f      	b.n	8003e12 <_dtoa_r+0x7fa>
 8003f32:	f04f 0800 	mov.w	r8, #0
 8003f36:	e7f6      	b.n	8003f26 <_dtoa_r+0x90e>
 8003f38:	4698      	mov	r8, r3
 8003f3a:	e7f4      	b.n	8003f26 <_dtoa_r+0x90e>
 8003f3c:	f43f af7d 	beq.w	8003e3a <_dtoa_r+0x822>
 8003f40:	4618      	mov	r0, r3
 8003f42:	301c      	adds	r0, #28
 8003f44:	e772      	b.n	8003e2c <_dtoa_r+0x814>
 8003f46:	9b02      	ldr	r3, [sp, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	dc36      	bgt.n	8003fba <_dtoa_r+0x9a2>
 8003f4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	dd33      	ble.n	8003fba <_dtoa_r+0x9a2>
 8003f52:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003f56:	f1bb 0f00 	cmp.w	fp, #0
 8003f5a:	d10d      	bne.n	8003f78 <_dtoa_r+0x960>
 8003f5c:	4621      	mov	r1, r4
 8003f5e:	465b      	mov	r3, fp
 8003f60:	2205      	movs	r2, #5
 8003f62:	4628      	mov	r0, r5
 8003f64:	f000 fbf0 	bl	8004748 <__multadd>
 8003f68:	4601      	mov	r1, r0
 8003f6a:	4604      	mov	r4, r0
 8003f6c:	4650      	mov	r0, sl
 8003f6e:	f000 fe03 	bl	8004b78 <__mcmp>
 8003f72:	2800      	cmp	r0, #0
 8003f74:	f73f adb6 	bgt.w	8003ae4 <_dtoa_r+0x4cc>
 8003f78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003f7a:	9f08      	ldr	r7, [sp, #32]
 8003f7c:	ea6f 0903 	mvn.w	r9, r3
 8003f80:	f04f 0800 	mov.w	r8, #0
 8003f84:	4621      	mov	r1, r4
 8003f86:	4628      	mov	r0, r5
 8003f88:	f000 fbbc 	bl	8004704 <_Bfree>
 8003f8c:	2e00      	cmp	r6, #0
 8003f8e:	f43f aea4 	beq.w	8003cda <_dtoa_r+0x6c2>
 8003f92:	f1b8 0f00 	cmp.w	r8, #0
 8003f96:	d005      	beq.n	8003fa4 <_dtoa_r+0x98c>
 8003f98:	45b0      	cmp	r8, r6
 8003f9a:	d003      	beq.n	8003fa4 <_dtoa_r+0x98c>
 8003f9c:	4641      	mov	r1, r8
 8003f9e:	4628      	mov	r0, r5
 8003fa0:	f000 fbb0 	bl	8004704 <_Bfree>
 8003fa4:	4631      	mov	r1, r6
 8003fa6:	4628      	mov	r0, r5
 8003fa8:	f000 fbac 	bl	8004704 <_Bfree>
 8003fac:	e695      	b.n	8003cda <_dtoa_r+0x6c2>
 8003fae:	2400      	movs	r4, #0
 8003fb0:	4626      	mov	r6, r4
 8003fb2:	e7e1      	b.n	8003f78 <_dtoa_r+0x960>
 8003fb4:	46c1      	mov	r9, r8
 8003fb6:	4626      	mov	r6, r4
 8003fb8:	e594      	b.n	8003ae4 <_dtoa_r+0x4cc>
 8003fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003fbc:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	f000 80fc 	beq.w	80041be <_dtoa_r+0xba6>
 8003fc6:	2f00      	cmp	r7, #0
 8003fc8:	dd05      	ble.n	8003fd6 <_dtoa_r+0x9be>
 8003fca:	4631      	mov	r1, r6
 8003fcc:	463a      	mov	r2, r7
 8003fce:	4628      	mov	r0, r5
 8003fd0:	f000 fd66 	bl	8004aa0 <__lshift>
 8003fd4:	4606      	mov	r6, r0
 8003fd6:	f1b8 0f00 	cmp.w	r8, #0
 8003fda:	d05c      	beq.n	8004096 <_dtoa_r+0xa7e>
 8003fdc:	4628      	mov	r0, r5
 8003fde:	6871      	ldr	r1, [r6, #4]
 8003fe0:	f000 fb50 	bl	8004684 <_Balloc>
 8003fe4:	4607      	mov	r7, r0
 8003fe6:	b928      	cbnz	r0, 8003ff4 <_dtoa_r+0x9dc>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	f240 21ea 	movw	r1, #746	; 0x2ea
 8003fee:	4b7e      	ldr	r3, [pc, #504]	; (80041e8 <_dtoa_r+0xbd0>)
 8003ff0:	f7ff bb26 	b.w	8003640 <_dtoa_r+0x28>
 8003ff4:	6932      	ldr	r2, [r6, #16]
 8003ff6:	f106 010c 	add.w	r1, r6, #12
 8003ffa:	3202      	adds	r2, #2
 8003ffc:	0092      	lsls	r2, r2, #2
 8003ffe:	300c      	adds	r0, #12
 8004000:	f000 fb32 	bl	8004668 <memcpy>
 8004004:	2201      	movs	r2, #1
 8004006:	4639      	mov	r1, r7
 8004008:	4628      	mov	r0, r5
 800400a:	f000 fd49 	bl	8004aa0 <__lshift>
 800400e:	46b0      	mov	r8, r6
 8004010:	4606      	mov	r6, r0
 8004012:	9b08      	ldr	r3, [sp, #32]
 8004014:	3301      	adds	r3, #1
 8004016:	9302      	str	r3, [sp, #8]
 8004018:	9b08      	ldr	r3, [sp, #32]
 800401a:	445b      	add	r3, fp
 800401c:	930a      	str	r3, [sp, #40]	; 0x28
 800401e:	9b04      	ldr	r3, [sp, #16]
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	9309      	str	r3, [sp, #36]	; 0x24
 8004026:	9b02      	ldr	r3, [sp, #8]
 8004028:	4621      	mov	r1, r4
 800402a:	4650      	mov	r0, sl
 800402c:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8004030:	f7ff fa64 	bl	80034fc <quorem>
 8004034:	4603      	mov	r3, r0
 8004036:	4641      	mov	r1, r8
 8004038:	3330      	adds	r3, #48	; 0x30
 800403a:	9004      	str	r0, [sp, #16]
 800403c:	4650      	mov	r0, sl
 800403e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004040:	f000 fd9a 	bl	8004b78 <__mcmp>
 8004044:	4632      	mov	r2, r6
 8004046:	9006      	str	r0, [sp, #24]
 8004048:	4621      	mov	r1, r4
 800404a:	4628      	mov	r0, r5
 800404c:	f000 fdb0 	bl	8004bb0 <__mdiff>
 8004050:	68c2      	ldr	r2, [r0, #12]
 8004052:	4607      	mov	r7, r0
 8004054:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004056:	bb02      	cbnz	r2, 800409a <_dtoa_r+0xa82>
 8004058:	4601      	mov	r1, r0
 800405a:	4650      	mov	r0, sl
 800405c:	f000 fd8c 	bl	8004b78 <__mcmp>
 8004060:	4602      	mov	r2, r0
 8004062:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004064:	4639      	mov	r1, r7
 8004066:	4628      	mov	r0, r5
 8004068:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800406c:	f000 fb4a 	bl	8004704 <_Bfree>
 8004070:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004072:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004074:	9f02      	ldr	r7, [sp, #8]
 8004076:	ea43 0102 	orr.w	r1, r3, r2
 800407a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800407c:	430b      	orrs	r3, r1
 800407e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004080:	d10d      	bne.n	800409e <_dtoa_r+0xa86>
 8004082:	2b39      	cmp	r3, #57	; 0x39
 8004084:	d027      	beq.n	80040d6 <_dtoa_r+0xabe>
 8004086:	9a06      	ldr	r2, [sp, #24]
 8004088:	2a00      	cmp	r2, #0
 800408a:	dd01      	ble.n	8004090 <_dtoa_r+0xa78>
 800408c:	9b04      	ldr	r3, [sp, #16]
 800408e:	3331      	adds	r3, #49	; 0x31
 8004090:	f88b 3000 	strb.w	r3, [fp]
 8004094:	e776      	b.n	8003f84 <_dtoa_r+0x96c>
 8004096:	4630      	mov	r0, r6
 8004098:	e7b9      	b.n	800400e <_dtoa_r+0x9f6>
 800409a:	2201      	movs	r2, #1
 800409c:	e7e2      	b.n	8004064 <_dtoa_r+0xa4c>
 800409e:	9906      	ldr	r1, [sp, #24]
 80040a0:	2900      	cmp	r1, #0
 80040a2:	db04      	blt.n	80040ae <_dtoa_r+0xa96>
 80040a4:	9822      	ldr	r0, [sp, #136]	; 0x88
 80040a6:	4301      	orrs	r1, r0
 80040a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040aa:	4301      	orrs	r1, r0
 80040ac:	d120      	bne.n	80040f0 <_dtoa_r+0xad8>
 80040ae:	2a00      	cmp	r2, #0
 80040b0:	ddee      	ble.n	8004090 <_dtoa_r+0xa78>
 80040b2:	4651      	mov	r1, sl
 80040b4:	2201      	movs	r2, #1
 80040b6:	4628      	mov	r0, r5
 80040b8:	9302      	str	r3, [sp, #8]
 80040ba:	f000 fcf1 	bl	8004aa0 <__lshift>
 80040be:	4621      	mov	r1, r4
 80040c0:	4682      	mov	sl, r0
 80040c2:	f000 fd59 	bl	8004b78 <__mcmp>
 80040c6:	2800      	cmp	r0, #0
 80040c8:	9b02      	ldr	r3, [sp, #8]
 80040ca:	dc02      	bgt.n	80040d2 <_dtoa_r+0xaba>
 80040cc:	d1e0      	bne.n	8004090 <_dtoa_r+0xa78>
 80040ce:	07da      	lsls	r2, r3, #31
 80040d0:	d5de      	bpl.n	8004090 <_dtoa_r+0xa78>
 80040d2:	2b39      	cmp	r3, #57	; 0x39
 80040d4:	d1da      	bne.n	800408c <_dtoa_r+0xa74>
 80040d6:	2339      	movs	r3, #57	; 0x39
 80040d8:	f88b 3000 	strb.w	r3, [fp]
 80040dc:	463b      	mov	r3, r7
 80040de:	461f      	mov	r7, r3
 80040e0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80040e4:	3b01      	subs	r3, #1
 80040e6:	2a39      	cmp	r2, #57	; 0x39
 80040e8:	d050      	beq.n	800418c <_dtoa_r+0xb74>
 80040ea:	3201      	adds	r2, #1
 80040ec:	701a      	strb	r2, [r3, #0]
 80040ee:	e749      	b.n	8003f84 <_dtoa_r+0x96c>
 80040f0:	2a00      	cmp	r2, #0
 80040f2:	dd03      	ble.n	80040fc <_dtoa_r+0xae4>
 80040f4:	2b39      	cmp	r3, #57	; 0x39
 80040f6:	d0ee      	beq.n	80040d6 <_dtoa_r+0xabe>
 80040f8:	3301      	adds	r3, #1
 80040fa:	e7c9      	b.n	8004090 <_dtoa_r+0xa78>
 80040fc:	9a02      	ldr	r2, [sp, #8]
 80040fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004100:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004104:	428a      	cmp	r2, r1
 8004106:	d02a      	beq.n	800415e <_dtoa_r+0xb46>
 8004108:	4651      	mov	r1, sl
 800410a:	2300      	movs	r3, #0
 800410c:	220a      	movs	r2, #10
 800410e:	4628      	mov	r0, r5
 8004110:	f000 fb1a 	bl	8004748 <__multadd>
 8004114:	45b0      	cmp	r8, r6
 8004116:	4682      	mov	sl, r0
 8004118:	f04f 0300 	mov.w	r3, #0
 800411c:	f04f 020a 	mov.w	r2, #10
 8004120:	4641      	mov	r1, r8
 8004122:	4628      	mov	r0, r5
 8004124:	d107      	bne.n	8004136 <_dtoa_r+0xb1e>
 8004126:	f000 fb0f 	bl	8004748 <__multadd>
 800412a:	4680      	mov	r8, r0
 800412c:	4606      	mov	r6, r0
 800412e:	9b02      	ldr	r3, [sp, #8]
 8004130:	3301      	adds	r3, #1
 8004132:	9302      	str	r3, [sp, #8]
 8004134:	e777      	b.n	8004026 <_dtoa_r+0xa0e>
 8004136:	f000 fb07 	bl	8004748 <__multadd>
 800413a:	4631      	mov	r1, r6
 800413c:	4680      	mov	r8, r0
 800413e:	2300      	movs	r3, #0
 8004140:	220a      	movs	r2, #10
 8004142:	4628      	mov	r0, r5
 8004144:	f000 fb00 	bl	8004748 <__multadd>
 8004148:	4606      	mov	r6, r0
 800414a:	e7f0      	b.n	800412e <_dtoa_r+0xb16>
 800414c:	f1bb 0f00 	cmp.w	fp, #0
 8004150:	bfcc      	ite	gt
 8004152:	465f      	movgt	r7, fp
 8004154:	2701      	movle	r7, #1
 8004156:	f04f 0800 	mov.w	r8, #0
 800415a:	9a08      	ldr	r2, [sp, #32]
 800415c:	4417      	add	r7, r2
 800415e:	4651      	mov	r1, sl
 8004160:	2201      	movs	r2, #1
 8004162:	4628      	mov	r0, r5
 8004164:	9302      	str	r3, [sp, #8]
 8004166:	f000 fc9b 	bl	8004aa0 <__lshift>
 800416a:	4621      	mov	r1, r4
 800416c:	4682      	mov	sl, r0
 800416e:	f000 fd03 	bl	8004b78 <__mcmp>
 8004172:	2800      	cmp	r0, #0
 8004174:	dcb2      	bgt.n	80040dc <_dtoa_r+0xac4>
 8004176:	d102      	bne.n	800417e <_dtoa_r+0xb66>
 8004178:	9b02      	ldr	r3, [sp, #8]
 800417a:	07db      	lsls	r3, r3, #31
 800417c:	d4ae      	bmi.n	80040dc <_dtoa_r+0xac4>
 800417e:	463b      	mov	r3, r7
 8004180:	461f      	mov	r7, r3
 8004182:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004186:	2a30      	cmp	r2, #48	; 0x30
 8004188:	d0fa      	beq.n	8004180 <_dtoa_r+0xb68>
 800418a:	e6fb      	b.n	8003f84 <_dtoa_r+0x96c>
 800418c:	9a08      	ldr	r2, [sp, #32]
 800418e:	429a      	cmp	r2, r3
 8004190:	d1a5      	bne.n	80040de <_dtoa_r+0xac6>
 8004192:	2331      	movs	r3, #49	; 0x31
 8004194:	f109 0901 	add.w	r9, r9, #1
 8004198:	7013      	strb	r3, [r2, #0]
 800419a:	e6f3      	b.n	8003f84 <_dtoa_r+0x96c>
 800419c:	4b13      	ldr	r3, [pc, #76]	; (80041ec <_dtoa_r+0xbd4>)
 800419e:	f7ff baa7 	b.w	80036f0 <_dtoa_r+0xd8>
 80041a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f47f aa80 	bne.w	80036aa <_dtoa_r+0x92>
 80041aa:	4b11      	ldr	r3, [pc, #68]	; (80041f0 <_dtoa_r+0xbd8>)
 80041ac:	f7ff baa0 	b.w	80036f0 <_dtoa_r+0xd8>
 80041b0:	f1bb 0f00 	cmp.w	fp, #0
 80041b4:	dc03      	bgt.n	80041be <_dtoa_r+0xba6>
 80041b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	f73f aecc 	bgt.w	8003f56 <_dtoa_r+0x93e>
 80041be:	9f08      	ldr	r7, [sp, #32]
 80041c0:	4621      	mov	r1, r4
 80041c2:	4650      	mov	r0, sl
 80041c4:	f7ff f99a 	bl	80034fc <quorem>
 80041c8:	9a08      	ldr	r2, [sp, #32]
 80041ca:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80041ce:	f807 3b01 	strb.w	r3, [r7], #1
 80041d2:	1aba      	subs	r2, r7, r2
 80041d4:	4593      	cmp	fp, r2
 80041d6:	ddb9      	ble.n	800414c <_dtoa_r+0xb34>
 80041d8:	4651      	mov	r1, sl
 80041da:	2300      	movs	r3, #0
 80041dc:	220a      	movs	r2, #10
 80041de:	4628      	mov	r0, r5
 80041e0:	f000 fab2 	bl	8004748 <__multadd>
 80041e4:	4682      	mov	sl, r0
 80041e6:	e7eb      	b.n	80041c0 <_dtoa_r+0xba8>
 80041e8:	0800555b 	.word	0x0800555b
 80041ec:	080054b4 	.word	0x080054b4
 80041f0:	080054d8 	.word	0x080054d8

080041f4 <__sflush_r>:
 80041f4:	898a      	ldrh	r2, [r1, #12]
 80041f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041fa:	4605      	mov	r5, r0
 80041fc:	0710      	lsls	r0, r2, #28
 80041fe:	460c      	mov	r4, r1
 8004200:	d458      	bmi.n	80042b4 <__sflush_r+0xc0>
 8004202:	684b      	ldr	r3, [r1, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	dc05      	bgt.n	8004214 <__sflush_r+0x20>
 8004208:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800420a:	2b00      	cmp	r3, #0
 800420c:	dc02      	bgt.n	8004214 <__sflush_r+0x20>
 800420e:	2000      	movs	r0, #0
 8004210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004214:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004216:	2e00      	cmp	r6, #0
 8004218:	d0f9      	beq.n	800420e <__sflush_r+0x1a>
 800421a:	2300      	movs	r3, #0
 800421c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004220:	682f      	ldr	r7, [r5, #0]
 8004222:	602b      	str	r3, [r5, #0]
 8004224:	d032      	beq.n	800428c <__sflush_r+0x98>
 8004226:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004228:	89a3      	ldrh	r3, [r4, #12]
 800422a:	075a      	lsls	r2, r3, #29
 800422c:	d505      	bpl.n	800423a <__sflush_r+0x46>
 800422e:	6863      	ldr	r3, [r4, #4]
 8004230:	1ac0      	subs	r0, r0, r3
 8004232:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004234:	b10b      	cbz	r3, 800423a <__sflush_r+0x46>
 8004236:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004238:	1ac0      	subs	r0, r0, r3
 800423a:	2300      	movs	r3, #0
 800423c:	4602      	mov	r2, r0
 800423e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004240:	4628      	mov	r0, r5
 8004242:	6a21      	ldr	r1, [r4, #32]
 8004244:	47b0      	blx	r6
 8004246:	1c43      	adds	r3, r0, #1
 8004248:	89a3      	ldrh	r3, [r4, #12]
 800424a:	d106      	bne.n	800425a <__sflush_r+0x66>
 800424c:	6829      	ldr	r1, [r5, #0]
 800424e:	291d      	cmp	r1, #29
 8004250:	d82c      	bhi.n	80042ac <__sflush_r+0xb8>
 8004252:	4a2a      	ldr	r2, [pc, #168]	; (80042fc <__sflush_r+0x108>)
 8004254:	40ca      	lsrs	r2, r1
 8004256:	07d6      	lsls	r6, r2, #31
 8004258:	d528      	bpl.n	80042ac <__sflush_r+0xb8>
 800425a:	2200      	movs	r2, #0
 800425c:	6062      	str	r2, [r4, #4]
 800425e:	6922      	ldr	r2, [r4, #16]
 8004260:	04d9      	lsls	r1, r3, #19
 8004262:	6022      	str	r2, [r4, #0]
 8004264:	d504      	bpl.n	8004270 <__sflush_r+0x7c>
 8004266:	1c42      	adds	r2, r0, #1
 8004268:	d101      	bne.n	800426e <__sflush_r+0x7a>
 800426a:	682b      	ldr	r3, [r5, #0]
 800426c:	b903      	cbnz	r3, 8004270 <__sflush_r+0x7c>
 800426e:	6560      	str	r0, [r4, #84]	; 0x54
 8004270:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004272:	602f      	str	r7, [r5, #0]
 8004274:	2900      	cmp	r1, #0
 8004276:	d0ca      	beq.n	800420e <__sflush_r+0x1a>
 8004278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800427c:	4299      	cmp	r1, r3
 800427e:	d002      	beq.n	8004286 <__sflush_r+0x92>
 8004280:	4628      	mov	r0, r5
 8004282:	f000 fd8f 	bl	8004da4 <_free_r>
 8004286:	2000      	movs	r0, #0
 8004288:	6360      	str	r0, [r4, #52]	; 0x34
 800428a:	e7c1      	b.n	8004210 <__sflush_r+0x1c>
 800428c:	6a21      	ldr	r1, [r4, #32]
 800428e:	2301      	movs	r3, #1
 8004290:	4628      	mov	r0, r5
 8004292:	47b0      	blx	r6
 8004294:	1c41      	adds	r1, r0, #1
 8004296:	d1c7      	bne.n	8004228 <__sflush_r+0x34>
 8004298:	682b      	ldr	r3, [r5, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d0c4      	beq.n	8004228 <__sflush_r+0x34>
 800429e:	2b1d      	cmp	r3, #29
 80042a0:	d001      	beq.n	80042a6 <__sflush_r+0xb2>
 80042a2:	2b16      	cmp	r3, #22
 80042a4:	d101      	bne.n	80042aa <__sflush_r+0xb6>
 80042a6:	602f      	str	r7, [r5, #0]
 80042a8:	e7b1      	b.n	800420e <__sflush_r+0x1a>
 80042aa:	89a3      	ldrh	r3, [r4, #12]
 80042ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042b0:	81a3      	strh	r3, [r4, #12]
 80042b2:	e7ad      	b.n	8004210 <__sflush_r+0x1c>
 80042b4:	690f      	ldr	r7, [r1, #16]
 80042b6:	2f00      	cmp	r7, #0
 80042b8:	d0a9      	beq.n	800420e <__sflush_r+0x1a>
 80042ba:	0793      	lsls	r3, r2, #30
 80042bc:	bf18      	it	ne
 80042be:	2300      	movne	r3, #0
 80042c0:	680e      	ldr	r6, [r1, #0]
 80042c2:	bf08      	it	eq
 80042c4:	694b      	ldreq	r3, [r1, #20]
 80042c6:	eba6 0807 	sub.w	r8, r6, r7
 80042ca:	600f      	str	r7, [r1, #0]
 80042cc:	608b      	str	r3, [r1, #8]
 80042ce:	f1b8 0f00 	cmp.w	r8, #0
 80042d2:	dd9c      	ble.n	800420e <__sflush_r+0x1a>
 80042d4:	4643      	mov	r3, r8
 80042d6:	463a      	mov	r2, r7
 80042d8:	4628      	mov	r0, r5
 80042da:	6a21      	ldr	r1, [r4, #32]
 80042dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80042de:	47b0      	blx	r6
 80042e0:	2800      	cmp	r0, #0
 80042e2:	dc06      	bgt.n	80042f2 <__sflush_r+0xfe>
 80042e4:	89a3      	ldrh	r3, [r4, #12]
 80042e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80042ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042ee:	81a3      	strh	r3, [r4, #12]
 80042f0:	e78e      	b.n	8004210 <__sflush_r+0x1c>
 80042f2:	4407      	add	r7, r0
 80042f4:	eba8 0800 	sub.w	r8, r8, r0
 80042f8:	e7e9      	b.n	80042ce <__sflush_r+0xda>
 80042fa:	bf00      	nop
 80042fc:	20400001 	.word	0x20400001

08004300 <_fflush_r>:
 8004300:	b538      	push	{r3, r4, r5, lr}
 8004302:	690b      	ldr	r3, [r1, #16]
 8004304:	4605      	mov	r5, r0
 8004306:	460c      	mov	r4, r1
 8004308:	b913      	cbnz	r3, 8004310 <_fflush_r+0x10>
 800430a:	2500      	movs	r5, #0
 800430c:	4628      	mov	r0, r5
 800430e:	bd38      	pop	{r3, r4, r5, pc}
 8004310:	b118      	cbz	r0, 800431a <_fflush_r+0x1a>
 8004312:	6983      	ldr	r3, [r0, #24]
 8004314:	b90b      	cbnz	r3, 800431a <_fflush_r+0x1a>
 8004316:	f000 f887 	bl	8004428 <__sinit>
 800431a:	4b14      	ldr	r3, [pc, #80]	; (800436c <_fflush_r+0x6c>)
 800431c:	429c      	cmp	r4, r3
 800431e:	d11b      	bne.n	8004358 <_fflush_r+0x58>
 8004320:	686c      	ldr	r4, [r5, #4]
 8004322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d0ef      	beq.n	800430a <_fflush_r+0xa>
 800432a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800432c:	07d0      	lsls	r0, r2, #31
 800432e:	d404      	bmi.n	800433a <_fflush_r+0x3a>
 8004330:	0599      	lsls	r1, r3, #22
 8004332:	d402      	bmi.n	800433a <_fflush_r+0x3a>
 8004334:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004336:	f000 f91a 	bl	800456e <__retarget_lock_acquire_recursive>
 800433a:	4628      	mov	r0, r5
 800433c:	4621      	mov	r1, r4
 800433e:	f7ff ff59 	bl	80041f4 <__sflush_r>
 8004342:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004344:	4605      	mov	r5, r0
 8004346:	07da      	lsls	r2, r3, #31
 8004348:	d4e0      	bmi.n	800430c <_fflush_r+0xc>
 800434a:	89a3      	ldrh	r3, [r4, #12]
 800434c:	059b      	lsls	r3, r3, #22
 800434e:	d4dd      	bmi.n	800430c <_fflush_r+0xc>
 8004350:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004352:	f000 f90d 	bl	8004570 <__retarget_lock_release_recursive>
 8004356:	e7d9      	b.n	800430c <_fflush_r+0xc>
 8004358:	4b05      	ldr	r3, [pc, #20]	; (8004370 <_fflush_r+0x70>)
 800435a:	429c      	cmp	r4, r3
 800435c:	d101      	bne.n	8004362 <_fflush_r+0x62>
 800435e:	68ac      	ldr	r4, [r5, #8]
 8004360:	e7df      	b.n	8004322 <_fflush_r+0x22>
 8004362:	4b04      	ldr	r3, [pc, #16]	; (8004374 <_fflush_r+0x74>)
 8004364:	429c      	cmp	r4, r3
 8004366:	bf08      	it	eq
 8004368:	68ec      	ldreq	r4, [r5, #12]
 800436a:	e7da      	b.n	8004322 <_fflush_r+0x22>
 800436c:	0800558c 	.word	0x0800558c
 8004370:	080055ac 	.word	0x080055ac
 8004374:	0800556c 	.word	0x0800556c

08004378 <std>:
 8004378:	2300      	movs	r3, #0
 800437a:	b510      	push	{r4, lr}
 800437c:	4604      	mov	r4, r0
 800437e:	e9c0 3300 	strd	r3, r3, [r0]
 8004382:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004386:	6083      	str	r3, [r0, #8]
 8004388:	8181      	strh	r1, [r0, #12]
 800438a:	6643      	str	r3, [r0, #100]	; 0x64
 800438c:	81c2      	strh	r2, [r0, #14]
 800438e:	6183      	str	r3, [r0, #24]
 8004390:	4619      	mov	r1, r3
 8004392:	2208      	movs	r2, #8
 8004394:	305c      	adds	r0, #92	; 0x5c
 8004396:	f7fe fb89 	bl	8002aac <memset>
 800439a:	4b05      	ldr	r3, [pc, #20]	; (80043b0 <std+0x38>)
 800439c:	6224      	str	r4, [r4, #32]
 800439e:	6263      	str	r3, [r4, #36]	; 0x24
 80043a0:	4b04      	ldr	r3, [pc, #16]	; (80043b4 <std+0x3c>)
 80043a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80043a4:	4b04      	ldr	r3, [pc, #16]	; (80043b8 <std+0x40>)
 80043a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80043a8:	4b04      	ldr	r3, [pc, #16]	; (80043bc <std+0x44>)
 80043aa:	6323      	str	r3, [r4, #48]	; 0x30
 80043ac:	bd10      	pop	{r4, pc}
 80043ae:	bf00      	nop
 80043b0:	080051c1 	.word	0x080051c1
 80043b4:	080051e3 	.word	0x080051e3
 80043b8:	0800521b 	.word	0x0800521b
 80043bc:	0800523f 	.word	0x0800523f

080043c0 <_cleanup_r>:
 80043c0:	4901      	ldr	r1, [pc, #4]	; (80043c8 <_cleanup_r+0x8>)
 80043c2:	f000 b8af 	b.w	8004524 <_fwalk_reent>
 80043c6:	bf00      	nop
 80043c8:	08004301 	.word	0x08004301

080043cc <__sfmoreglue>:
 80043cc:	b570      	push	{r4, r5, r6, lr}
 80043ce:	2568      	movs	r5, #104	; 0x68
 80043d0:	1e4a      	subs	r2, r1, #1
 80043d2:	4355      	muls	r5, r2
 80043d4:	460e      	mov	r6, r1
 80043d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80043da:	f000 fd2f 	bl	8004e3c <_malloc_r>
 80043de:	4604      	mov	r4, r0
 80043e0:	b140      	cbz	r0, 80043f4 <__sfmoreglue+0x28>
 80043e2:	2100      	movs	r1, #0
 80043e4:	e9c0 1600 	strd	r1, r6, [r0]
 80043e8:	300c      	adds	r0, #12
 80043ea:	60a0      	str	r0, [r4, #8]
 80043ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80043f0:	f7fe fb5c 	bl	8002aac <memset>
 80043f4:	4620      	mov	r0, r4
 80043f6:	bd70      	pop	{r4, r5, r6, pc}

080043f8 <__sfp_lock_acquire>:
 80043f8:	4801      	ldr	r0, [pc, #4]	; (8004400 <__sfp_lock_acquire+0x8>)
 80043fa:	f000 b8b8 	b.w	800456e <__retarget_lock_acquire_recursive>
 80043fe:	bf00      	nop
 8004400:	2000028c 	.word	0x2000028c

08004404 <__sfp_lock_release>:
 8004404:	4801      	ldr	r0, [pc, #4]	; (800440c <__sfp_lock_release+0x8>)
 8004406:	f000 b8b3 	b.w	8004570 <__retarget_lock_release_recursive>
 800440a:	bf00      	nop
 800440c:	2000028c 	.word	0x2000028c

08004410 <__sinit_lock_acquire>:
 8004410:	4801      	ldr	r0, [pc, #4]	; (8004418 <__sinit_lock_acquire+0x8>)
 8004412:	f000 b8ac 	b.w	800456e <__retarget_lock_acquire_recursive>
 8004416:	bf00      	nop
 8004418:	20000287 	.word	0x20000287

0800441c <__sinit_lock_release>:
 800441c:	4801      	ldr	r0, [pc, #4]	; (8004424 <__sinit_lock_release+0x8>)
 800441e:	f000 b8a7 	b.w	8004570 <__retarget_lock_release_recursive>
 8004422:	bf00      	nop
 8004424:	20000287 	.word	0x20000287

08004428 <__sinit>:
 8004428:	b510      	push	{r4, lr}
 800442a:	4604      	mov	r4, r0
 800442c:	f7ff fff0 	bl	8004410 <__sinit_lock_acquire>
 8004430:	69a3      	ldr	r3, [r4, #24]
 8004432:	b11b      	cbz	r3, 800443c <__sinit+0x14>
 8004434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004438:	f7ff bff0 	b.w	800441c <__sinit_lock_release>
 800443c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004440:	6523      	str	r3, [r4, #80]	; 0x50
 8004442:	4b13      	ldr	r3, [pc, #76]	; (8004490 <__sinit+0x68>)
 8004444:	4a13      	ldr	r2, [pc, #76]	; (8004494 <__sinit+0x6c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	62a2      	str	r2, [r4, #40]	; 0x28
 800444a:	42a3      	cmp	r3, r4
 800444c:	bf08      	it	eq
 800444e:	2301      	moveq	r3, #1
 8004450:	4620      	mov	r0, r4
 8004452:	bf08      	it	eq
 8004454:	61a3      	streq	r3, [r4, #24]
 8004456:	f000 f81f 	bl	8004498 <__sfp>
 800445a:	6060      	str	r0, [r4, #4]
 800445c:	4620      	mov	r0, r4
 800445e:	f000 f81b 	bl	8004498 <__sfp>
 8004462:	60a0      	str	r0, [r4, #8]
 8004464:	4620      	mov	r0, r4
 8004466:	f000 f817 	bl	8004498 <__sfp>
 800446a:	2200      	movs	r2, #0
 800446c:	2104      	movs	r1, #4
 800446e:	60e0      	str	r0, [r4, #12]
 8004470:	6860      	ldr	r0, [r4, #4]
 8004472:	f7ff ff81 	bl	8004378 <std>
 8004476:	2201      	movs	r2, #1
 8004478:	2109      	movs	r1, #9
 800447a:	68a0      	ldr	r0, [r4, #8]
 800447c:	f7ff ff7c 	bl	8004378 <std>
 8004480:	2202      	movs	r2, #2
 8004482:	2112      	movs	r1, #18
 8004484:	68e0      	ldr	r0, [r4, #12]
 8004486:	f7ff ff77 	bl	8004378 <std>
 800448a:	2301      	movs	r3, #1
 800448c:	61a3      	str	r3, [r4, #24]
 800448e:	e7d1      	b.n	8004434 <__sinit+0xc>
 8004490:	080054a0 	.word	0x080054a0
 8004494:	080043c1 	.word	0x080043c1

08004498 <__sfp>:
 8004498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800449a:	4607      	mov	r7, r0
 800449c:	f7ff ffac 	bl	80043f8 <__sfp_lock_acquire>
 80044a0:	4b1e      	ldr	r3, [pc, #120]	; (800451c <__sfp+0x84>)
 80044a2:	681e      	ldr	r6, [r3, #0]
 80044a4:	69b3      	ldr	r3, [r6, #24]
 80044a6:	b913      	cbnz	r3, 80044ae <__sfp+0x16>
 80044a8:	4630      	mov	r0, r6
 80044aa:	f7ff ffbd 	bl	8004428 <__sinit>
 80044ae:	3648      	adds	r6, #72	; 0x48
 80044b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	d503      	bpl.n	80044c0 <__sfp+0x28>
 80044b8:	6833      	ldr	r3, [r6, #0]
 80044ba:	b30b      	cbz	r3, 8004500 <__sfp+0x68>
 80044bc:	6836      	ldr	r6, [r6, #0]
 80044be:	e7f7      	b.n	80044b0 <__sfp+0x18>
 80044c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80044c4:	b9d5      	cbnz	r5, 80044fc <__sfp+0x64>
 80044c6:	4b16      	ldr	r3, [pc, #88]	; (8004520 <__sfp+0x88>)
 80044c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80044cc:	60e3      	str	r3, [r4, #12]
 80044ce:	6665      	str	r5, [r4, #100]	; 0x64
 80044d0:	f000 f84c 	bl	800456c <__retarget_lock_init_recursive>
 80044d4:	f7ff ff96 	bl	8004404 <__sfp_lock_release>
 80044d8:	2208      	movs	r2, #8
 80044da:	4629      	mov	r1, r5
 80044dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80044e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80044e4:	6025      	str	r5, [r4, #0]
 80044e6:	61a5      	str	r5, [r4, #24]
 80044e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80044ec:	f7fe fade 	bl	8002aac <memset>
 80044f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80044f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80044f8:	4620      	mov	r0, r4
 80044fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044fc:	3468      	adds	r4, #104	; 0x68
 80044fe:	e7d9      	b.n	80044b4 <__sfp+0x1c>
 8004500:	2104      	movs	r1, #4
 8004502:	4638      	mov	r0, r7
 8004504:	f7ff ff62 	bl	80043cc <__sfmoreglue>
 8004508:	4604      	mov	r4, r0
 800450a:	6030      	str	r0, [r6, #0]
 800450c:	2800      	cmp	r0, #0
 800450e:	d1d5      	bne.n	80044bc <__sfp+0x24>
 8004510:	f7ff ff78 	bl	8004404 <__sfp_lock_release>
 8004514:	230c      	movs	r3, #12
 8004516:	603b      	str	r3, [r7, #0]
 8004518:	e7ee      	b.n	80044f8 <__sfp+0x60>
 800451a:	bf00      	nop
 800451c:	080054a0 	.word	0x080054a0
 8004520:	ffff0001 	.word	0xffff0001

08004524 <_fwalk_reent>:
 8004524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004528:	4606      	mov	r6, r0
 800452a:	4688      	mov	r8, r1
 800452c:	2700      	movs	r7, #0
 800452e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004532:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004536:	f1b9 0901 	subs.w	r9, r9, #1
 800453a:	d505      	bpl.n	8004548 <_fwalk_reent+0x24>
 800453c:	6824      	ldr	r4, [r4, #0]
 800453e:	2c00      	cmp	r4, #0
 8004540:	d1f7      	bne.n	8004532 <_fwalk_reent+0xe>
 8004542:	4638      	mov	r0, r7
 8004544:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004548:	89ab      	ldrh	r3, [r5, #12]
 800454a:	2b01      	cmp	r3, #1
 800454c:	d907      	bls.n	800455e <_fwalk_reent+0x3a>
 800454e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004552:	3301      	adds	r3, #1
 8004554:	d003      	beq.n	800455e <_fwalk_reent+0x3a>
 8004556:	4629      	mov	r1, r5
 8004558:	4630      	mov	r0, r6
 800455a:	47c0      	blx	r8
 800455c:	4307      	orrs	r7, r0
 800455e:	3568      	adds	r5, #104	; 0x68
 8004560:	e7e9      	b.n	8004536 <_fwalk_reent+0x12>
	...

08004564 <_localeconv_r>:
 8004564:	4800      	ldr	r0, [pc, #0]	; (8004568 <_localeconv_r+0x4>)
 8004566:	4770      	bx	lr
 8004568:	20000164 	.word	0x20000164

0800456c <__retarget_lock_init_recursive>:
 800456c:	4770      	bx	lr

0800456e <__retarget_lock_acquire_recursive>:
 800456e:	4770      	bx	lr

08004570 <__retarget_lock_release_recursive>:
 8004570:	4770      	bx	lr

08004572 <__swhatbuf_r>:
 8004572:	b570      	push	{r4, r5, r6, lr}
 8004574:	460e      	mov	r6, r1
 8004576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800457a:	4614      	mov	r4, r2
 800457c:	2900      	cmp	r1, #0
 800457e:	461d      	mov	r5, r3
 8004580:	b096      	sub	sp, #88	; 0x58
 8004582:	da07      	bge.n	8004594 <__swhatbuf_r+0x22>
 8004584:	2300      	movs	r3, #0
 8004586:	602b      	str	r3, [r5, #0]
 8004588:	89b3      	ldrh	r3, [r6, #12]
 800458a:	061a      	lsls	r2, r3, #24
 800458c:	d410      	bmi.n	80045b0 <__swhatbuf_r+0x3e>
 800458e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004592:	e00e      	b.n	80045b2 <__swhatbuf_r+0x40>
 8004594:	466a      	mov	r2, sp
 8004596:	f000 fea9 	bl	80052ec <_fstat_r>
 800459a:	2800      	cmp	r0, #0
 800459c:	dbf2      	blt.n	8004584 <__swhatbuf_r+0x12>
 800459e:	9a01      	ldr	r2, [sp, #4]
 80045a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80045a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80045a8:	425a      	negs	r2, r3
 80045aa:	415a      	adcs	r2, r3
 80045ac:	602a      	str	r2, [r5, #0]
 80045ae:	e7ee      	b.n	800458e <__swhatbuf_r+0x1c>
 80045b0:	2340      	movs	r3, #64	; 0x40
 80045b2:	2000      	movs	r0, #0
 80045b4:	6023      	str	r3, [r4, #0]
 80045b6:	b016      	add	sp, #88	; 0x58
 80045b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080045bc <__smakebuf_r>:
 80045bc:	898b      	ldrh	r3, [r1, #12]
 80045be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80045c0:	079d      	lsls	r5, r3, #30
 80045c2:	4606      	mov	r6, r0
 80045c4:	460c      	mov	r4, r1
 80045c6:	d507      	bpl.n	80045d8 <__smakebuf_r+0x1c>
 80045c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80045cc:	6023      	str	r3, [r4, #0]
 80045ce:	6123      	str	r3, [r4, #16]
 80045d0:	2301      	movs	r3, #1
 80045d2:	6163      	str	r3, [r4, #20]
 80045d4:	b002      	add	sp, #8
 80045d6:	bd70      	pop	{r4, r5, r6, pc}
 80045d8:	466a      	mov	r2, sp
 80045da:	ab01      	add	r3, sp, #4
 80045dc:	f7ff ffc9 	bl	8004572 <__swhatbuf_r>
 80045e0:	9900      	ldr	r1, [sp, #0]
 80045e2:	4605      	mov	r5, r0
 80045e4:	4630      	mov	r0, r6
 80045e6:	f000 fc29 	bl	8004e3c <_malloc_r>
 80045ea:	b948      	cbnz	r0, 8004600 <__smakebuf_r+0x44>
 80045ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045f0:	059a      	lsls	r2, r3, #22
 80045f2:	d4ef      	bmi.n	80045d4 <__smakebuf_r+0x18>
 80045f4:	f023 0303 	bic.w	r3, r3, #3
 80045f8:	f043 0302 	orr.w	r3, r3, #2
 80045fc:	81a3      	strh	r3, [r4, #12]
 80045fe:	e7e3      	b.n	80045c8 <__smakebuf_r+0xc>
 8004600:	4b0d      	ldr	r3, [pc, #52]	; (8004638 <__smakebuf_r+0x7c>)
 8004602:	62b3      	str	r3, [r6, #40]	; 0x28
 8004604:	89a3      	ldrh	r3, [r4, #12]
 8004606:	6020      	str	r0, [r4, #0]
 8004608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800460c:	81a3      	strh	r3, [r4, #12]
 800460e:	9b00      	ldr	r3, [sp, #0]
 8004610:	6120      	str	r0, [r4, #16]
 8004612:	6163      	str	r3, [r4, #20]
 8004614:	9b01      	ldr	r3, [sp, #4]
 8004616:	b15b      	cbz	r3, 8004630 <__smakebuf_r+0x74>
 8004618:	4630      	mov	r0, r6
 800461a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800461e:	f000 fe77 	bl	8005310 <_isatty_r>
 8004622:	b128      	cbz	r0, 8004630 <__smakebuf_r+0x74>
 8004624:	89a3      	ldrh	r3, [r4, #12]
 8004626:	f023 0303 	bic.w	r3, r3, #3
 800462a:	f043 0301 	orr.w	r3, r3, #1
 800462e:	81a3      	strh	r3, [r4, #12]
 8004630:	89a0      	ldrh	r0, [r4, #12]
 8004632:	4305      	orrs	r5, r0
 8004634:	81a5      	strh	r5, [r4, #12]
 8004636:	e7cd      	b.n	80045d4 <__smakebuf_r+0x18>
 8004638:	080043c1 	.word	0x080043c1

0800463c <malloc>:
 800463c:	4b02      	ldr	r3, [pc, #8]	; (8004648 <malloc+0xc>)
 800463e:	4601      	mov	r1, r0
 8004640:	6818      	ldr	r0, [r3, #0]
 8004642:	f000 bbfb 	b.w	8004e3c <_malloc_r>
 8004646:	bf00      	nop
 8004648:	20000010 	.word	0x20000010

0800464c <memchr>:
 800464c:	4603      	mov	r3, r0
 800464e:	b510      	push	{r4, lr}
 8004650:	b2c9      	uxtb	r1, r1
 8004652:	4402      	add	r2, r0
 8004654:	4293      	cmp	r3, r2
 8004656:	4618      	mov	r0, r3
 8004658:	d101      	bne.n	800465e <memchr+0x12>
 800465a:	2000      	movs	r0, #0
 800465c:	e003      	b.n	8004666 <memchr+0x1a>
 800465e:	7804      	ldrb	r4, [r0, #0]
 8004660:	3301      	adds	r3, #1
 8004662:	428c      	cmp	r4, r1
 8004664:	d1f6      	bne.n	8004654 <memchr+0x8>
 8004666:	bd10      	pop	{r4, pc}

08004668 <memcpy>:
 8004668:	440a      	add	r2, r1
 800466a:	4291      	cmp	r1, r2
 800466c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004670:	d100      	bne.n	8004674 <memcpy+0xc>
 8004672:	4770      	bx	lr
 8004674:	b510      	push	{r4, lr}
 8004676:	f811 4b01 	ldrb.w	r4, [r1], #1
 800467a:	4291      	cmp	r1, r2
 800467c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004680:	d1f9      	bne.n	8004676 <memcpy+0xe>
 8004682:	bd10      	pop	{r4, pc}

08004684 <_Balloc>:
 8004684:	b570      	push	{r4, r5, r6, lr}
 8004686:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004688:	4604      	mov	r4, r0
 800468a:	460d      	mov	r5, r1
 800468c:	b976      	cbnz	r6, 80046ac <_Balloc+0x28>
 800468e:	2010      	movs	r0, #16
 8004690:	f7ff ffd4 	bl	800463c <malloc>
 8004694:	4602      	mov	r2, r0
 8004696:	6260      	str	r0, [r4, #36]	; 0x24
 8004698:	b920      	cbnz	r0, 80046a4 <_Balloc+0x20>
 800469a:	2166      	movs	r1, #102	; 0x66
 800469c:	4b17      	ldr	r3, [pc, #92]	; (80046fc <_Balloc+0x78>)
 800469e:	4818      	ldr	r0, [pc, #96]	; (8004700 <_Balloc+0x7c>)
 80046a0:	f000 fde4 	bl	800526c <__assert_func>
 80046a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80046a8:	6006      	str	r6, [r0, #0]
 80046aa:	60c6      	str	r6, [r0, #12]
 80046ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80046ae:	68f3      	ldr	r3, [r6, #12]
 80046b0:	b183      	cbz	r3, 80046d4 <_Balloc+0x50>
 80046b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80046ba:	b9b8      	cbnz	r0, 80046ec <_Balloc+0x68>
 80046bc:	2101      	movs	r1, #1
 80046be:	fa01 f605 	lsl.w	r6, r1, r5
 80046c2:	1d72      	adds	r2, r6, #5
 80046c4:	4620      	mov	r0, r4
 80046c6:	0092      	lsls	r2, r2, #2
 80046c8:	f000 fb5e 	bl	8004d88 <_calloc_r>
 80046cc:	b160      	cbz	r0, 80046e8 <_Balloc+0x64>
 80046ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80046d2:	e00e      	b.n	80046f2 <_Balloc+0x6e>
 80046d4:	2221      	movs	r2, #33	; 0x21
 80046d6:	2104      	movs	r1, #4
 80046d8:	4620      	mov	r0, r4
 80046da:	f000 fb55 	bl	8004d88 <_calloc_r>
 80046de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046e0:	60f0      	str	r0, [r6, #12]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1e4      	bne.n	80046b2 <_Balloc+0x2e>
 80046e8:	2000      	movs	r0, #0
 80046ea:	bd70      	pop	{r4, r5, r6, pc}
 80046ec:	6802      	ldr	r2, [r0, #0]
 80046ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80046f2:	2300      	movs	r3, #0
 80046f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80046f8:	e7f7      	b.n	80046ea <_Balloc+0x66>
 80046fa:	bf00      	nop
 80046fc:	080054e5 	.word	0x080054e5
 8004700:	080055cc 	.word	0x080055cc

08004704 <_Bfree>:
 8004704:	b570      	push	{r4, r5, r6, lr}
 8004706:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004708:	4605      	mov	r5, r0
 800470a:	460c      	mov	r4, r1
 800470c:	b976      	cbnz	r6, 800472c <_Bfree+0x28>
 800470e:	2010      	movs	r0, #16
 8004710:	f7ff ff94 	bl	800463c <malloc>
 8004714:	4602      	mov	r2, r0
 8004716:	6268      	str	r0, [r5, #36]	; 0x24
 8004718:	b920      	cbnz	r0, 8004724 <_Bfree+0x20>
 800471a:	218a      	movs	r1, #138	; 0x8a
 800471c:	4b08      	ldr	r3, [pc, #32]	; (8004740 <_Bfree+0x3c>)
 800471e:	4809      	ldr	r0, [pc, #36]	; (8004744 <_Bfree+0x40>)
 8004720:	f000 fda4 	bl	800526c <__assert_func>
 8004724:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004728:	6006      	str	r6, [r0, #0]
 800472a:	60c6      	str	r6, [r0, #12]
 800472c:	b13c      	cbz	r4, 800473e <_Bfree+0x3a>
 800472e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004730:	6862      	ldr	r2, [r4, #4]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004738:	6021      	str	r1, [r4, #0]
 800473a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800473e:	bd70      	pop	{r4, r5, r6, pc}
 8004740:	080054e5 	.word	0x080054e5
 8004744:	080055cc 	.word	0x080055cc

08004748 <__multadd>:
 8004748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800474c:	4698      	mov	r8, r3
 800474e:	460c      	mov	r4, r1
 8004750:	2300      	movs	r3, #0
 8004752:	690e      	ldr	r6, [r1, #16]
 8004754:	4607      	mov	r7, r0
 8004756:	f101 0014 	add.w	r0, r1, #20
 800475a:	6805      	ldr	r5, [r0, #0]
 800475c:	3301      	adds	r3, #1
 800475e:	b2a9      	uxth	r1, r5
 8004760:	fb02 8101 	mla	r1, r2, r1, r8
 8004764:	0c2d      	lsrs	r5, r5, #16
 8004766:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800476a:	fb02 c505 	mla	r5, r2, r5, ip
 800476e:	b289      	uxth	r1, r1
 8004770:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004774:	429e      	cmp	r6, r3
 8004776:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800477a:	f840 1b04 	str.w	r1, [r0], #4
 800477e:	dcec      	bgt.n	800475a <__multadd+0x12>
 8004780:	f1b8 0f00 	cmp.w	r8, #0
 8004784:	d022      	beq.n	80047cc <__multadd+0x84>
 8004786:	68a3      	ldr	r3, [r4, #8]
 8004788:	42b3      	cmp	r3, r6
 800478a:	dc19      	bgt.n	80047c0 <__multadd+0x78>
 800478c:	6861      	ldr	r1, [r4, #4]
 800478e:	4638      	mov	r0, r7
 8004790:	3101      	adds	r1, #1
 8004792:	f7ff ff77 	bl	8004684 <_Balloc>
 8004796:	4605      	mov	r5, r0
 8004798:	b928      	cbnz	r0, 80047a6 <__multadd+0x5e>
 800479a:	4602      	mov	r2, r0
 800479c:	21b5      	movs	r1, #181	; 0xb5
 800479e:	4b0d      	ldr	r3, [pc, #52]	; (80047d4 <__multadd+0x8c>)
 80047a0:	480d      	ldr	r0, [pc, #52]	; (80047d8 <__multadd+0x90>)
 80047a2:	f000 fd63 	bl	800526c <__assert_func>
 80047a6:	6922      	ldr	r2, [r4, #16]
 80047a8:	f104 010c 	add.w	r1, r4, #12
 80047ac:	3202      	adds	r2, #2
 80047ae:	0092      	lsls	r2, r2, #2
 80047b0:	300c      	adds	r0, #12
 80047b2:	f7ff ff59 	bl	8004668 <memcpy>
 80047b6:	4621      	mov	r1, r4
 80047b8:	4638      	mov	r0, r7
 80047ba:	f7ff ffa3 	bl	8004704 <_Bfree>
 80047be:	462c      	mov	r4, r5
 80047c0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80047c4:	3601      	adds	r6, #1
 80047c6:	f8c3 8014 	str.w	r8, [r3, #20]
 80047ca:	6126      	str	r6, [r4, #16]
 80047cc:	4620      	mov	r0, r4
 80047ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047d2:	bf00      	nop
 80047d4:	0800555b 	.word	0x0800555b
 80047d8:	080055cc 	.word	0x080055cc

080047dc <__hi0bits>:
 80047dc:	0c02      	lsrs	r2, r0, #16
 80047de:	0412      	lsls	r2, r2, #16
 80047e0:	4603      	mov	r3, r0
 80047e2:	b9ca      	cbnz	r2, 8004818 <__hi0bits+0x3c>
 80047e4:	0403      	lsls	r3, r0, #16
 80047e6:	2010      	movs	r0, #16
 80047e8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80047ec:	bf04      	itt	eq
 80047ee:	021b      	lsleq	r3, r3, #8
 80047f0:	3008      	addeq	r0, #8
 80047f2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80047f6:	bf04      	itt	eq
 80047f8:	011b      	lsleq	r3, r3, #4
 80047fa:	3004      	addeq	r0, #4
 80047fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004800:	bf04      	itt	eq
 8004802:	009b      	lsleq	r3, r3, #2
 8004804:	3002      	addeq	r0, #2
 8004806:	2b00      	cmp	r3, #0
 8004808:	db05      	blt.n	8004816 <__hi0bits+0x3a>
 800480a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800480e:	f100 0001 	add.w	r0, r0, #1
 8004812:	bf08      	it	eq
 8004814:	2020      	moveq	r0, #32
 8004816:	4770      	bx	lr
 8004818:	2000      	movs	r0, #0
 800481a:	e7e5      	b.n	80047e8 <__hi0bits+0xc>

0800481c <__lo0bits>:
 800481c:	6803      	ldr	r3, [r0, #0]
 800481e:	4602      	mov	r2, r0
 8004820:	f013 0007 	ands.w	r0, r3, #7
 8004824:	d00b      	beq.n	800483e <__lo0bits+0x22>
 8004826:	07d9      	lsls	r1, r3, #31
 8004828:	d422      	bmi.n	8004870 <__lo0bits+0x54>
 800482a:	0798      	lsls	r0, r3, #30
 800482c:	bf49      	itett	mi
 800482e:	085b      	lsrmi	r3, r3, #1
 8004830:	089b      	lsrpl	r3, r3, #2
 8004832:	2001      	movmi	r0, #1
 8004834:	6013      	strmi	r3, [r2, #0]
 8004836:	bf5c      	itt	pl
 8004838:	2002      	movpl	r0, #2
 800483a:	6013      	strpl	r3, [r2, #0]
 800483c:	4770      	bx	lr
 800483e:	b299      	uxth	r1, r3
 8004840:	b909      	cbnz	r1, 8004846 <__lo0bits+0x2a>
 8004842:	2010      	movs	r0, #16
 8004844:	0c1b      	lsrs	r3, r3, #16
 8004846:	f013 0fff 	tst.w	r3, #255	; 0xff
 800484a:	bf04      	itt	eq
 800484c:	0a1b      	lsreq	r3, r3, #8
 800484e:	3008      	addeq	r0, #8
 8004850:	0719      	lsls	r1, r3, #28
 8004852:	bf04      	itt	eq
 8004854:	091b      	lsreq	r3, r3, #4
 8004856:	3004      	addeq	r0, #4
 8004858:	0799      	lsls	r1, r3, #30
 800485a:	bf04      	itt	eq
 800485c:	089b      	lsreq	r3, r3, #2
 800485e:	3002      	addeq	r0, #2
 8004860:	07d9      	lsls	r1, r3, #31
 8004862:	d403      	bmi.n	800486c <__lo0bits+0x50>
 8004864:	085b      	lsrs	r3, r3, #1
 8004866:	f100 0001 	add.w	r0, r0, #1
 800486a:	d003      	beq.n	8004874 <__lo0bits+0x58>
 800486c:	6013      	str	r3, [r2, #0]
 800486e:	4770      	bx	lr
 8004870:	2000      	movs	r0, #0
 8004872:	4770      	bx	lr
 8004874:	2020      	movs	r0, #32
 8004876:	4770      	bx	lr

08004878 <__i2b>:
 8004878:	b510      	push	{r4, lr}
 800487a:	460c      	mov	r4, r1
 800487c:	2101      	movs	r1, #1
 800487e:	f7ff ff01 	bl	8004684 <_Balloc>
 8004882:	4602      	mov	r2, r0
 8004884:	b928      	cbnz	r0, 8004892 <__i2b+0x1a>
 8004886:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800488a:	4b04      	ldr	r3, [pc, #16]	; (800489c <__i2b+0x24>)
 800488c:	4804      	ldr	r0, [pc, #16]	; (80048a0 <__i2b+0x28>)
 800488e:	f000 fced 	bl	800526c <__assert_func>
 8004892:	2301      	movs	r3, #1
 8004894:	6144      	str	r4, [r0, #20]
 8004896:	6103      	str	r3, [r0, #16]
 8004898:	bd10      	pop	{r4, pc}
 800489a:	bf00      	nop
 800489c:	0800555b 	.word	0x0800555b
 80048a0:	080055cc 	.word	0x080055cc

080048a4 <__multiply>:
 80048a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048a8:	4614      	mov	r4, r2
 80048aa:	690a      	ldr	r2, [r1, #16]
 80048ac:	6923      	ldr	r3, [r4, #16]
 80048ae:	460d      	mov	r5, r1
 80048b0:	429a      	cmp	r2, r3
 80048b2:	bfbe      	ittt	lt
 80048b4:	460b      	movlt	r3, r1
 80048b6:	4625      	movlt	r5, r4
 80048b8:	461c      	movlt	r4, r3
 80048ba:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80048be:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80048c2:	68ab      	ldr	r3, [r5, #8]
 80048c4:	6869      	ldr	r1, [r5, #4]
 80048c6:	eb0a 0709 	add.w	r7, sl, r9
 80048ca:	42bb      	cmp	r3, r7
 80048cc:	b085      	sub	sp, #20
 80048ce:	bfb8      	it	lt
 80048d0:	3101      	addlt	r1, #1
 80048d2:	f7ff fed7 	bl	8004684 <_Balloc>
 80048d6:	b930      	cbnz	r0, 80048e6 <__multiply+0x42>
 80048d8:	4602      	mov	r2, r0
 80048da:	f240 115d 	movw	r1, #349	; 0x15d
 80048de:	4b41      	ldr	r3, [pc, #260]	; (80049e4 <__multiply+0x140>)
 80048e0:	4841      	ldr	r0, [pc, #260]	; (80049e8 <__multiply+0x144>)
 80048e2:	f000 fcc3 	bl	800526c <__assert_func>
 80048e6:	f100 0614 	add.w	r6, r0, #20
 80048ea:	4633      	mov	r3, r6
 80048ec:	2200      	movs	r2, #0
 80048ee:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80048f2:	4543      	cmp	r3, r8
 80048f4:	d31e      	bcc.n	8004934 <__multiply+0x90>
 80048f6:	f105 0c14 	add.w	ip, r5, #20
 80048fa:	f104 0314 	add.w	r3, r4, #20
 80048fe:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004902:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004906:	9202      	str	r2, [sp, #8]
 8004908:	ebac 0205 	sub.w	r2, ip, r5
 800490c:	3a15      	subs	r2, #21
 800490e:	f022 0203 	bic.w	r2, r2, #3
 8004912:	3204      	adds	r2, #4
 8004914:	f105 0115 	add.w	r1, r5, #21
 8004918:	458c      	cmp	ip, r1
 800491a:	bf38      	it	cc
 800491c:	2204      	movcc	r2, #4
 800491e:	9201      	str	r2, [sp, #4]
 8004920:	9a02      	ldr	r2, [sp, #8]
 8004922:	9303      	str	r3, [sp, #12]
 8004924:	429a      	cmp	r2, r3
 8004926:	d808      	bhi.n	800493a <__multiply+0x96>
 8004928:	2f00      	cmp	r7, #0
 800492a:	dc55      	bgt.n	80049d8 <__multiply+0x134>
 800492c:	6107      	str	r7, [r0, #16]
 800492e:	b005      	add	sp, #20
 8004930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004934:	f843 2b04 	str.w	r2, [r3], #4
 8004938:	e7db      	b.n	80048f2 <__multiply+0x4e>
 800493a:	f8b3 a000 	ldrh.w	sl, [r3]
 800493e:	f1ba 0f00 	cmp.w	sl, #0
 8004942:	d020      	beq.n	8004986 <__multiply+0xe2>
 8004944:	46b1      	mov	r9, r6
 8004946:	2200      	movs	r2, #0
 8004948:	f105 0e14 	add.w	lr, r5, #20
 800494c:	f85e 4b04 	ldr.w	r4, [lr], #4
 8004950:	f8d9 b000 	ldr.w	fp, [r9]
 8004954:	b2a1      	uxth	r1, r4
 8004956:	fa1f fb8b 	uxth.w	fp, fp
 800495a:	fb0a b101 	mla	r1, sl, r1, fp
 800495e:	4411      	add	r1, r2
 8004960:	f8d9 2000 	ldr.w	r2, [r9]
 8004964:	0c24      	lsrs	r4, r4, #16
 8004966:	0c12      	lsrs	r2, r2, #16
 8004968:	fb0a 2404 	mla	r4, sl, r4, r2
 800496c:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8004970:	b289      	uxth	r1, r1
 8004972:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004976:	45f4      	cmp	ip, lr
 8004978:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800497c:	f849 1b04 	str.w	r1, [r9], #4
 8004980:	d8e4      	bhi.n	800494c <__multiply+0xa8>
 8004982:	9901      	ldr	r1, [sp, #4]
 8004984:	5072      	str	r2, [r6, r1]
 8004986:	9a03      	ldr	r2, [sp, #12]
 8004988:	3304      	adds	r3, #4
 800498a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800498e:	f1b9 0f00 	cmp.w	r9, #0
 8004992:	d01f      	beq.n	80049d4 <__multiply+0x130>
 8004994:	46b6      	mov	lr, r6
 8004996:	f04f 0a00 	mov.w	sl, #0
 800499a:	6834      	ldr	r4, [r6, #0]
 800499c:	f105 0114 	add.w	r1, r5, #20
 80049a0:	880a      	ldrh	r2, [r1, #0]
 80049a2:	f8be b002 	ldrh.w	fp, [lr, #2]
 80049a6:	b2a4      	uxth	r4, r4
 80049a8:	fb09 b202 	mla	r2, r9, r2, fp
 80049ac:	4492      	add	sl, r2
 80049ae:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80049b2:	f84e 4b04 	str.w	r4, [lr], #4
 80049b6:	f851 4b04 	ldr.w	r4, [r1], #4
 80049ba:	f8be 2000 	ldrh.w	r2, [lr]
 80049be:	0c24      	lsrs	r4, r4, #16
 80049c0:	fb09 2404 	mla	r4, r9, r4, r2
 80049c4:	458c      	cmp	ip, r1
 80049c6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80049ca:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80049ce:	d8e7      	bhi.n	80049a0 <__multiply+0xfc>
 80049d0:	9a01      	ldr	r2, [sp, #4]
 80049d2:	50b4      	str	r4, [r6, r2]
 80049d4:	3604      	adds	r6, #4
 80049d6:	e7a3      	b.n	8004920 <__multiply+0x7c>
 80049d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1a5      	bne.n	800492c <__multiply+0x88>
 80049e0:	3f01      	subs	r7, #1
 80049e2:	e7a1      	b.n	8004928 <__multiply+0x84>
 80049e4:	0800555b 	.word	0x0800555b
 80049e8:	080055cc 	.word	0x080055cc

080049ec <__pow5mult>:
 80049ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049f0:	4615      	mov	r5, r2
 80049f2:	f012 0203 	ands.w	r2, r2, #3
 80049f6:	4606      	mov	r6, r0
 80049f8:	460f      	mov	r7, r1
 80049fa:	d007      	beq.n	8004a0c <__pow5mult+0x20>
 80049fc:	4c25      	ldr	r4, [pc, #148]	; (8004a94 <__pow5mult+0xa8>)
 80049fe:	3a01      	subs	r2, #1
 8004a00:	2300      	movs	r3, #0
 8004a02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004a06:	f7ff fe9f 	bl	8004748 <__multadd>
 8004a0a:	4607      	mov	r7, r0
 8004a0c:	10ad      	asrs	r5, r5, #2
 8004a0e:	d03d      	beq.n	8004a8c <__pow5mult+0xa0>
 8004a10:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004a12:	b97c      	cbnz	r4, 8004a34 <__pow5mult+0x48>
 8004a14:	2010      	movs	r0, #16
 8004a16:	f7ff fe11 	bl	800463c <malloc>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	6270      	str	r0, [r6, #36]	; 0x24
 8004a1e:	b928      	cbnz	r0, 8004a2c <__pow5mult+0x40>
 8004a20:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004a24:	4b1c      	ldr	r3, [pc, #112]	; (8004a98 <__pow5mult+0xac>)
 8004a26:	481d      	ldr	r0, [pc, #116]	; (8004a9c <__pow5mult+0xb0>)
 8004a28:	f000 fc20 	bl	800526c <__assert_func>
 8004a2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004a30:	6004      	str	r4, [r0, #0]
 8004a32:	60c4      	str	r4, [r0, #12]
 8004a34:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004a38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004a3c:	b94c      	cbnz	r4, 8004a52 <__pow5mult+0x66>
 8004a3e:	f240 2171 	movw	r1, #625	; 0x271
 8004a42:	4630      	mov	r0, r6
 8004a44:	f7ff ff18 	bl	8004878 <__i2b>
 8004a48:	2300      	movs	r3, #0
 8004a4a:	4604      	mov	r4, r0
 8004a4c:	f8c8 0008 	str.w	r0, [r8, #8]
 8004a50:	6003      	str	r3, [r0, #0]
 8004a52:	f04f 0900 	mov.w	r9, #0
 8004a56:	07eb      	lsls	r3, r5, #31
 8004a58:	d50a      	bpl.n	8004a70 <__pow5mult+0x84>
 8004a5a:	4639      	mov	r1, r7
 8004a5c:	4622      	mov	r2, r4
 8004a5e:	4630      	mov	r0, r6
 8004a60:	f7ff ff20 	bl	80048a4 <__multiply>
 8004a64:	4680      	mov	r8, r0
 8004a66:	4639      	mov	r1, r7
 8004a68:	4630      	mov	r0, r6
 8004a6a:	f7ff fe4b 	bl	8004704 <_Bfree>
 8004a6e:	4647      	mov	r7, r8
 8004a70:	106d      	asrs	r5, r5, #1
 8004a72:	d00b      	beq.n	8004a8c <__pow5mult+0xa0>
 8004a74:	6820      	ldr	r0, [r4, #0]
 8004a76:	b938      	cbnz	r0, 8004a88 <__pow5mult+0x9c>
 8004a78:	4622      	mov	r2, r4
 8004a7a:	4621      	mov	r1, r4
 8004a7c:	4630      	mov	r0, r6
 8004a7e:	f7ff ff11 	bl	80048a4 <__multiply>
 8004a82:	6020      	str	r0, [r4, #0]
 8004a84:	f8c0 9000 	str.w	r9, [r0]
 8004a88:	4604      	mov	r4, r0
 8004a8a:	e7e4      	b.n	8004a56 <__pow5mult+0x6a>
 8004a8c:	4638      	mov	r0, r7
 8004a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a92:	bf00      	nop
 8004a94:	08005720 	.word	0x08005720
 8004a98:	080054e5 	.word	0x080054e5
 8004a9c:	080055cc 	.word	0x080055cc

08004aa0 <__lshift>:
 8004aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004aa4:	460c      	mov	r4, r1
 8004aa6:	4607      	mov	r7, r0
 8004aa8:	4691      	mov	r9, r2
 8004aaa:	6923      	ldr	r3, [r4, #16]
 8004aac:	6849      	ldr	r1, [r1, #4]
 8004aae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004ab2:	68a3      	ldr	r3, [r4, #8]
 8004ab4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004ab8:	f108 0601 	add.w	r6, r8, #1
 8004abc:	42b3      	cmp	r3, r6
 8004abe:	db0b      	blt.n	8004ad8 <__lshift+0x38>
 8004ac0:	4638      	mov	r0, r7
 8004ac2:	f7ff fddf 	bl	8004684 <_Balloc>
 8004ac6:	4605      	mov	r5, r0
 8004ac8:	b948      	cbnz	r0, 8004ade <__lshift+0x3e>
 8004aca:	4602      	mov	r2, r0
 8004acc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004ad0:	4b27      	ldr	r3, [pc, #156]	; (8004b70 <__lshift+0xd0>)
 8004ad2:	4828      	ldr	r0, [pc, #160]	; (8004b74 <__lshift+0xd4>)
 8004ad4:	f000 fbca 	bl	800526c <__assert_func>
 8004ad8:	3101      	adds	r1, #1
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	e7ee      	b.n	8004abc <__lshift+0x1c>
 8004ade:	2300      	movs	r3, #0
 8004ae0:	f100 0114 	add.w	r1, r0, #20
 8004ae4:	f100 0210 	add.w	r2, r0, #16
 8004ae8:	4618      	mov	r0, r3
 8004aea:	4553      	cmp	r3, sl
 8004aec:	db33      	blt.n	8004b56 <__lshift+0xb6>
 8004aee:	6920      	ldr	r0, [r4, #16]
 8004af0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004af4:	f104 0314 	add.w	r3, r4, #20
 8004af8:	f019 091f 	ands.w	r9, r9, #31
 8004afc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004b00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004b04:	d02b      	beq.n	8004b5e <__lshift+0xbe>
 8004b06:	468a      	mov	sl, r1
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f1c9 0e20 	rsb	lr, r9, #32
 8004b0e:	6818      	ldr	r0, [r3, #0]
 8004b10:	fa00 f009 	lsl.w	r0, r0, r9
 8004b14:	4302      	orrs	r2, r0
 8004b16:	f84a 2b04 	str.w	r2, [sl], #4
 8004b1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b1e:	459c      	cmp	ip, r3
 8004b20:	fa22 f20e 	lsr.w	r2, r2, lr
 8004b24:	d8f3      	bhi.n	8004b0e <__lshift+0x6e>
 8004b26:	ebac 0304 	sub.w	r3, ip, r4
 8004b2a:	3b15      	subs	r3, #21
 8004b2c:	f023 0303 	bic.w	r3, r3, #3
 8004b30:	3304      	adds	r3, #4
 8004b32:	f104 0015 	add.w	r0, r4, #21
 8004b36:	4584      	cmp	ip, r0
 8004b38:	bf38      	it	cc
 8004b3a:	2304      	movcc	r3, #4
 8004b3c:	50ca      	str	r2, [r1, r3]
 8004b3e:	b10a      	cbz	r2, 8004b44 <__lshift+0xa4>
 8004b40:	f108 0602 	add.w	r6, r8, #2
 8004b44:	3e01      	subs	r6, #1
 8004b46:	4638      	mov	r0, r7
 8004b48:	4621      	mov	r1, r4
 8004b4a:	612e      	str	r6, [r5, #16]
 8004b4c:	f7ff fdda 	bl	8004704 <_Bfree>
 8004b50:	4628      	mov	r0, r5
 8004b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b56:	f842 0f04 	str.w	r0, [r2, #4]!
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	e7c5      	b.n	8004aea <__lshift+0x4a>
 8004b5e:	3904      	subs	r1, #4
 8004b60:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b64:	459c      	cmp	ip, r3
 8004b66:	f841 2f04 	str.w	r2, [r1, #4]!
 8004b6a:	d8f9      	bhi.n	8004b60 <__lshift+0xc0>
 8004b6c:	e7ea      	b.n	8004b44 <__lshift+0xa4>
 8004b6e:	bf00      	nop
 8004b70:	0800555b 	.word	0x0800555b
 8004b74:	080055cc 	.word	0x080055cc

08004b78 <__mcmp>:
 8004b78:	4603      	mov	r3, r0
 8004b7a:	690a      	ldr	r2, [r1, #16]
 8004b7c:	6900      	ldr	r0, [r0, #16]
 8004b7e:	b530      	push	{r4, r5, lr}
 8004b80:	1a80      	subs	r0, r0, r2
 8004b82:	d10d      	bne.n	8004ba0 <__mcmp+0x28>
 8004b84:	3314      	adds	r3, #20
 8004b86:	3114      	adds	r1, #20
 8004b88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004b8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004b90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004b94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004b98:	4295      	cmp	r5, r2
 8004b9a:	d002      	beq.n	8004ba2 <__mcmp+0x2a>
 8004b9c:	d304      	bcc.n	8004ba8 <__mcmp+0x30>
 8004b9e:	2001      	movs	r0, #1
 8004ba0:	bd30      	pop	{r4, r5, pc}
 8004ba2:	42a3      	cmp	r3, r4
 8004ba4:	d3f4      	bcc.n	8004b90 <__mcmp+0x18>
 8004ba6:	e7fb      	b.n	8004ba0 <__mcmp+0x28>
 8004ba8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004bac:	e7f8      	b.n	8004ba0 <__mcmp+0x28>
	...

08004bb0 <__mdiff>:
 8004bb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bb4:	460c      	mov	r4, r1
 8004bb6:	4606      	mov	r6, r0
 8004bb8:	4611      	mov	r1, r2
 8004bba:	4620      	mov	r0, r4
 8004bbc:	4692      	mov	sl, r2
 8004bbe:	f7ff ffdb 	bl	8004b78 <__mcmp>
 8004bc2:	1e05      	subs	r5, r0, #0
 8004bc4:	d111      	bne.n	8004bea <__mdiff+0x3a>
 8004bc6:	4629      	mov	r1, r5
 8004bc8:	4630      	mov	r0, r6
 8004bca:	f7ff fd5b 	bl	8004684 <_Balloc>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	b928      	cbnz	r0, 8004bde <__mdiff+0x2e>
 8004bd2:	f240 2132 	movw	r1, #562	; 0x232
 8004bd6:	4b3c      	ldr	r3, [pc, #240]	; (8004cc8 <__mdiff+0x118>)
 8004bd8:	483c      	ldr	r0, [pc, #240]	; (8004ccc <__mdiff+0x11c>)
 8004bda:	f000 fb47 	bl	800526c <__assert_func>
 8004bde:	2301      	movs	r3, #1
 8004be0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004be4:	4610      	mov	r0, r2
 8004be6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bea:	bfa4      	itt	ge
 8004bec:	4653      	movge	r3, sl
 8004bee:	46a2      	movge	sl, r4
 8004bf0:	4630      	mov	r0, r6
 8004bf2:	f8da 1004 	ldr.w	r1, [sl, #4]
 8004bf6:	bfa6      	itte	ge
 8004bf8:	461c      	movge	r4, r3
 8004bfa:	2500      	movge	r5, #0
 8004bfc:	2501      	movlt	r5, #1
 8004bfe:	f7ff fd41 	bl	8004684 <_Balloc>
 8004c02:	4602      	mov	r2, r0
 8004c04:	b918      	cbnz	r0, 8004c0e <__mdiff+0x5e>
 8004c06:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004c0a:	4b2f      	ldr	r3, [pc, #188]	; (8004cc8 <__mdiff+0x118>)
 8004c0c:	e7e4      	b.n	8004bd8 <__mdiff+0x28>
 8004c0e:	f100 0814 	add.w	r8, r0, #20
 8004c12:	f8da 7010 	ldr.w	r7, [sl, #16]
 8004c16:	60c5      	str	r5, [r0, #12]
 8004c18:	f04f 0c00 	mov.w	ip, #0
 8004c1c:	f10a 0514 	add.w	r5, sl, #20
 8004c20:	f10a 0010 	add.w	r0, sl, #16
 8004c24:	46c2      	mov	sl, r8
 8004c26:	6926      	ldr	r6, [r4, #16]
 8004c28:	f104 0914 	add.w	r9, r4, #20
 8004c2c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8004c30:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004c34:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8004c38:	f859 3b04 	ldr.w	r3, [r9], #4
 8004c3c:	fa1f f18b 	uxth.w	r1, fp
 8004c40:	4461      	add	r1, ip
 8004c42:	fa1f fc83 	uxth.w	ip, r3
 8004c46:	0c1b      	lsrs	r3, r3, #16
 8004c48:	eba1 010c 	sub.w	r1, r1, ip
 8004c4c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004c50:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004c54:	b289      	uxth	r1, r1
 8004c56:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004c5a:	454e      	cmp	r6, r9
 8004c5c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004c60:	f84a 3b04 	str.w	r3, [sl], #4
 8004c64:	d8e6      	bhi.n	8004c34 <__mdiff+0x84>
 8004c66:	1b33      	subs	r3, r6, r4
 8004c68:	3b15      	subs	r3, #21
 8004c6a:	f023 0303 	bic.w	r3, r3, #3
 8004c6e:	3415      	adds	r4, #21
 8004c70:	3304      	adds	r3, #4
 8004c72:	42a6      	cmp	r6, r4
 8004c74:	bf38      	it	cc
 8004c76:	2304      	movcc	r3, #4
 8004c78:	441d      	add	r5, r3
 8004c7a:	4443      	add	r3, r8
 8004c7c:	461e      	mov	r6, r3
 8004c7e:	462c      	mov	r4, r5
 8004c80:	4574      	cmp	r4, lr
 8004c82:	d30e      	bcc.n	8004ca2 <__mdiff+0xf2>
 8004c84:	f10e 0103 	add.w	r1, lr, #3
 8004c88:	1b49      	subs	r1, r1, r5
 8004c8a:	f021 0103 	bic.w	r1, r1, #3
 8004c8e:	3d03      	subs	r5, #3
 8004c90:	45ae      	cmp	lr, r5
 8004c92:	bf38      	it	cc
 8004c94:	2100      	movcc	r1, #0
 8004c96:	4419      	add	r1, r3
 8004c98:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004c9c:	b18b      	cbz	r3, 8004cc2 <__mdiff+0x112>
 8004c9e:	6117      	str	r7, [r2, #16]
 8004ca0:	e7a0      	b.n	8004be4 <__mdiff+0x34>
 8004ca2:	f854 8b04 	ldr.w	r8, [r4], #4
 8004ca6:	fa1f f188 	uxth.w	r1, r8
 8004caa:	4461      	add	r1, ip
 8004cac:	1408      	asrs	r0, r1, #16
 8004cae:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8004cb2:	b289      	uxth	r1, r1
 8004cb4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004cb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004cbc:	f846 1b04 	str.w	r1, [r6], #4
 8004cc0:	e7de      	b.n	8004c80 <__mdiff+0xd0>
 8004cc2:	3f01      	subs	r7, #1
 8004cc4:	e7e8      	b.n	8004c98 <__mdiff+0xe8>
 8004cc6:	bf00      	nop
 8004cc8:	0800555b 	.word	0x0800555b
 8004ccc:	080055cc 	.word	0x080055cc

08004cd0 <__d2b>:
 8004cd0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8004cda:	4690      	mov	r8, r2
 8004cdc:	461d      	mov	r5, r3
 8004cde:	f7ff fcd1 	bl	8004684 <_Balloc>
 8004ce2:	4604      	mov	r4, r0
 8004ce4:	b930      	cbnz	r0, 8004cf4 <__d2b+0x24>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	f240 310a 	movw	r1, #778	; 0x30a
 8004cec:	4b24      	ldr	r3, [pc, #144]	; (8004d80 <__d2b+0xb0>)
 8004cee:	4825      	ldr	r0, [pc, #148]	; (8004d84 <__d2b+0xb4>)
 8004cf0:	f000 fabc 	bl	800526c <__assert_func>
 8004cf4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004cf8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8004cfc:	bb2d      	cbnz	r5, 8004d4a <__d2b+0x7a>
 8004cfe:	9301      	str	r3, [sp, #4]
 8004d00:	f1b8 0300 	subs.w	r3, r8, #0
 8004d04:	d026      	beq.n	8004d54 <__d2b+0x84>
 8004d06:	4668      	mov	r0, sp
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	f7ff fd87 	bl	800481c <__lo0bits>
 8004d0e:	9900      	ldr	r1, [sp, #0]
 8004d10:	b1f0      	cbz	r0, 8004d50 <__d2b+0x80>
 8004d12:	9a01      	ldr	r2, [sp, #4]
 8004d14:	f1c0 0320 	rsb	r3, r0, #32
 8004d18:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1c:	430b      	orrs	r3, r1
 8004d1e:	40c2      	lsrs	r2, r0
 8004d20:	6163      	str	r3, [r4, #20]
 8004d22:	9201      	str	r2, [sp, #4]
 8004d24:	9b01      	ldr	r3, [sp, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	bf14      	ite	ne
 8004d2a:	2102      	movne	r1, #2
 8004d2c:	2101      	moveq	r1, #1
 8004d2e:	61a3      	str	r3, [r4, #24]
 8004d30:	6121      	str	r1, [r4, #16]
 8004d32:	b1c5      	cbz	r5, 8004d66 <__d2b+0x96>
 8004d34:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004d38:	4405      	add	r5, r0
 8004d3a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004d3e:	603d      	str	r5, [r7, #0]
 8004d40:	6030      	str	r0, [r6, #0]
 8004d42:	4620      	mov	r0, r4
 8004d44:	b002      	add	sp, #8
 8004d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d4e:	e7d6      	b.n	8004cfe <__d2b+0x2e>
 8004d50:	6161      	str	r1, [r4, #20]
 8004d52:	e7e7      	b.n	8004d24 <__d2b+0x54>
 8004d54:	a801      	add	r0, sp, #4
 8004d56:	f7ff fd61 	bl	800481c <__lo0bits>
 8004d5a:	2101      	movs	r1, #1
 8004d5c:	9b01      	ldr	r3, [sp, #4]
 8004d5e:	6121      	str	r1, [r4, #16]
 8004d60:	6163      	str	r3, [r4, #20]
 8004d62:	3020      	adds	r0, #32
 8004d64:	e7e5      	b.n	8004d32 <__d2b+0x62>
 8004d66:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8004d6a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004d6e:	6038      	str	r0, [r7, #0]
 8004d70:	6918      	ldr	r0, [r3, #16]
 8004d72:	f7ff fd33 	bl	80047dc <__hi0bits>
 8004d76:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8004d7a:	6031      	str	r1, [r6, #0]
 8004d7c:	e7e1      	b.n	8004d42 <__d2b+0x72>
 8004d7e:	bf00      	nop
 8004d80:	0800555b 	.word	0x0800555b
 8004d84:	080055cc 	.word	0x080055cc

08004d88 <_calloc_r>:
 8004d88:	b538      	push	{r3, r4, r5, lr}
 8004d8a:	fb02 f501 	mul.w	r5, r2, r1
 8004d8e:	4629      	mov	r1, r5
 8004d90:	f000 f854 	bl	8004e3c <_malloc_r>
 8004d94:	4604      	mov	r4, r0
 8004d96:	b118      	cbz	r0, 8004da0 <_calloc_r+0x18>
 8004d98:	462a      	mov	r2, r5
 8004d9a:	2100      	movs	r1, #0
 8004d9c:	f7fd fe86 	bl	8002aac <memset>
 8004da0:	4620      	mov	r0, r4
 8004da2:	bd38      	pop	{r3, r4, r5, pc}

08004da4 <_free_r>:
 8004da4:	b538      	push	{r3, r4, r5, lr}
 8004da6:	4605      	mov	r5, r0
 8004da8:	2900      	cmp	r1, #0
 8004daa:	d043      	beq.n	8004e34 <_free_r+0x90>
 8004dac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004db0:	1f0c      	subs	r4, r1, #4
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	bfb8      	it	lt
 8004db6:	18e4      	addlt	r4, r4, r3
 8004db8:	f000 fade 	bl	8005378 <__malloc_lock>
 8004dbc:	4a1e      	ldr	r2, [pc, #120]	; (8004e38 <_free_r+0x94>)
 8004dbe:	6813      	ldr	r3, [r2, #0]
 8004dc0:	4610      	mov	r0, r2
 8004dc2:	b933      	cbnz	r3, 8004dd2 <_free_r+0x2e>
 8004dc4:	6063      	str	r3, [r4, #4]
 8004dc6:	6014      	str	r4, [r2, #0]
 8004dc8:	4628      	mov	r0, r5
 8004dca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dce:	f000 bad9 	b.w	8005384 <__malloc_unlock>
 8004dd2:	42a3      	cmp	r3, r4
 8004dd4:	d90a      	bls.n	8004dec <_free_r+0x48>
 8004dd6:	6821      	ldr	r1, [r4, #0]
 8004dd8:	1862      	adds	r2, r4, r1
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	bf01      	itttt	eq
 8004dde:	681a      	ldreq	r2, [r3, #0]
 8004de0:	685b      	ldreq	r3, [r3, #4]
 8004de2:	1852      	addeq	r2, r2, r1
 8004de4:	6022      	streq	r2, [r4, #0]
 8004de6:	6063      	str	r3, [r4, #4]
 8004de8:	6004      	str	r4, [r0, #0]
 8004dea:	e7ed      	b.n	8004dc8 <_free_r+0x24>
 8004dec:	461a      	mov	r2, r3
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	b10b      	cbz	r3, 8004df6 <_free_r+0x52>
 8004df2:	42a3      	cmp	r3, r4
 8004df4:	d9fa      	bls.n	8004dec <_free_r+0x48>
 8004df6:	6811      	ldr	r1, [r2, #0]
 8004df8:	1850      	adds	r0, r2, r1
 8004dfa:	42a0      	cmp	r0, r4
 8004dfc:	d10b      	bne.n	8004e16 <_free_r+0x72>
 8004dfe:	6820      	ldr	r0, [r4, #0]
 8004e00:	4401      	add	r1, r0
 8004e02:	1850      	adds	r0, r2, r1
 8004e04:	4283      	cmp	r3, r0
 8004e06:	6011      	str	r1, [r2, #0]
 8004e08:	d1de      	bne.n	8004dc8 <_free_r+0x24>
 8004e0a:	6818      	ldr	r0, [r3, #0]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	4401      	add	r1, r0
 8004e10:	6011      	str	r1, [r2, #0]
 8004e12:	6053      	str	r3, [r2, #4]
 8004e14:	e7d8      	b.n	8004dc8 <_free_r+0x24>
 8004e16:	d902      	bls.n	8004e1e <_free_r+0x7a>
 8004e18:	230c      	movs	r3, #12
 8004e1a:	602b      	str	r3, [r5, #0]
 8004e1c:	e7d4      	b.n	8004dc8 <_free_r+0x24>
 8004e1e:	6820      	ldr	r0, [r4, #0]
 8004e20:	1821      	adds	r1, r4, r0
 8004e22:	428b      	cmp	r3, r1
 8004e24:	bf01      	itttt	eq
 8004e26:	6819      	ldreq	r1, [r3, #0]
 8004e28:	685b      	ldreq	r3, [r3, #4]
 8004e2a:	1809      	addeq	r1, r1, r0
 8004e2c:	6021      	streq	r1, [r4, #0]
 8004e2e:	6063      	str	r3, [r4, #4]
 8004e30:	6054      	str	r4, [r2, #4]
 8004e32:	e7c9      	b.n	8004dc8 <_free_r+0x24>
 8004e34:	bd38      	pop	{r3, r4, r5, pc}
 8004e36:	bf00      	nop
 8004e38:	20000200 	.word	0x20000200

08004e3c <_malloc_r>:
 8004e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e3e:	1ccd      	adds	r5, r1, #3
 8004e40:	f025 0503 	bic.w	r5, r5, #3
 8004e44:	3508      	adds	r5, #8
 8004e46:	2d0c      	cmp	r5, #12
 8004e48:	bf38      	it	cc
 8004e4a:	250c      	movcc	r5, #12
 8004e4c:	2d00      	cmp	r5, #0
 8004e4e:	4606      	mov	r6, r0
 8004e50:	db01      	blt.n	8004e56 <_malloc_r+0x1a>
 8004e52:	42a9      	cmp	r1, r5
 8004e54:	d903      	bls.n	8004e5e <_malloc_r+0x22>
 8004e56:	230c      	movs	r3, #12
 8004e58:	6033      	str	r3, [r6, #0]
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e5e:	f000 fa8b 	bl	8005378 <__malloc_lock>
 8004e62:	4921      	ldr	r1, [pc, #132]	; (8004ee8 <_malloc_r+0xac>)
 8004e64:	680a      	ldr	r2, [r1, #0]
 8004e66:	4614      	mov	r4, r2
 8004e68:	b99c      	cbnz	r4, 8004e92 <_malloc_r+0x56>
 8004e6a:	4f20      	ldr	r7, [pc, #128]	; (8004eec <_malloc_r+0xb0>)
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	b923      	cbnz	r3, 8004e7a <_malloc_r+0x3e>
 8004e70:	4621      	mov	r1, r4
 8004e72:	4630      	mov	r0, r6
 8004e74:	f000 f994 	bl	80051a0 <_sbrk_r>
 8004e78:	6038      	str	r0, [r7, #0]
 8004e7a:	4629      	mov	r1, r5
 8004e7c:	4630      	mov	r0, r6
 8004e7e:	f000 f98f 	bl	80051a0 <_sbrk_r>
 8004e82:	1c43      	adds	r3, r0, #1
 8004e84:	d123      	bne.n	8004ece <_malloc_r+0x92>
 8004e86:	230c      	movs	r3, #12
 8004e88:	4630      	mov	r0, r6
 8004e8a:	6033      	str	r3, [r6, #0]
 8004e8c:	f000 fa7a 	bl	8005384 <__malloc_unlock>
 8004e90:	e7e3      	b.n	8004e5a <_malloc_r+0x1e>
 8004e92:	6823      	ldr	r3, [r4, #0]
 8004e94:	1b5b      	subs	r3, r3, r5
 8004e96:	d417      	bmi.n	8004ec8 <_malloc_r+0x8c>
 8004e98:	2b0b      	cmp	r3, #11
 8004e9a:	d903      	bls.n	8004ea4 <_malloc_r+0x68>
 8004e9c:	6023      	str	r3, [r4, #0]
 8004e9e:	441c      	add	r4, r3
 8004ea0:	6025      	str	r5, [r4, #0]
 8004ea2:	e004      	b.n	8004eae <_malloc_r+0x72>
 8004ea4:	6863      	ldr	r3, [r4, #4]
 8004ea6:	42a2      	cmp	r2, r4
 8004ea8:	bf0c      	ite	eq
 8004eaa:	600b      	streq	r3, [r1, #0]
 8004eac:	6053      	strne	r3, [r2, #4]
 8004eae:	4630      	mov	r0, r6
 8004eb0:	f000 fa68 	bl	8005384 <__malloc_unlock>
 8004eb4:	f104 000b 	add.w	r0, r4, #11
 8004eb8:	1d23      	adds	r3, r4, #4
 8004eba:	f020 0007 	bic.w	r0, r0, #7
 8004ebe:	1ac2      	subs	r2, r0, r3
 8004ec0:	d0cc      	beq.n	8004e5c <_malloc_r+0x20>
 8004ec2:	1a1b      	subs	r3, r3, r0
 8004ec4:	50a3      	str	r3, [r4, r2]
 8004ec6:	e7c9      	b.n	8004e5c <_malloc_r+0x20>
 8004ec8:	4622      	mov	r2, r4
 8004eca:	6864      	ldr	r4, [r4, #4]
 8004ecc:	e7cc      	b.n	8004e68 <_malloc_r+0x2c>
 8004ece:	1cc4      	adds	r4, r0, #3
 8004ed0:	f024 0403 	bic.w	r4, r4, #3
 8004ed4:	42a0      	cmp	r0, r4
 8004ed6:	d0e3      	beq.n	8004ea0 <_malloc_r+0x64>
 8004ed8:	1a21      	subs	r1, r4, r0
 8004eda:	4630      	mov	r0, r6
 8004edc:	f000 f960 	bl	80051a0 <_sbrk_r>
 8004ee0:	3001      	adds	r0, #1
 8004ee2:	d1dd      	bne.n	8004ea0 <_malloc_r+0x64>
 8004ee4:	e7cf      	b.n	8004e86 <_malloc_r+0x4a>
 8004ee6:	bf00      	nop
 8004ee8:	20000200 	.word	0x20000200
 8004eec:	20000204 	.word	0x20000204

08004ef0 <__sfputc_r>:
 8004ef0:	6893      	ldr	r3, [r2, #8]
 8004ef2:	b410      	push	{r4}
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	6093      	str	r3, [r2, #8]
 8004efa:	da07      	bge.n	8004f0c <__sfputc_r+0x1c>
 8004efc:	6994      	ldr	r4, [r2, #24]
 8004efe:	42a3      	cmp	r3, r4
 8004f00:	db01      	blt.n	8004f06 <__sfputc_r+0x16>
 8004f02:	290a      	cmp	r1, #10
 8004f04:	d102      	bne.n	8004f0c <__sfputc_r+0x1c>
 8004f06:	bc10      	pop	{r4}
 8004f08:	f7fe ba38 	b.w	800337c <__swbuf_r>
 8004f0c:	6813      	ldr	r3, [r2, #0]
 8004f0e:	1c58      	adds	r0, r3, #1
 8004f10:	6010      	str	r0, [r2, #0]
 8004f12:	7019      	strb	r1, [r3, #0]
 8004f14:	4608      	mov	r0, r1
 8004f16:	bc10      	pop	{r4}
 8004f18:	4770      	bx	lr

08004f1a <__sfputs_r>:
 8004f1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f1c:	4606      	mov	r6, r0
 8004f1e:	460f      	mov	r7, r1
 8004f20:	4614      	mov	r4, r2
 8004f22:	18d5      	adds	r5, r2, r3
 8004f24:	42ac      	cmp	r4, r5
 8004f26:	d101      	bne.n	8004f2c <__sfputs_r+0x12>
 8004f28:	2000      	movs	r0, #0
 8004f2a:	e007      	b.n	8004f3c <__sfputs_r+0x22>
 8004f2c:	463a      	mov	r2, r7
 8004f2e:	4630      	mov	r0, r6
 8004f30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f34:	f7ff ffdc 	bl	8004ef0 <__sfputc_r>
 8004f38:	1c43      	adds	r3, r0, #1
 8004f3a:	d1f3      	bne.n	8004f24 <__sfputs_r+0xa>
 8004f3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004f40 <_vfiprintf_r>:
 8004f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f44:	460d      	mov	r5, r1
 8004f46:	4614      	mov	r4, r2
 8004f48:	4698      	mov	r8, r3
 8004f4a:	4606      	mov	r6, r0
 8004f4c:	b09d      	sub	sp, #116	; 0x74
 8004f4e:	b118      	cbz	r0, 8004f58 <_vfiprintf_r+0x18>
 8004f50:	6983      	ldr	r3, [r0, #24]
 8004f52:	b90b      	cbnz	r3, 8004f58 <_vfiprintf_r+0x18>
 8004f54:	f7ff fa68 	bl	8004428 <__sinit>
 8004f58:	4b89      	ldr	r3, [pc, #548]	; (8005180 <_vfiprintf_r+0x240>)
 8004f5a:	429d      	cmp	r5, r3
 8004f5c:	d11b      	bne.n	8004f96 <_vfiprintf_r+0x56>
 8004f5e:	6875      	ldr	r5, [r6, #4]
 8004f60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f62:	07d9      	lsls	r1, r3, #31
 8004f64:	d405      	bmi.n	8004f72 <_vfiprintf_r+0x32>
 8004f66:	89ab      	ldrh	r3, [r5, #12]
 8004f68:	059a      	lsls	r2, r3, #22
 8004f6a:	d402      	bmi.n	8004f72 <_vfiprintf_r+0x32>
 8004f6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f6e:	f7ff fafe 	bl	800456e <__retarget_lock_acquire_recursive>
 8004f72:	89ab      	ldrh	r3, [r5, #12]
 8004f74:	071b      	lsls	r3, r3, #28
 8004f76:	d501      	bpl.n	8004f7c <_vfiprintf_r+0x3c>
 8004f78:	692b      	ldr	r3, [r5, #16]
 8004f7a:	b9eb      	cbnz	r3, 8004fb8 <_vfiprintf_r+0x78>
 8004f7c:	4629      	mov	r1, r5
 8004f7e:	4630      	mov	r0, r6
 8004f80:	f7fe fa4e 	bl	8003420 <__swsetup_r>
 8004f84:	b1c0      	cbz	r0, 8004fb8 <_vfiprintf_r+0x78>
 8004f86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f88:	07dc      	lsls	r4, r3, #31
 8004f8a:	d50e      	bpl.n	8004faa <_vfiprintf_r+0x6a>
 8004f8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f90:	b01d      	add	sp, #116	; 0x74
 8004f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f96:	4b7b      	ldr	r3, [pc, #492]	; (8005184 <_vfiprintf_r+0x244>)
 8004f98:	429d      	cmp	r5, r3
 8004f9a:	d101      	bne.n	8004fa0 <_vfiprintf_r+0x60>
 8004f9c:	68b5      	ldr	r5, [r6, #8]
 8004f9e:	e7df      	b.n	8004f60 <_vfiprintf_r+0x20>
 8004fa0:	4b79      	ldr	r3, [pc, #484]	; (8005188 <_vfiprintf_r+0x248>)
 8004fa2:	429d      	cmp	r5, r3
 8004fa4:	bf08      	it	eq
 8004fa6:	68f5      	ldreq	r5, [r6, #12]
 8004fa8:	e7da      	b.n	8004f60 <_vfiprintf_r+0x20>
 8004faa:	89ab      	ldrh	r3, [r5, #12]
 8004fac:	0598      	lsls	r0, r3, #22
 8004fae:	d4ed      	bmi.n	8004f8c <_vfiprintf_r+0x4c>
 8004fb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004fb2:	f7ff fadd 	bl	8004570 <__retarget_lock_release_recursive>
 8004fb6:	e7e9      	b.n	8004f8c <_vfiprintf_r+0x4c>
 8004fb8:	2300      	movs	r3, #0
 8004fba:	9309      	str	r3, [sp, #36]	; 0x24
 8004fbc:	2320      	movs	r3, #32
 8004fbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004fc2:	2330      	movs	r3, #48	; 0x30
 8004fc4:	f04f 0901 	mov.w	r9, #1
 8004fc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8004fcc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800518c <_vfiprintf_r+0x24c>
 8004fd0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004fd4:	4623      	mov	r3, r4
 8004fd6:	469a      	mov	sl, r3
 8004fd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fdc:	b10a      	cbz	r2, 8004fe2 <_vfiprintf_r+0xa2>
 8004fde:	2a25      	cmp	r2, #37	; 0x25
 8004fe0:	d1f9      	bne.n	8004fd6 <_vfiprintf_r+0x96>
 8004fe2:	ebba 0b04 	subs.w	fp, sl, r4
 8004fe6:	d00b      	beq.n	8005000 <_vfiprintf_r+0xc0>
 8004fe8:	465b      	mov	r3, fp
 8004fea:	4622      	mov	r2, r4
 8004fec:	4629      	mov	r1, r5
 8004fee:	4630      	mov	r0, r6
 8004ff0:	f7ff ff93 	bl	8004f1a <__sfputs_r>
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	f000 80aa 	beq.w	800514e <_vfiprintf_r+0x20e>
 8004ffa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ffc:	445a      	add	r2, fp
 8004ffe:	9209      	str	r2, [sp, #36]	; 0x24
 8005000:	f89a 3000 	ldrb.w	r3, [sl]
 8005004:	2b00      	cmp	r3, #0
 8005006:	f000 80a2 	beq.w	800514e <_vfiprintf_r+0x20e>
 800500a:	2300      	movs	r3, #0
 800500c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005010:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005014:	f10a 0a01 	add.w	sl, sl, #1
 8005018:	9304      	str	r3, [sp, #16]
 800501a:	9307      	str	r3, [sp, #28]
 800501c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005020:	931a      	str	r3, [sp, #104]	; 0x68
 8005022:	4654      	mov	r4, sl
 8005024:	2205      	movs	r2, #5
 8005026:	f814 1b01 	ldrb.w	r1, [r4], #1
 800502a:	4858      	ldr	r0, [pc, #352]	; (800518c <_vfiprintf_r+0x24c>)
 800502c:	f7ff fb0e 	bl	800464c <memchr>
 8005030:	9a04      	ldr	r2, [sp, #16]
 8005032:	b9d8      	cbnz	r0, 800506c <_vfiprintf_r+0x12c>
 8005034:	06d1      	lsls	r1, r2, #27
 8005036:	bf44      	itt	mi
 8005038:	2320      	movmi	r3, #32
 800503a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800503e:	0713      	lsls	r3, r2, #28
 8005040:	bf44      	itt	mi
 8005042:	232b      	movmi	r3, #43	; 0x2b
 8005044:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005048:	f89a 3000 	ldrb.w	r3, [sl]
 800504c:	2b2a      	cmp	r3, #42	; 0x2a
 800504e:	d015      	beq.n	800507c <_vfiprintf_r+0x13c>
 8005050:	4654      	mov	r4, sl
 8005052:	2000      	movs	r0, #0
 8005054:	f04f 0c0a 	mov.w	ip, #10
 8005058:	9a07      	ldr	r2, [sp, #28]
 800505a:	4621      	mov	r1, r4
 800505c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005060:	3b30      	subs	r3, #48	; 0x30
 8005062:	2b09      	cmp	r3, #9
 8005064:	d94e      	bls.n	8005104 <_vfiprintf_r+0x1c4>
 8005066:	b1b0      	cbz	r0, 8005096 <_vfiprintf_r+0x156>
 8005068:	9207      	str	r2, [sp, #28]
 800506a:	e014      	b.n	8005096 <_vfiprintf_r+0x156>
 800506c:	eba0 0308 	sub.w	r3, r0, r8
 8005070:	fa09 f303 	lsl.w	r3, r9, r3
 8005074:	4313      	orrs	r3, r2
 8005076:	46a2      	mov	sl, r4
 8005078:	9304      	str	r3, [sp, #16]
 800507a:	e7d2      	b.n	8005022 <_vfiprintf_r+0xe2>
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	1d19      	adds	r1, r3, #4
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	9103      	str	r1, [sp, #12]
 8005084:	2b00      	cmp	r3, #0
 8005086:	bfbb      	ittet	lt
 8005088:	425b      	neglt	r3, r3
 800508a:	f042 0202 	orrlt.w	r2, r2, #2
 800508e:	9307      	strge	r3, [sp, #28]
 8005090:	9307      	strlt	r3, [sp, #28]
 8005092:	bfb8      	it	lt
 8005094:	9204      	strlt	r2, [sp, #16]
 8005096:	7823      	ldrb	r3, [r4, #0]
 8005098:	2b2e      	cmp	r3, #46	; 0x2e
 800509a:	d10c      	bne.n	80050b6 <_vfiprintf_r+0x176>
 800509c:	7863      	ldrb	r3, [r4, #1]
 800509e:	2b2a      	cmp	r3, #42	; 0x2a
 80050a0:	d135      	bne.n	800510e <_vfiprintf_r+0x1ce>
 80050a2:	9b03      	ldr	r3, [sp, #12]
 80050a4:	3402      	adds	r4, #2
 80050a6:	1d1a      	adds	r2, r3, #4
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	9203      	str	r2, [sp, #12]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	bfb8      	it	lt
 80050b0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80050b4:	9305      	str	r3, [sp, #20]
 80050b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800519c <_vfiprintf_r+0x25c>
 80050ba:	2203      	movs	r2, #3
 80050bc:	4650      	mov	r0, sl
 80050be:	7821      	ldrb	r1, [r4, #0]
 80050c0:	f7ff fac4 	bl	800464c <memchr>
 80050c4:	b140      	cbz	r0, 80050d8 <_vfiprintf_r+0x198>
 80050c6:	2340      	movs	r3, #64	; 0x40
 80050c8:	eba0 000a 	sub.w	r0, r0, sl
 80050cc:	fa03 f000 	lsl.w	r0, r3, r0
 80050d0:	9b04      	ldr	r3, [sp, #16]
 80050d2:	3401      	adds	r4, #1
 80050d4:	4303      	orrs	r3, r0
 80050d6:	9304      	str	r3, [sp, #16]
 80050d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050dc:	2206      	movs	r2, #6
 80050de:	482c      	ldr	r0, [pc, #176]	; (8005190 <_vfiprintf_r+0x250>)
 80050e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80050e4:	f7ff fab2 	bl	800464c <memchr>
 80050e8:	2800      	cmp	r0, #0
 80050ea:	d03f      	beq.n	800516c <_vfiprintf_r+0x22c>
 80050ec:	4b29      	ldr	r3, [pc, #164]	; (8005194 <_vfiprintf_r+0x254>)
 80050ee:	bb1b      	cbnz	r3, 8005138 <_vfiprintf_r+0x1f8>
 80050f0:	9b03      	ldr	r3, [sp, #12]
 80050f2:	3307      	adds	r3, #7
 80050f4:	f023 0307 	bic.w	r3, r3, #7
 80050f8:	3308      	adds	r3, #8
 80050fa:	9303      	str	r3, [sp, #12]
 80050fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050fe:	443b      	add	r3, r7
 8005100:	9309      	str	r3, [sp, #36]	; 0x24
 8005102:	e767      	b.n	8004fd4 <_vfiprintf_r+0x94>
 8005104:	460c      	mov	r4, r1
 8005106:	2001      	movs	r0, #1
 8005108:	fb0c 3202 	mla	r2, ip, r2, r3
 800510c:	e7a5      	b.n	800505a <_vfiprintf_r+0x11a>
 800510e:	2300      	movs	r3, #0
 8005110:	f04f 0c0a 	mov.w	ip, #10
 8005114:	4619      	mov	r1, r3
 8005116:	3401      	adds	r4, #1
 8005118:	9305      	str	r3, [sp, #20]
 800511a:	4620      	mov	r0, r4
 800511c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005120:	3a30      	subs	r2, #48	; 0x30
 8005122:	2a09      	cmp	r2, #9
 8005124:	d903      	bls.n	800512e <_vfiprintf_r+0x1ee>
 8005126:	2b00      	cmp	r3, #0
 8005128:	d0c5      	beq.n	80050b6 <_vfiprintf_r+0x176>
 800512a:	9105      	str	r1, [sp, #20]
 800512c:	e7c3      	b.n	80050b6 <_vfiprintf_r+0x176>
 800512e:	4604      	mov	r4, r0
 8005130:	2301      	movs	r3, #1
 8005132:	fb0c 2101 	mla	r1, ip, r1, r2
 8005136:	e7f0      	b.n	800511a <_vfiprintf_r+0x1da>
 8005138:	ab03      	add	r3, sp, #12
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	462a      	mov	r2, r5
 800513e:	4630      	mov	r0, r6
 8005140:	4b15      	ldr	r3, [pc, #84]	; (8005198 <_vfiprintf_r+0x258>)
 8005142:	a904      	add	r1, sp, #16
 8005144:	f7fd fd58 	bl	8002bf8 <_printf_float>
 8005148:	4607      	mov	r7, r0
 800514a:	1c78      	adds	r0, r7, #1
 800514c:	d1d6      	bne.n	80050fc <_vfiprintf_r+0x1bc>
 800514e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005150:	07d9      	lsls	r1, r3, #31
 8005152:	d405      	bmi.n	8005160 <_vfiprintf_r+0x220>
 8005154:	89ab      	ldrh	r3, [r5, #12]
 8005156:	059a      	lsls	r2, r3, #22
 8005158:	d402      	bmi.n	8005160 <_vfiprintf_r+0x220>
 800515a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800515c:	f7ff fa08 	bl	8004570 <__retarget_lock_release_recursive>
 8005160:	89ab      	ldrh	r3, [r5, #12]
 8005162:	065b      	lsls	r3, r3, #25
 8005164:	f53f af12 	bmi.w	8004f8c <_vfiprintf_r+0x4c>
 8005168:	9809      	ldr	r0, [sp, #36]	; 0x24
 800516a:	e711      	b.n	8004f90 <_vfiprintf_r+0x50>
 800516c:	ab03      	add	r3, sp, #12
 800516e:	9300      	str	r3, [sp, #0]
 8005170:	462a      	mov	r2, r5
 8005172:	4630      	mov	r0, r6
 8005174:	4b08      	ldr	r3, [pc, #32]	; (8005198 <_vfiprintf_r+0x258>)
 8005176:	a904      	add	r1, sp, #16
 8005178:	f7fd ffda 	bl	8003130 <_printf_i>
 800517c:	e7e4      	b.n	8005148 <_vfiprintf_r+0x208>
 800517e:	bf00      	nop
 8005180:	0800558c 	.word	0x0800558c
 8005184:	080055ac 	.word	0x080055ac
 8005188:	0800556c 	.word	0x0800556c
 800518c:	0800572c 	.word	0x0800572c
 8005190:	08005736 	.word	0x08005736
 8005194:	08002bf9 	.word	0x08002bf9
 8005198:	08004f1b 	.word	0x08004f1b
 800519c:	08005732 	.word	0x08005732

080051a0 <_sbrk_r>:
 80051a0:	b538      	push	{r3, r4, r5, lr}
 80051a2:	2300      	movs	r3, #0
 80051a4:	4d05      	ldr	r5, [pc, #20]	; (80051bc <_sbrk_r+0x1c>)
 80051a6:	4604      	mov	r4, r0
 80051a8:	4608      	mov	r0, r1
 80051aa:	602b      	str	r3, [r5, #0]
 80051ac:	f7fb ff14 	bl	8000fd8 <_sbrk>
 80051b0:	1c43      	adds	r3, r0, #1
 80051b2:	d102      	bne.n	80051ba <_sbrk_r+0x1a>
 80051b4:	682b      	ldr	r3, [r5, #0]
 80051b6:	b103      	cbz	r3, 80051ba <_sbrk_r+0x1a>
 80051b8:	6023      	str	r3, [r4, #0]
 80051ba:	bd38      	pop	{r3, r4, r5, pc}
 80051bc:	20000290 	.word	0x20000290

080051c0 <__sread>:
 80051c0:	b510      	push	{r4, lr}
 80051c2:	460c      	mov	r4, r1
 80051c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051c8:	f000 f8e2 	bl	8005390 <_read_r>
 80051cc:	2800      	cmp	r0, #0
 80051ce:	bfab      	itete	ge
 80051d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80051d2:	89a3      	ldrhlt	r3, [r4, #12]
 80051d4:	181b      	addge	r3, r3, r0
 80051d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80051da:	bfac      	ite	ge
 80051dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80051de:	81a3      	strhlt	r3, [r4, #12]
 80051e0:	bd10      	pop	{r4, pc}

080051e2 <__swrite>:
 80051e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051e6:	461f      	mov	r7, r3
 80051e8:	898b      	ldrh	r3, [r1, #12]
 80051ea:	4605      	mov	r5, r0
 80051ec:	05db      	lsls	r3, r3, #23
 80051ee:	460c      	mov	r4, r1
 80051f0:	4616      	mov	r6, r2
 80051f2:	d505      	bpl.n	8005200 <__swrite+0x1e>
 80051f4:	2302      	movs	r3, #2
 80051f6:	2200      	movs	r2, #0
 80051f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051fc:	f000 f898 	bl	8005330 <_lseek_r>
 8005200:	89a3      	ldrh	r3, [r4, #12]
 8005202:	4632      	mov	r2, r6
 8005204:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005208:	81a3      	strh	r3, [r4, #12]
 800520a:	4628      	mov	r0, r5
 800520c:	463b      	mov	r3, r7
 800520e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005212:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005216:	f000 b817 	b.w	8005248 <_write_r>

0800521a <__sseek>:
 800521a:	b510      	push	{r4, lr}
 800521c:	460c      	mov	r4, r1
 800521e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005222:	f000 f885 	bl	8005330 <_lseek_r>
 8005226:	1c43      	adds	r3, r0, #1
 8005228:	89a3      	ldrh	r3, [r4, #12]
 800522a:	bf15      	itete	ne
 800522c:	6560      	strne	r0, [r4, #84]	; 0x54
 800522e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005232:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005236:	81a3      	strheq	r3, [r4, #12]
 8005238:	bf18      	it	ne
 800523a:	81a3      	strhne	r3, [r4, #12]
 800523c:	bd10      	pop	{r4, pc}

0800523e <__sclose>:
 800523e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005242:	f000 b831 	b.w	80052a8 <_close_r>
	...

08005248 <_write_r>:
 8005248:	b538      	push	{r3, r4, r5, lr}
 800524a:	4604      	mov	r4, r0
 800524c:	4608      	mov	r0, r1
 800524e:	4611      	mov	r1, r2
 8005250:	2200      	movs	r2, #0
 8005252:	4d05      	ldr	r5, [pc, #20]	; (8005268 <_write_r+0x20>)
 8005254:	602a      	str	r2, [r5, #0]
 8005256:	461a      	mov	r2, r3
 8005258:	f7fb fe72 	bl	8000f40 <_write>
 800525c:	1c43      	adds	r3, r0, #1
 800525e:	d102      	bne.n	8005266 <_write_r+0x1e>
 8005260:	682b      	ldr	r3, [r5, #0]
 8005262:	b103      	cbz	r3, 8005266 <_write_r+0x1e>
 8005264:	6023      	str	r3, [r4, #0]
 8005266:	bd38      	pop	{r3, r4, r5, pc}
 8005268:	20000290 	.word	0x20000290

0800526c <__assert_func>:
 800526c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800526e:	4614      	mov	r4, r2
 8005270:	461a      	mov	r2, r3
 8005272:	4b09      	ldr	r3, [pc, #36]	; (8005298 <__assert_func+0x2c>)
 8005274:	4605      	mov	r5, r0
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68d8      	ldr	r0, [r3, #12]
 800527a:	b14c      	cbz	r4, 8005290 <__assert_func+0x24>
 800527c:	4b07      	ldr	r3, [pc, #28]	; (800529c <__assert_func+0x30>)
 800527e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005282:	9100      	str	r1, [sp, #0]
 8005284:	462b      	mov	r3, r5
 8005286:	4906      	ldr	r1, [pc, #24]	; (80052a0 <__assert_func+0x34>)
 8005288:	f000 f81e 	bl	80052c8 <fiprintf>
 800528c:	f000 f89f 	bl	80053ce <abort>
 8005290:	4b04      	ldr	r3, [pc, #16]	; (80052a4 <__assert_func+0x38>)
 8005292:	461c      	mov	r4, r3
 8005294:	e7f3      	b.n	800527e <__assert_func+0x12>
 8005296:	bf00      	nop
 8005298:	20000010 	.word	0x20000010
 800529c:	0800573d 	.word	0x0800573d
 80052a0:	0800574a 	.word	0x0800574a
 80052a4:	08005778 	.word	0x08005778

080052a8 <_close_r>:
 80052a8:	b538      	push	{r3, r4, r5, lr}
 80052aa:	2300      	movs	r3, #0
 80052ac:	4d05      	ldr	r5, [pc, #20]	; (80052c4 <_close_r+0x1c>)
 80052ae:	4604      	mov	r4, r0
 80052b0:	4608      	mov	r0, r1
 80052b2:	602b      	str	r3, [r5, #0]
 80052b4:	f7fb fe60 	bl	8000f78 <_close>
 80052b8:	1c43      	adds	r3, r0, #1
 80052ba:	d102      	bne.n	80052c2 <_close_r+0x1a>
 80052bc:	682b      	ldr	r3, [r5, #0]
 80052be:	b103      	cbz	r3, 80052c2 <_close_r+0x1a>
 80052c0:	6023      	str	r3, [r4, #0]
 80052c2:	bd38      	pop	{r3, r4, r5, pc}
 80052c4:	20000290 	.word	0x20000290

080052c8 <fiprintf>:
 80052c8:	b40e      	push	{r1, r2, r3}
 80052ca:	b503      	push	{r0, r1, lr}
 80052cc:	4601      	mov	r1, r0
 80052ce:	ab03      	add	r3, sp, #12
 80052d0:	4805      	ldr	r0, [pc, #20]	; (80052e8 <fiprintf+0x20>)
 80052d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80052d6:	6800      	ldr	r0, [r0, #0]
 80052d8:	9301      	str	r3, [sp, #4]
 80052da:	f7ff fe31 	bl	8004f40 <_vfiprintf_r>
 80052de:	b002      	add	sp, #8
 80052e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80052e4:	b003      	add	sp, #12
 80052e6:	4770      	bx	lr
 80052e8:	20000010 	.word	0x20000010

080052ec <_fstat_r>:
 80052ec:	b538      	push	{r3, r4, r5, lr}
 80052ee:	2300      	movs	r3, #0
 80052f0:	4d06      	ldr	r5, [pc, #24]	; (800530c <_fstat_r+0x20>)
 80052f2:	4604      	mov	r4, r0
 80052f4:	4608      	mov	r0, r1
 80052f6:	4611      	mov	r1, r2
 80052f8:	602b      	str	r3, [r5, #0]
 80052fa:	f7fb fe48 	bl	8000f8e <_fstat>
 80052fe:	1c43      	adds	r3, r0, #1
 8005300:	d102      	bne.n	8005308 <_fstat_r+0x1c>
 8005302:	682b      	ldr	r3, [r5, #0]
 8005304:	b103      	cbz	r3, 8005308 <_fstat_r+0x1c>
 8005306:	6023      	str	r3, [r4, #0]
 8005308:	bd38      	pop	{r3, r4, r5, pc}
 800530a:	bf00      	nop
 800530c:	20000290 	.word	0x20000290

08005310 <_isatty_r>:
 8005310:	b538      	push	{r3, r4, r5, lr}
 8005312:	2300      	movs	r3, #0
 8005314:	4d05      	ldr	r5, [pc, #20]	; (800532c <_isatty_r+0x1c>)
 8005316:	4604      	mov	r4, r0
 8005318:	4608      	mov	r0, r1
 800531a:	602b      	str	r3, [r5, #0]
 800531c:	f7fb fe46 	bl	8000fac <_isatty>
 8005320:	1c43      	adds	r3, r0, #1
 8005322:	d102      	bne.n	800532a <_isatty_r+0x1a>
 8005324:	682b      	ldr	r3, [r5, #0]
 8005326:	b103      	cbz	r3, 800532a <_isatty_r+0x1a>
 8005328:	6023      	str	r3, [r4, #0]
 800532a:	bd38      	pop	{r3, r4, r5, pc}
 800532c:	20000290 	.word	0x20000290

08005330 <_lseek_r>:
 8005330:	b538      	push	{r3, r4, r5, lr}
 8005332:	4604      	mov	r4, r0
 8005334:	4608      	mov	r0, r1
 8005336:	4611      	mov	r1, r2
 8005338:	2200      	movs	r2, #0
 800533a:	4d05      	ldr	r5, [pc, #20]	; (8005350 <_lseek_r+0x20>)
 800533c:	602a      	str	r2, [r5, #0]
 800533e:	461a      	mov	r2, r3
 8005340:	f7fb fe3e 	bl	8000fc0 <_lseek>
 8005344:	1c43      	adds	r3, r0, #1
 8005346:	d102      	bne.n	800534e <_lseek_r+0x1e>
 8005348:	682b      	ldr	r3, [r5, #0]
 800534a:	b103      	cbz	r3, 800534e <_lseek_r+0x1e>
 800534c:	6023      	str	r3, [r4, #0]
 800534e:	bd38      	pop	{r3, r4, r5, pc}
 8005350:	20000290 	.word	0x20000290

08005354 <__ascii_mbtowc>:
 8005354:	b082      	sub	sp, #8
 8005356:	b901      	cbnz	r1, 800535a <__ascii_mbtowc+0x6>
 8005358:	a901      	add	r1, sp, #4
 800535a:	b142      	cbz	r2, 800536e <__ascii_mbtowc+0x1a>
 800535c:	b14b      	cbz	r3, 8005372 <__ascii_mbtowc+0x1e>
 800535e:	7813      	ldrb	r3, [r2, #0]
 8005360:	600b      	str	r3, [r1, #0]
 8005362:	7812      	ldrb	r2, [r2, #0]
 8005364:	1e10      	subs	r0, r2, #0
 8005366:	bf18      	it	ne
 8005368:	2001      	movne	r0, #1
 800536a:	b002      	add	sp, #8
 800536c:	4770      	bx	lr
 800536e:	4610      	mov	r0, r2
 8005370:	e7fb      	b.n	800536a <__ascii_mbtowc+0x16>
 8005372:	f06f 0001 	mvn.w	r0, #1
 8005376:	e7f8      	b.n	800536a <__ascii_mbtowc+0x16>

08005378 <__malloc_lock>:
 8005378:	4801      	ldr	r0, [pc, #4]	; (8005380 <__malloc_lock+0x8>)
 800537a:	f7ff b8f8 	b.w	800456e <__retarget_lock_acquire_recursive>
 800537e:	bf00      	nop
 8005380:	20000288 	.word	0x20000288

08005384 <__malloc_unlock>:
 8005384:	4801      	ldr	r0, [pc, #4]	; (800538c <__malloc_unlock+0x8>)
 8005386:	f7ff b8f3 	b.w	8004570 <__retarget_lock_release_recursive>
 800538a:	bf00      	nop
 800538c:	20000288 	.word	0x20000288

08005390 <_read_r>:
 8005390:	b538      	push	{r3, r4, r5, lr}
 8005392:	4604      	mov	r4, r0
 8005394:	4608      	mov	r0, r1
 8005396:	4611      	mov	r1, r2
 8005398:	2200      	movs	r2, #0
 800539a:	4d05      	ldr	r5, [pc, #20]	; (80053b0 <_read_r+0x20>)
 800539c:	602a      	str	r2, [r5, #0]
 800539e:	461a      	mov	r2, r3
 80053a0:	f7fb fdb1 	bl	8000f06 <_read>
 80053a4:	1c43      	adds	r3, r0, #1
 80053a6:	d102      	bne.n	80053ae <_read_r+0x1e>
 80053a8:	682b      	ldr	r3, [r5, #0]
 80053aa:	b103      	cbz	r3, 80053ae <_read_r+0x1e>
 80053ac:	6023      	str	r3, [r4, #0]
 80053ae:	bd38      	pop	{r3, r4, r5, pc}
 80053b0:	20000290 	.word	0x20000290

080053b4 <__ascii_wctomb>:
 80053b4:	4603      	mov	r3, r0
 80053b6:	4608      	mov	r0, r1
 80053b8:	b141      	cbz	r1, 80053cc <__ascii_wctomb+0x18>
 80053ba:	2aff      	cmp	r2, #255	; 0xff
 80053bc:	d904      	bls.n	80053c8 <__ascii_wctomb+0x14>
 80053be:	228a      	movs	r2, #138	; 0x8a
 80053c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	4770      	bx	lr
 80053c8:	2001      	movs	r0, #1
 80053ca:	700a      	strb	r2, [r1, #0]
 80053cc:	4770      	bx	lr

080053ce <abort>:
 80053ce:	2006      	movs	r0, #6
 80053d0:	b508      	push	{r3, lr}
 80053d2:	f000 f82b 	bl	800542c <raise>
 80053d6:	2001      	movs	r0, #1
 80053d8:	f7fb fd8b 	bl	8000ef2 <_exit>

080053dc <_raise_r>:
 80053dc:	291f      	cmp	r1, #31
 80053de:	b538      	push	{r3, r4, r5, lr}
 80053e0:	4604      	mov	r4, r0
 80053e2:	460d      	mov	r5, r1
 80053e4:	d904      	bls.n	80053f0 <_raise_r+0x14>
 80053e6:	2316      	movs	r3, #22
 80053e8:	6003      	str	r3, [r0, #0]
 80053ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053ee:	bd38      	pop	{r3, r4, r5, pc}
 80053f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80053f2:	b112      	cbz	r2, 80053fa <_raise_r+0x1e>
 80053f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80053f8:	b94b      	cbnz	r3, 800540e <_raise_r+0x32>
 80053fa:	4620      	mov	r0, r4
 80053fc:	f000 f830 	bl	8005460 <_getpid_r>
 8005400:	462a      	mov	r2, r5
 8005402:	4601      	mov	r1, r0
 8005404:	4620      	mov	r0, r4
 8005406:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800540a:	f000 b817 	b.w	800543c <_kill_r>
 800540e:	2b01      	cmp	r3, #1
 8005410:	d00a      	beq.n	8005428 <_raise_r+0x4c>
 8005412:	1c59      	adds	r1, r3, #1
 8005414:	d103      	bne.n	800541e <_raise_r+0x42>
 8005416:	2316      	movs	r3, #22
 8005418:	6003      	str	r3, [r0, #0]
 800541a:	2001      	movs	r0, #1
 800541c:	e7e7      	b.n	80053ee <_raise_r+0x12>
 800541e:	2400      	movs	r4, #0
 8005420:	4628      	mov	r0, r5
 8005422:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005426:	4798      	blx	r3
 8005428:	2000      	movs	r0, #0
 800542a:	e7e0      	b.n	80053ee <_raise_r+0x12>

0800542c <raise>:
 800542c:	4b02      	ldr	r3, [pc, #8]	; (8005438 <raise+0xc>)
 800542e:	4601      	mov	r1, r0
 8005430:	6818      	ldr	r0, [r3, #0]
 8005432:	f7ff bfd3 	b.w	80053dc <_raise_r>
 8005436:	bf00      	nop
 8005438:	20000010 	.word	0x20000010

0800543c <_kill_r>:
 800543c:	b538      	push	{r3, r4, r5, lr}
 800543e:	2300      	movs	r3, #0
 8005440:	4d06      	ldr	r5, [pc, #24]	; (800545c <_kill_r+0x20>)
 8005442:	4604      	mov	r4, r0
 8005444:	4608      	mov	r0, r1
 8005446:	4611      	mov	r1, r2
 8005448:	602b      	str	r3, [r5, #0]
 800544a:	f7fb fd42 	bl	8000ed2 <_kill>
 800544e:	1c43      	adds	r3, r0, #1
 8005450:	d102      	bne.n	8005458 <_kill_r+0x1c>
 8005452:	682b      	ldr	r3, [r5, #0]
 8005454:	b103      	cbz	r3, 8005458 <_kill_r+0x1c>
 8005456:	6023      	str	r3, [r4, #0]
 8005458:	bd38      	pop	{r3, r4, r5, pc}
 800545a:	bf00      	nop
 800545c:	20000290 	.word	0x20000290

08005460 <_getpid_r>:
 8005460:	f7fb bd30 	b.w	8000ec4 <_getpid>

08005464 <_init>:
 8005464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005466:	bf00      	nop
 8005468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800546a:	bc08      	pop	{r3}
 800546c:	469e      	mov	lr, r3
 800546e:	4770      	bx	lr

08005470 <_fini>:
 8005470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005472:	bf00      	nop
 8005474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005476:	bc08      	pop	{r3}
 8005478:	469e      	mov	lr, r3
 800547a:	4770      	bx	lr
