<profile>

<ReportVersion>
<Version>2019.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>infer</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.514</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>27795126</Best-caseLatency>
<Average-caseLatency>27924150</Average-caseLatency>
<Worst-caseLatency>28225206</Worst-caseLatency>
<Best-caseRealTimeLatency>0.278 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.279 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.282 sec</Worst-caseRealTimeLatency>
<Interval-min>27795126</Interval-min>
<Interval-max>28225206</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<memset_gate_f>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_gate_f>
<memset_gate_i>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_gate_i>
<memset_stat_C>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_stat_C>
<memset_C_t>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_C_t>
<memset_gate_o>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_gate_o>
<memset_h_t>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_h_t>
<Loop7>
<TripCount>28</TripCount>
<Latency>
<range>
<min>27778884</min>
<max>28208964</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>992103</min>
<max>1007463</max>
</range>
</IterationLatency>
<Loop7.1>
<TripCount>28</TripCount>
<Latency>56</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.1>
<Loop7.2>
<TripCount>128</TripCount>
<Latency>256</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.2>
<Loop7.3>
<TripCount>128</TripCount>
<Latency>239872</Latency>
<IterationLatency>1874</IterationLatency>
<Loop7.3.1>
<TripCount>156</TripCount>
<Latency>1872</Latency>
<IterationLatency>12</IterationLatency>
</Loop7.3.1>
</Loop7.3>
<Loop7.4>
<TripCount>128</TripCount>
<Latency>239872</Latency>
<IterationLatency>1874</IterationLatency>
<Loop7.4.1>
<TripCount>156</TripCount>
<Latency>1872</Latency>
<IterationLatency>12</IterationLatency>
</Loop7.4.1>
</Loop7.4>
<Loop7.5>
<TripCount>128</TripCount>
<Latency>239872</Latency>
<IterationLatency>1874</IterationLatency>
<Loop7.5.1>
<TripCount>156</TripCount>
<Latency>1872</Latency>
<IterationLatency>12</IterationLatency>
</Loop7.5.1>
</Loop7.5>
<Loop7.6>
<TripCount>128</TripCount>
<Latency>
<range>
<min>640</min>
<max>8320</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5</min>
<max>65</max>
</range>
</IterationLatency>
</Loop7.6>
<Loop7.7>
<TripCount>128</TripCount>
<Latency>239872</Latency>
<IterationLatency>1874</IterationLatency>
<Loop7.7.1>
<TripCount>156</TripCount>
<Latency>1872</Latency>
<IterationLatency>12</IterationLatency>
</Loop7.7.1>
</Loop7.7>
<Loop7.8>
<TripCount>128</TripCount>
<Latency>
<range>
<min>640</min>
<max>8320</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5</min>
<max>65</max>
</range>
</IterationLatency>
</Loop7.8>
</Loop7>
<Loop8>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</Loop8>
<Loop9>
<TripCount>10</TripCount>
<Latency>15380</Latency>
<IterationLatency>1538</IterationLatency>
<Loop9.1>
<TripCount>128</TripCount>
<Latency>1536</Latency>
<IterationLatency>12</IterationLatency>
</Loop9.1>
</Loop9>
<Loop10>
<TripCount>10</TripCount>
<Latency>80</Latency>
<IterationLatency>8</IterationLatency>
</Loop10>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>287</BRAM_18K>
<DSP48E>76</DSP48E>
<FF>13028</FF>
<LUT>19923</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_address0</name>
<Object>res</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_ce0</name>
<Object>res</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_we0</name>
<Object>res</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_d0</name>
<Object>res</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_q0</name>
<Object>res</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
