<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>elf.h source code [codebrowser/include/elf.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="dynamic,elf32_fdpic_loadmap,elf32_fdpic_loadseg,elf32_hdr,elf32_note,elf32_phdr,elf32_rel,elf32_rela,elf32_shdr,elf32_sym,elf64_hdr,elf64_note,elf64_phdr,elf64_rel,elf64_rela,elf64_shdr,elf64_sym "/>
<link rel="stylesheet" href="../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/include/elf.h'; var root_path = '../..'; var data_path = '../../../data';</script>
<script src='../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='..'>codebrowser</a>/<a href='./'>include</a>/<a href='elf.h.html'>elf.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><u>#<span data-ppcond="1">ifndef</span> <span class="macro" data-ref="_M/QEMU_ELF_H">QEMU_ELF_H</span></u></td></tr>
<tr><th id="2">2</th><td><u>#define <dfn class="macro" id="_M/QEMU_ELF_H" data-ref="_M/QEMU_ELF_H">QEMU_ELF_H</dfn></u></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/* 32-bit ELF base types. */</i></td></tr>
<tr><th id="5">5</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="typedef" id="Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</dfn>;</td></tr>
<tr><th id="6">6</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="typedef" id="Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</dfn>;</td></tr>
<tr><th id="7">7</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="typedef" id="Elf32_Off" title='Elf32_Off' data-type='uint32_t' data-ref="Elf32_Off">Elf32_Off</dfn>;</td></tr>
<tr><th id="8">8</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a>  <dfn class="typedef" id="Elf32_Sword" title='Elf32_Sword' data-type='int32_t' data-ref="Elf32_Sword">Elf32_Sword</dfn>;</td></tr>
<tr><th id="9">9</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="typedef" id="Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</dfn>;</td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><i>/* 64-bit ELF base types. */</i></td></tr>
<tr><th id="12">12</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="typedef" id="Elf64_Addr" title='Elf64_Addr' data-type='uint64_t' data-ref="Elf64_Addr">Elf64_Addr</dfn>;</td></tr>
<tr><th id="13">13</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="typedef" id="Elf64_Half" title='Elf64_Half' data-type='uint16_t' data-ref="Elf64_Half">Elf64_Half</dfn>;</td></tr>
<tr><th id="14">14</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#int16_t" title='int16_t' data-type='short' data-ref="int16_t">int16_t</a>	 <dfn class="typedef" id="Elf64_SHalf" title='Elf64_SHalf' data-type='int16_t' data-ref="Elf64_SHalf">Elf64_SHalf</dfn>;</td></tr>
<tr><th id="15">15</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="typedef" id="Elf64_Off" title='Elf64_Off' data-type='uint64_t' data-ref="Elf64_Off">Elf64_Off</dfn>;</td></tr>
<tr><th id="16">16</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a>	 <dfn class="typedef" id="Elf64_Sword" title='Elf64_Sword' data-type='int32_t' data-ref="Elf64_Sword">Elf64_Sword</dfn>;</td></tr>
<tr><th id="17">17</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="typedef" id="Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</dfn>;</td></tr>
<tr><th id="18">18</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="typedef" id="Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</dfn>;</td></tr>
<tr><th id="19">19</th><td><b>typedef</b> <a class="typedef" href="../../include/stdint.h.html#int64_t" title='int64_t' data-type='long' data-ref="int64_t">int64_t</a>  <dfn class="typedef" id="Elf64_Sxword" title='Elf64_Sxword' data-type='int64_t' data-ref="Elf64_Sxword">Elf64_Sxword</dfn>;</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i>/* These constants are for the segment types stored in the image headers */</i></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/PT_NULL" data-ref="_M/PT_NULL">PT_NULL</dfn>    0</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/PT_LOAD" data-ref="_M/PT_LOAD">PT_LOAD</dfn>    1</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/PT_DYNAMIC" data-ref="_M/PT_DYNAMIC">PT_DYNAMIC</dfn> 2</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/PT_INTERP" data-ref="_M/PT_INTERP">PT_INTERP</dfn>  3</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/PT_NOTE" data-ref="_M/PT_NOTE">PT_NOTE</dfn>    4</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/PT_SHLIB" data-ref="_M/PT_SHLIB">PT_SHLIB</dfn>   5</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/PT_PHDR" data-ref="_M/PT_PHDR">PT_PHDR</dfn>    6</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/PT_LOPROC" data-ref="_M/PT_LOPROC">PT_LOPROC</dfn>  0x70000000</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/PT_HIPROC" data-ref="_M/PT_HIPROC">PT_HIPROC</dfn>  0x7fffffff</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/PT_MIPS_REGINFO" data-ref="_M/PT_MIPS_REGINFO">PT_MIPS_REGINFO</dfn>		0x70000000</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/PT_MIPS_OPTIONS" data-ref="_M/PT_MIPS_OPTIONS">PT_MIPS_OPTIONS</dfn>		0x70000001</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/* Flags in the e_flags field of the header */</i></td></tr>
<tr><th id="35">35</th><td><i>/* MIPS architecture level. */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ARCH_1" data-ref="_M/EF_MIPS_ARCH_1">EF_MIPS_ARCH_1</dfn>		0x00000000	/* -mips1 code.  */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ARCH_2" data-ref="_M/EF_MIPS_ARCH_2">EF_MIPS_ARCH_2</dfn>		0x10000000	/* -mips2 code.  */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ARCH_3" data-ref="_M/EF_MIPS_ARCH_3">EF_MIPS_ARCH_3</dfn>		0x20000000	/* -mips3 code.  */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ARCH_4" data-ref="_M/EF_MIPS_ARCH_4">EF_MIPS_ARCH_4</dfn>		0x30000000	/* -mips4 code.  */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ARCH_5" data-ref="_M/EF_MIPS_ARCH_5">EF_MIPS_ARCH_5</dfn>		0x40000000	/* -mips5 code.  */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ARCH_32" data-ref="_M/EF_MIPS_ARCH_32">EF_MIPS_ARCH_32</dfn>		0x50000000	/* MIPS32 code.  */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ARCH_64" data-ref="_M/EF_MIPS_ARCH_64">EF_MIPS_ARCH_64</dfn>		0x60000000	/* MIPS64 code.  */</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/* The ABI of a file. */</i></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ABI_O32" data-ref="_M/EF_MIPS_ABI_O32">EF_MIPS_ABI_O32</dfn>		0x00001000	/* O32 ABI.  */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ABI_O64" data-ref="_M/EF_MIPS_ABI_O64">EF_MIPS_ABI_O64</dfn>		0x00002000	/* O32 extended for 64 bit.  */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_NOREORDER" data-ref="_M/EF_MIPS_NOREORDER">EF_MIPS_NOREORDER</dfn> 0x00000001</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_PIC" data-ref="_M/EF_MIPS_PIC">EF_MIPS_PIC</dfn>       0x00000002</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_CPIC" data-ref="_M/EF_MIPS_CPIC">EF_MIPS_CPIC</dfn>      0x00000004</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ABI2" data-ref="_M/EF_MIPS_ABI2">EF_MIPS_ABI2</dfn>		0x00000020</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_OPTIONS_FIRST" data-ref="_M/EF_MIPS_OPTIONS_FIRST">EF_MIPS_OPTIONS_FIRST</dfn>	0x00000080</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_32BITMODE" data-ref="_M/EF_MIPS_32BITMODE">EF_MIPS_32BITMODE</dfn>	0x00000100</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ABI" data-ref="_M/EF_MIPS_ABI">EF_MIPS_ABI</dfn>		0x0000f000</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_FP64" data-ref="_M/EF_MIPS_FP64">EF_MIPS_FP64</dfn>      0x00000200</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_NAN2008" data-ref="_M/EF_MIPS_NAN2008">EF_MIPS_NAN2008</dfn>   0x00000400</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/EF_MIPS_ARCH" data-ref="_M/EF_MIPS_ARCH">EF_MIPS_ARCH</dfn>      0xf0000000</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* These constants define the different elf file types */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ET_NONE" data-ref="_M/ET_NONE">ET_NONE</dfn>   0</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/ET_REL" data-ref="_M/ET_REL">ET_REL</dfn>    1</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/ET_EXEC" data-ref="_M/ET_EXEC">ET_EXEC</dfn>   2</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ET_DYN" data-ref="_M/ET_DYN">ET_DYN</dfn>    3</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ET_CORE" data-ref="_M/ET_CORE">ET_CORE</dfn>   4</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/ET_LOPROC" data-ref="_M/ET_LOPROC">ET_LOPROC</dfn> 0xff00</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/ET_HIPROC" data-ref="_M/ET_HIPROC">ET_HIPROC</dfn> 0xffff</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>/* These constants define the various ELF target machines */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/EM_NONE" data-ref="_M/EM_NONE">EM_NONE</dfn>  0</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/EM_M32" data-ref="_M/EM_M32">EM_M32</dfn>   1</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/EM_SPARC" data-ref="_M/EM_SPARC">EM_SPARC</dfn> 2</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/EM_386" data-ref="_M/EM_386">EM_386</dfn>   3</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/EM_68K" data-ref="_M/EM_68K">EM_68K</dfn>   4</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/EM_88K" data-ref="_M/EM_88K">EM_88K</dfn>   5</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/EM_486" data-ref="_M/EM_486">EM_486</dfn>   6   /* Perhaps disused */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/EM_860" data-ref="_M/EM_860">EM_860</dfn>   7</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/EM_MIPS" data-ref="_M/EM_MIPS">EM_MIPS</dfn>		8	/* MIPS R3000 (officially, big-endian only) */</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/EM_MIPS_RS4_BE" data-ref="_M/EM_MIPS_RS4_BE">EM_MIPS_RS4_BE</dfn> 10	/* MIPS R4000 big-endian */</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/EM_PARISC" data-ref="_M/EM_PARISC">EM_PARISC</dfn>      15	/* HPPA */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/EM_SPARC32PLUS" data-ref="_M/EM_SPARC32PLUS">EM_SPARC32PLUS</dfn> 18	/* Sun's "v8plus" */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/EM_PPC" data-ref="_M/EM_PPC">EM_PPC</dfn>	       20	/* PowerPC */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/EM_PPC64" data-ref="_M/EM_PPC64">EM_PPC64</dfn>       21       /* PowerPC64 */</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/EM_ARM" data-ref="_M/EM_ARM">EM_ARM</dfn>		40		/* ARM */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/EM_SH" data-ref="_M/EM_SH">EM_SH</dfn>	       42	/* SuperH */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/EM_SPARCV9" data-ref="_M/EM_SPARCV9">EM_SPARCV9</dfn>     43	/* SPARC v9 64-bit */</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/EM_TRICORE" data-ref="_M/EM_TRICORE">EM_TRICORE</dfn>      44      /* Infineon TriCore */</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/EM_IA_64" data-ref="_M/EM_IA_64">EM_IA_64</dfn>	50	/* HP/Intel IA-64 */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/EM_X86_64" data-ref="_M/EM_X86_64">EM_X86_64</dfn>	62	/* AMD x86-64 */</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/EM_S390" data-ref="_M/EM_S390">EM_S390</dfn>		22	/* IBM S/390 */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/EM_CRIS" data-ref="_M/EM_CRIS">EM_CRIS</dfn>         76      /* Axis Communications 32-bit embedded processor */</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/EM_V850" data-ref="_M/EM_V850">EM_V850</dfn>		87	/* NEC v850 */</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/EM_H8_300H" data-ref="_M/EM_H8_300H">EM_H8_300H</dfn>      47      /* Hitachi H8/300H */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/EM_H8S" data-ref="_M/EM_H8S">EM_H8S</dfn>          48      /* Hitachi H8S     */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/EM_LATTICEMICO32" data-ref="_M/EM_LATTICEMICO32">EM_LATTICEMICO32</dfn> 138    /* LatticeMico32 */</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/EM_OPENRISC" data-ref="_M/EM_OPENRISC">EM_OPENRISC</dfn>     92        /* OpenCores OpenRISC */</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/EM_UNICORE32" data-ref="_M/EM_UNICORE32">EM_UNICORE32</dfn>    110     /* UniCore32 */</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/*</i></td></tr>
<tr><th id="116">116</th><td><i> * This is an interim value that we will use until the committee comes</i></td></tr>
<tr><th id="117">117</th><td><i> * up with a final number.</i></td></tr>
<tr><th id="118">118</th><td><i> */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/EM_ALPHA" data-ref="_M/EM_ALPHA">EM_ALPHA</dfn>	0x9026</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>/* Bogus old v850 magic number, used by old tools.  */</i></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/EM_CYGNUS_V850" data-ref="_M/EM_CYGNUS_V850">EM_CYGNUS_V850</dfn>	0x9080</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/*</i></td></tr>
<tr><th id="125">125</th><td><i> * This is the old interim value for S/390 architecture</i></td></tr>
<tr><th id="126">126</th><td><i> */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/EM_S390_OLD" data-ref="_M/EM_S390_OLD">EM_S390_OLD</dfn>     0xA390</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/EM_ALTERA_NIOS2" data-ref="_M/EM_ALTERA_NIOS2">EM_ALTERA_NIOS2</dfn> 113     /* Altera Nios II soft-core processor */</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/EM_MICROBLAZE" data-ref="_M/EM_MICROBLAZE">EM_MICROBLAZE</dfn>      189</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/EM_MICROBLAZE_OLD" data-ref="_M/EM_MICROBLAZE_OLD">EM_MICROBLAZE_OLD</dfn>  0xBAAB</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/EM_XTENSA" data-ref="_M/EM_XTENSA">EM_XTENSA</dfn>   94      /* Tensilica Xtensa */</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/EM_AARCH64" data-ref="_M/EM_AARCH64">EM_AARCH64</dfn>  183</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/EM_TILEGX" data-ref="_M/EM_TILEGX">EM_TILEGX</dfn>   191 /* TILE-Gx */</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/EM_MOXIE" data-ref="_M/EM_MOXIE">EM_MOXIE</dfn>           223     /* Moxie processor family */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/EM_MOXIE_OLD" data-ref="_M/EM_MOXIE_OLD">EM_MOXIE_OLD</dfn>       0xFEED</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/* This is the info that is needed to parse the dynamic section of the file */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/DT_NULL" data-ref="_M/DT_NULL">DT_NULL</dfn>		0</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/DT_NEEDED" data-ref="_M/DT_NEEDED">DT_NEEDED</dfn>	1</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/DT_PLTRELSZ" data-ref="_M/DT_PLTRELSZ">DT_PLTRELSZ</dfn>	2</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/DT_PLTGOT" data-ref="_M/DT_PLTGOT">DT_PLTGOT</dfn>	3</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/DT_HASH" data-ref="_M/DT_HASH">DT_HASH</dfn>		4</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/DT_STRTAB" data-ref="_M/DT_STRTAB">DT_STRTAB</dfn>	5</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/DT_SYMTAB" data-ref="_M/DT_SYMTAB">DT_SYMTAB</dfn>	6</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/DT_RELA" data-ref="_M/DT_RELA">DT_RELA</dfn>		7</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/DT_RELASZ" data-ref="_M/DT_RELASZ">DT_RELASZ</dfn>	8</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/DT_RELAENT" data-ref="_M/DT_RELAENT">DT_RELAENT</dfn>	9</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/DT_STRSZ" data-ref="_M/DT_STRSZ">DT_STRSZ</dfn>	10</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/DT_SYMENT" data-ref="_M/DT_SYMENT">DT_SYMENT</dfn>	11</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/DT_INIT" data-ref="_M/DT_INIT">DT_INIT</dfn>		12</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/DT_FINI" data-ref="_M/DT_FINI">DT_FINI</dfn>		13</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/DT_SONAME" data-ref="_M/DT_SONAME">DT_SONAME</dfn>	14</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/DT_RPATH" data-ref="_M/DT_RPATH">DT_RPATH</dfn> 	15</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/DT_SYMBOLIC" data-ref="_M/DT_SYMBOLIC">DT_SYMBOLIC</dfn>	16</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/DT_REL" data-ref="_M/DT_REL">DT_REL</dfn>	        17</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/DT_RELSZ" data-ref="_M/DT_RELSZ">DT_RELSZ</dfn>	18</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/DT_RELENT" data-ref="_M/DT_RELENT">DT_RELENT</dfn>	19</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/DT_PLTREL" data-ref="_M/DT_PLTREL">DT_PLTREL</dfn>	20</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/DT_DEBUG" data-ref="_M/DT_DEBUG">DT_DEBUG</dfn>	21</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/DT_TEXTREL" data-ref="_M/DT_TEXTREL">DT_TEXTREL</dfn>	22</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/DT_JMPREL" data-ref="_M/DT_JMPREL">DT_JMPREL</dfn>	23</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/DT_BINDNOW" data-ref="_M/DT_BINDNOW">DT_BINDNOW</dfn>	24</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/DT_INIT_ARRAY" data-ref="_M/DT_INIT_ARRAY">DT_INIT_ARRAY</dfn>	25</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/DT_FINI_ARRAY" data-ref="_M/DT_FINI_ARRAY">DT_FINI_ARRAY</dfn>	26</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/DT_INIT_ARRAYSZ" data-ref="_M/DT_INIT_ARRAYSZ">DT_INIT_ARRAYSZ</dfn>	27</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/DT_FINI_ARRAYSZ" data-ref="_M/DT_FINI_ARRAYSZ">DT_FINI_ARRAYSZ</dfn>	28</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/DT_RUNPATH" data-ref="_M/DT_RUNPATH">DT_RUNPATH</dfn>	29</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/DT_FLAGS" data-ref="_M/DT_FLAGS">DT_FLAGS</dfn>	30</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/DT_LOOS" data-ref="_M/DT_LOOS">DT_LOOS</dfn>		0x6000000d</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/DT_HIOS" data-ref="_M/DT_HIOS">DT_HIOS</dfn>		0x6ffff000</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/DT_LOPROC" data-ref="_M/DT_LOPROC">DT_LOPROC</dfn>	0x70000000</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/DT_HIPROC" data-ref="_M/DT_HIPROC">DT_HIPROC</dfn>	0x7fffffff</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i>/* DT_ entries which fall between DT_VALRNGLO and DT_VALRNDHI use</i></td></tr>
<tr><th id="181">181</th><td><i>   the d_val field of the Elf*_Dyn structure.  I.e. they contain scalars.  */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/DT_VALRNGLO" data-ref="_M/DT_VALRNGLO">DT_VALRNGLO</dfn>	0x6ffffd00</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/DT_VALRNGHI" data-ref="_M/DT_VALRNGHI">DT_VALRNGHI</dfn>	0x6ffffdff</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/* DT_ entries which fall between DT_ADDRRNGLO and DT_ADDRRNGHI use</i></td></tr>
<tr><th id="186">186</th><td><i>   the d_ptr field of the Elf*_Dyn structure.  I.e. they contain pointers.  */</i></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/DT_ADDRRNGLO" data-ref="_M/DT_ADDRRNGLO">DT_ADDRRNGLO</dfn>	0x6ffffe00</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/DT_ADDRRNGHI" data-ref="_M/DT_ADDRRNGHI">DT_ADDRRNGHI</dfn>	0x6ffffeff</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/DT_VERSYM" data-ref="_M/DT_VERSYM">DT_VERSYM</dfn>	0x6ffffff0</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/DT_RELACOUNT" data-ref="_M/DT_RELACOUNT">DT_RELACOUNT</dfn>	0x6ffffff9</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/DT_RELCOUNT" data-ref="_M/DT_RELCOUNT">DT_RELCOUNT</dfn>	0x6ffffffa</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/DT_FLAGS_1" data-ref="_M/DT_FLAGS_1">DT_FLAGS_1</dfn>	0x6ffffffb</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/DT_VERDEF" data-ref="_M/DT_VERDEF">DT_VERDEF</dfn>	0x6ffffffc</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/DT_VERDEFNUM" data-ref="_M/DT_VERDEFNUM">DT_VERDEFNUM</dfn>	0x6ffffffd</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/DT_VERNEED" data-ref="_M/DT_VERNEED">DT_VERNEED</dfn>	0x6ffffffe</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/DT_VERNEEDNUM" data-ref="_M/DT_VERNEEDNUM">DT_VERNEEDNUM</dfn>	0x6fffffff</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_RLD_VERSION" data-ref="_M/DT_MIPS_RLD_VERSION">DT_MIPS_RLD_VERSION</dfn>	0x70000001</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_TIME_STAMP" data-ref="_M/DT_MIPS_TIME_STAMP">DT_MIPS_TIME_STAMP</dfn>	0x70000002</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_ICHECKSUM" data-ref="_M/DT_MIPS_ICHECKSUM">DT_MIPS_ICHECKSUM</dfn>	0x70000003</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_IVERSION" data-ref="_M/DT_MIPS_IVERSION">DT_MIPS_IVERSION</dfn>	0x70000004</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_FLAGS" data-ref="_M/DT_MIPS_FLAGS">DT_MIPS_FLAGS</dfn>		0x70000005</u></td></tr>
<tr><th id="204">204</th><td>  <u>#define <dfn class="macro" id="_M/RHF_NONE" data-ref="_M/RHF_NONE">RHF_NONE</dfn>		  0</u></td></tr>
<tr><th id="205">205</th><td>  <u>#define <dfn class="macro" id="_M/RHF_HARDWAY" data-ref="_M/RHF_HARDWAY">RHF_HARDWAY</dfn>		  1</u></td></tr>
<tr><th id="206">206</th><td>  <u>#define <dfn class="macro" id="_M/RHF_NOTPOT" data-ref="_M/RHF_NOTPOT">RHF_NOTPOT</dfn>		  2</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_BASE_ADDRESS" data-ref="_M/DT_MIPS_BASE_ADDRESS">DT_MIPS_BASE_ADDRESS</dfn>	0x70000006</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_CONFLICT" data-ref="_M/DT_MIPS_CONFLICT">DT_MIPS_CONFLICT</dfn>	0x70000008</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_LIBLIST" data-ref="_M/DT_MIPS_LIBLIST">DT_MIPS_LIBLIST</dfn>		0x70000009</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_LOCAL_GOTNO" data-ref="_M/DT_MIPS_LOCAL_GOTNO">DT_MIPS_LOCAL_GOTNO</dfn>	0x7000000a</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_CONFLICTNO" data-ref="_M/DT_MIPS_CONFLICTNO">DT_MIPS_CONFLICTNO</dfn>	0x7000000b</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_LIBLISTNO" data-ref="_M/DT_MIPS_LIBLISTNO">DT_MIPS_LIBLISTNO</dfn>	0x70000010</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_SYMTABNO" data-ref="_M/DT_MIPS_SYMTABNO">DT_MIPS_SYMTABNO</dfn>	0x70000011</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_UNREFEXTNO" data-ref="_M/DT_MIPS_UNREFEXTNO">DT_MIPS_UNREFEXTNO</dfn>	0x70000012</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_GOTSYM" data-ref="_M/DT_MIPS_GOTSYM">DT_MIPS_GOTSYM</dfn>		0x70000013</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_HIPAGENO" data-ref="_M/DT_MIPS_HIPAGENO">DT_MIPS_HIPAGENO</dfn>	0x70000014</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/DT_MIPS_RLD_MAP" data-ref="_M/DT_MIPS_RLD_MAP">DT_MIPS_RLD_MAP</dfn>		0x70000016</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/* This info is needed when parsing the symbol table */</i></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/STB_LOCAL" data-ref="_M/STB_LOCAL">STB_LOCAL</dfn>  0</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/STB_GLOBAL" data-ref="_M/STB_GLOBAL">STB_GLOBAL</dfn> 1</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/STB_WEAK" data-ref="_M/STB_WEAK">STB_WEAK</dfn>   2</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/STT_NOTYPE" data-ref="_M/STT_NOTYPE">STT_NOTYPE</dfn>  0</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/STT_OBJECT" data-ref="_M/STT_OBJECT">STT_OBJECT</dfn>  1</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/STT_FUNC" data-ref="_M/STT_FUNC">STT_FUNC</dfn>    2</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/STT_SECTION" data-ref="_M/STT_SECTION">STT_SECTION</dfn> 3</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/STT_FILE" data-ref="_M/STT_FILE">STT_FILE</dfn>    4</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/ELF_ST_BIND" data-ref="_M/ELF_ST_BIND">ELF_ST_BIND</dfn>(x)		((x) &gt;&gt; 4)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/ELF_ST_TYPE" data-ref="_M/ELF_ST_TYPE">ELF_ST_TYPE</dfn>(x)		(((unsigned int) x) &amp; 0xf)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/ELF_ST_INFO" data-ref="_M/ELF_ST_INFO">ELF_ST_INFO</dfn>(bind, type) (((bind) &lt;&lt; 4) | ((type) &amp; 0xf))</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/ELF32_ST_BIND" data-ref="_M/ELF32_ST_BIND">ELF32_ST_BIND</dfn>(x)	ELF_ST_BIND(x)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/ELF32_ST_TYPE" data-ref="_M/ELF32_ST_TYPE">ELF32_ST_TYPE</dfn>(x)	ELF_ST_TYPE(x)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/ELF64_ST_BIND" data-ref="_M/ELF64_ST_BIND">ELF64_ST_BIND</dfn>(x)	ELF_ST_BIND(x)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/ELF64_ST_TYPE" data-ref="_M/ELF64_ST_TYPE">ELF64_ST_TYPE</dfn>(x)	ELF_ST_TYPE(x)</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/* Symbolic values for the entries in the auxiliary table</i></td></tr>
<tr><th id="239">239</th><td><i>   put on the initial stack */</i></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/AT_NULL" data-ref="_M/AT_NULL">AT_NULL</dfn>   0	/* end of vector */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/AT_IGNORE" data-ref="_M/AT_IGNORE">AT_IGNORE</dfn> 1	/* entry should be ignored */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/AT_EXECFD" data-ref="_M/AT_EXECFD">AT_EXECFD</dfn> 2	/* file descriptor of program */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/AT_PHDR" data-ref="_M/AT_PHDR">AT_PHDR</dfn>   3	/* program headers for program */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/AT_PHENT" data-ref="_M/AT_PHENT">AT_PHENT</dfn>  4	/* size of program header entry */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AT_PHNUM" data-ref="_M/AT_PHNUM">AT_PHNUM</dfn>  5	/* number of program headers */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/AT_PAGESZ" data-ref="_M/AT_PAGESZ">AT_PAGESZ</dfn> 6	/* system page size */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/AT_BASE" data-ref="_M/AT_BASE">AT_BASE</dfn>   7	/* base address of interpreter */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/AT_FLAGS" data-ref="_M/AT_FLAGS">AT_FLAGS</dfn>  8	/* flags */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/AT_ENTRY" data-ref="_M/AT_ENTRY">AT_ENTRY</dfn>  9	/* entry point of program */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/AT_NOTELF" data-ref="_M/AT_NOTELF">AT_NOTELF</dfn> 10	/* program is not ELF */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/AT_UID" data-ref="_M/AT_UID">AT_UID</dfn>    11	/* real uid */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/AT_EUID" data-ref="_M/AT_EUID">AT_EUID</dfn>   12	/* effective uid */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/AT_GID" data-ref="_M/AT_GID">AT_GID</dfn>    13	/* real gid */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/AT_EGID" data-ref="_M/AT_EGID">AT_EGID</dfn>   14	/* effective gid */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/AT_PLATFORM" data-ref="_M/AT_PLATFORM">AT_PLATFORM</dfn> 15  /* string identifying CPU for optimizations */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/AT_HWCAP" data-ref="_M/AT_HWCAP">AT_HWCAP</dfn>  16    /* arch dependent hints at CPU capabilities */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/AT_CLKTCK" data-ref="_M/AT_CLKTCK">AT_CLKTCK</dfn> 17	/* frequency at which times() increments */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/AT_FPUCW" data-ref="_M/AT_FPUCW">AT_FPUCW</dfn>  18	/* info about fpu initialization by kernel */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/AT_DCACHEBSIZE" data-ref="_M/AT_DCACHEBSIZE">AT_DCACHEBSIZE</dfn>	19	/* data cache block size */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/AT_ICACHEBSIZE" data-ref="_M/AT_ICACHEBSIZE">AT_ICACHEBSIZE</dfn>	20	/* instruction cache block size */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/AT_UCACHEBSIZE" data-ref="_M/AT_UCACHEBSIZE">AT_UCACHEBSIZE</dfn>	21	/* unified cache block size */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/AT_IGNOREPPC" data-ref="_M/AT_IGNOREPPC">AT_IGNOREPPC</dfn>	22	/* ppc only; entry should be ignored */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/AT_SECURE" data-ref="_M/AT_SECURE">AT_SECURE</dfn>	23	/* boolean, was exec suid-like? */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/AT_BASE_PLATFORM" data-ref="_M/AT_BASE_PLATFORM">AT_BASE_PLATFORM</dfn> 24	/* string identifying real platforms */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/AT_RANDOM" data-ref="_M/AT_RANDOM">AT_RANDOM</dfn>	25	/* address of 16 random bytes */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/AT_HWCAP2" data-ref="_M/AT_HWCAP2">AT_HWCAP2</dfn>       26      /* extension of AT_HWCAP */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/AT_EXECFN" data-ref="_M/AT_EXECFN">AT_EXECFN</dfn>	31	/* filename of the executable */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/AT_SYSINFO" data-ref="_M/AT_SYSINFO">AT_SYSINFO</dfn>	32	/* address of kernel entry point */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AT_SYSINFO_EHDR" data-ref="_M/AT_SYSINFO_EHDR">AT_SYSINFO_EHDR</dfn>	33	/* address of kernel vdso */</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/AT_L1I_CACHESHAPE" data-ref="_M/AT_L1I_CACHESHAPE">AT_L1I_CACHESHAPE</dfn> 34	/* shapes of the caches: */</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/AT_L1D_CACHESHAPE" data-ref="_M/AT_L1D_CACHESHAPE">AT_L1D_CACHESHAPE</dfn> 35	/*   bits 0-3: cache associativity.  */</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/AT_L2_CACHESHAPE" data-ref="_M/AT_L2_CACHESHAPE">AT_L2_CACHESHAPE</dfn>  36	/*   bits 4-7: log2 of line size.  */</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/AT_L3_CACHESHAPE" data-ref="_M/AT_L3_CACHESHAPE">AT_L3_CACHESHAPE</dfn>  37	/*   val&amp;~255: cache size.  */</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="dynamic" title='dynamic' data-ref="dynamic"><a class="type" href="#dynamic" title='dynamic' data-ref="dynamic">dynamic</a></dfn>{</td></tr>
<tr><th id="276">276</th><td>  <a class="typedef" href="#Elf32_Sword" title='Elf32_Sword' data-type='int32_t' data-ref="Elf32_Sword">Elf32_Sword</a> <dfn class="decl" id="dynamic::d_tag" title='dynamic::d_tag' data-ref="dynamic::d_tag">d_tag</dfn>;</td></tr>
<tr><th id="277">277</th><td>  <b>union</b>{</td></tr>
<tr><th id="278">278</th><td>    <a class="typedef" href="#Elf32_Sword" title='Elf32_Sword' data-type='int32_t' data-ref="Elf32_Sword">Elf32_Sword</a>	<dfn class="decl" id="dynamic::(anonymous)::d_val" title='dynamic::(anonymous union)::d_val' data-ref="dynamic::(anonymous)::d_val">d_val</dfn>;</td></tr>
<tr><th id="279">279</th><td>    <a class="typedef" href="#Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</a>	<dfn class="decl" id="dynamic::(anonymous)::d_ptr" title='dynamic::(anonymous union)::d_ptr' data-ref="dynamic::(anonymous)::d_ptr">d_ptr</dfn>;</td></tr>
<tr><th id="280">280</th><td>  } <dfn class="decl" id="dynamic::d_un" title='dynamic::d_un' data-ref="dynamic::d_un">d_un</dfn>;</td></tr>
<tr><th id="281">281</th><td>} <dfn class="typedef" id="Elf32_Dyn" title='Elf32_Dyn' data-type='struct dynamic' data-ref="Elf32_Dyn">Elf32_Dyn</dfn>;</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="284">284</th><td>  <a class="typedef" href="#Elf64_Sxword" title='Elf64_Sxword' data-type='int64_t' data-ref="Elf64_Sxword">Elf64_Sxword</a> <dfn class="decl" id="(anonymous)::d_tag" title='(anonymous struct)::d_tag' data-ref="(anonymous)::d_tag">d_tag</dfn>;		<i>/* entry tag value */</i></td></tr>
<tr><th id="285">285</th><td>  <b>union</b> {</td></tr>
<tr><th id="286">286</th><td>    <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="(anonymousstruct)::(anonymous)::d_val" title='(anonymous struct)::(anonymous union)::d_val' data-ref="(anonymousstruct)::(anonymous)::d_val">d_val</dfn>;</td></tr>
<tr><th id="287">287</th><td>    <a class="typedef" href="#Elf64_Addr" title='Elf64_Addr' data-type='uint64_t' data-ref="Elf64_Addr">Elf64_Addr</a> <dfn class="decl" id="(anonymousstruct)::(anonymous)::d_ptr" title='(anonymous struct)::(anonymous union)::d_ptr' data-ref="(anonymousstruct)::(anonymous)::d_ptr">d_ptr</dfn>;</td></tr>
<tr><th id="288">288</th><td>  } <dfn class="decl" id="(anonymous)::d_un" title='(anonymous struct)::d_un' data-ref="(anonymous)::d_un">d_un</dfn>;</td></tr>
<tr><th id="289">289</th><td>} <dfn class="typedef" id="Elf64_Dyn" title='Elf64_Dyn' data-type='struct Elf64_Dyn' data-ref="Elf64_Dyn">Elf64_Dyn</dfn>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i>/* The following are used with relocations */</i></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/ELF32_R_SYM" data-ref="_M/ELF32_R_SYM">ELF32_R_SYM</dfn>(x) ((x) &gt;&gt; 8)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/ELF32_R_TYPE" data-ref="_M/ELF32_R_TYPE">ELF32_R_TYPE</dfn>(x) ((x) &amp; 0xff)</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/ELF64_R_SYM" data-ref="_M/ELF64_R_SYM">ELF64_R_SYM</dfn>(i)			((i) &gt;&gt; 32)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/ELF64_R_TYPE" data-ref="_M/ELF64_R_TYPE">ELF64_R_TYPE</dfn>(i)			((i) &amp; 0xffffffff)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/ELF64_R_TYPE_DATA" data-ref="_M/ELF64_R_TYPE_DATA">ELF64_R_TYPE_DATA</dfn>(i)            (((ELF64_R_TYPE(i) &gt;&gt; 8) ^ 0x00800000) - 0x00800000)</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/R_386_NONE" data-ref="_M/R_386_NONE">R_386_NONE</dfn>	0</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/R_386_32" data-ref="_M/R_386_32">R_386_32</dfn>	1</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/R_386_PC32" data-ref="_M/R_386_PC32">R_386_PC32</dfn>	2</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/R_386_GOT32" data-ref="_M/R_386_GOT32">R_386_GOT32</dfn>	3</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/R_386_PLT32" data-ref="_M/R_386_PLT32">R_386_PLT32</dfn>	4</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/R_386_COPY" data-ref="_M/R_386_COPY">R_386_COPY</dfn>	5</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/R_386_GLOB_DAT" data-ref="_M/R_386_GLOB_DAT">R_386_GLOB_DAT</dfn>	6</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/R_386_JMP_SLOT" data-ref="_M/R_386_JMP_SLOT">R_386_JMP_SLOT</dfn>	7</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/R_386_RELATIVE" data-ref="_M/R_386_RELATIVE">R_386_RELATIVE</dfn>	8</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/R_386_GOTOFF" data-ref="_M/R_386_GOTOFF">R_386_GOTOFF</dfn>	9</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/R_386_GOTPC" data-ref="_M/R_386_GOTPC">R_386_GOTPC</dfn>	10</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/R_386_NUM" data-ref="_M/R_386_NUM">R_386_NUM</dfn>	11</u></td></tr>
<tr><th id="311">311</th><td><i>/* Not a dynamic reloc, so not included in R_386_NUM.  Used in TCG.  */</i></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/R_386_PC8" data-ref="_M/R_386_PC8">R_386_PC8</dfn>	23</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_NONE" data-ref="_M/R_MIPS_NONE">R_MIPS_NONE</dfn>		0</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_16" data-ref="_M/R_MIPS_16">R_MIPS_16</dfn>		1</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_32" data-ref="_M/R_MIPS_32">R_MIPS_32</dfn>		2</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_REL32" data-ref="_M/R_MIPS_REL32">R_MIPS_REL32</dfn>		3</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_26" data-ref="_M/R_MIPS_26">R_MIPS_26</dfn>		4</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_HI16" data-ref="_M/R_MIPS_HI16">R_MIPS_HI16</dfn>		5</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_LO16" data-ref="_M/R_MIPS_LO16">R_MIPS_LO16</dfn>		6</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_GPREL16" data-ref="_M/R_MIPS_GPREL16">R_MIPS_GPREL16</dfn>		7</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_LITERAL" data-ref="_M/R_MIPS_LITERAL">R_MIPS_LITERAL</dfn>		8</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_GOT16" data-ref="_M/R_MIPS_GOT16">R_MIPS_GOT16</dfn>		9</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_PC16" data-ref="_M/R_MIPS_PC16">R_MIPS_PC16</dfn>		10</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_CALL16" data-ref="_M/R_MIPS_CALL16">R_MIPS_CALL16</dfn>		11</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_GPREL32" data-ref="_M/R_MIPS_GPREL32">R_MIPS_GPREL32</dfn>		12</u></td></tr>
<tr><th id="327">327</th><td><i>/* The remaining relocs are defined on Irix, although they are not</i></td></tr>
<tr><th id="328">328</th><td><i>   in the MIPS ELF ABI.  */</i></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_UNUSED1" data-ref="_M/R_MIPS_UNUSED1">R_MIPS_UNUSED1</dfn>		13</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_UNUSED2" data-ref="_M/R_MIPS_UNUSED2">R_MIPS_UNUSED2</dfn>		14</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_UNUSED3" data-ref="_M/R_MIPS_UNUSED3">R_MIPS_UNUSED3</dfn>		15</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_SHIFT5" data-ref="_M/R_MIPS_SHIFT5">R_MIPS_SHIFT5</dfn>		16</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_SHIFT6" data-ref="_M/R_MIPS_SHIFT6">R_MIPS_SHIFT6</dfn>		17</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_64" data-ref="_M/R_MIPS_64">R_MIPS_64</dfn>		18</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_GOT_DISP" data-ref="_M/R_MIPS_GOT_DISP">R_MIPS_GOT_DISP</dfn>		19</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_GOT_PAGE" data-ref="_M/R_MIPS_GOT_PAGE">R_MIPS_GOT_PAGE</dfn>		20</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_GOT_OFST" data-ref="_M/R_MIPS_GOT_OFST">R_MIPS_GOT_OFST</dfn>		21</u></td></tr>
<tr><th id="338">338</th><td><i>/*</i></td></tr>
<tr><th id="339">339</th><td><i> * The following two relocation types are specified in the MIPS ABI</i></td></tr>
<tr><th id="340">340</th><td><i> * conformance guide version 1.2 but not yet in the psABI.</i></td></tr>
<tr><th id="341">341</th><td><i> */</i></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_GOTHI16" data-ref="_M/R_MIPS_GOTHI16">R_MIPS_GOTHI16</dfn>		22</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_GOTLO16" data-ref="_M/R_MIPS_GOTLO16">R_MIPS_GOTLO16</dfn>		23</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_SUB" data-ref="_M/R_MIPS_SUB">R_MIPS_SUB</dfn>		24</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_INSERT_A" data-ref="_M/R_MIPS_INSERT_A">R_MIPS_INSERT_A</dfn>		25</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_INSERT_B" data-ref="_M/R_MIPS_INSERT_B">R_MIPS_INSERT_B</dfn>		26</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_DELETE" data-ref="_M/R_MIPS_DELETE">R_MIPS_DELETE</dfn>		27</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_HIGHER" data-ref="_M/R_MIPS_HIGHER">R_MIPS_HIGHER</dfn>		28</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_HIGHEST" data-ref="_M/R_MIPS_HIGHEST">R_MIPS_HIGHEST</dfn>		29</u></td></tr>
<tr><th id="350">350</th><td><i>/*</i></td></tr>
<tr><th id="351">351</th><td><i> * The following two relocation types are specified in the MIPS ABI</i></td></tr>
<tr><th id="352">352</th><td><i> * conformance guide version 1.2 but not yet in the psABI.</i></td></tr>
<tr><th id="353">353</th><td><i> */</i></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_CALLHI16" data-ref="_M/R_MIPS_CALLHI16">R_MIPS_CALLHI16</dfn>		30</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_CALLLO16" data-ref="_M/R_MIPS_CALLLO16">R_MIPS_CALLLO16</dfn>		31</u></td></tr>
<tr><th id="356">356</th><td><i>/*</i></td></tr>
<tr><th id="357">357</th><td><i> * This range is reserved for vendor specific relocations.</i></td></tr>
<tr><th id="358">358</th><td><i> */</i></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_LOVENDOR" data-ref="_M/R_MIPS_LOVENDOR">R_MIPS_LOVENDOR</dfn>		100</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/R_MIPS_HIVENDOR" data-ref="_M/R_MIPS_HIVENDOR">R_MIPS_HIVENDOR</dfn>		127</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i>/* SUN SPARC specific definitions.  */</i></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><i>/* Values for Elf64_Ehdr.e_flags.  */</i></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/EF_SPARCV9_MM" data-ref="_M/EF_SPARCV9_MM">EF_SPARCV9_MM</dfn>           3</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/EF_SPARCV9_TSO" data-ref="_M/EF_SPARCV9_TSO">EF_SPARCV9_TSO</dfn>          0</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/EF_SPARCV9_PSO" data-ref="_M/EF_SPARCV9_PSO">EF_SPARCV9_PSO</dfn>          1</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/EF_SPARCV9_RMO" data-ref="_M/EF_SPARCV9_RMO">EF_SPARCV9_RMO</dfn>          2</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/EF_SPARC_LEDATA" data-ref="_M/EF_SPARC_LEDATA">EF_SPARC_LEDATA</dfn>         0x800000 /* little endian data */</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/EF_SPARC_EXT_MASK" data-ref="_M/EF_SPARC_EXT_MASK">EF_SPARC_EXT_MASK</dfn>       0xFFFF00</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/EF_SPARC_32PLUS" data-ref="_M/EF_SPARC_32PLUS">EF_SPARC_32PLUS</dfn>         0x000100 /* generic V8+ features */</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/EF_SPARC_SUN_US1" data-ref="_M/EF_SPARC_SUN_US1">EF_SPARC_SUN_US1</dfn>        0x000200 /* Sun UltraSPARC1 extensions */</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/EF_SPARC_HAL_R1" data-ref="_M/EF_SPARC_HAL_R1">EF_SPARC_HAL_R1</dfn>         0x000400 /* HAL R1 extensions */</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/EF_SPARC_SUN_US3" data-ref="_M/EF_SPARC_SUN_US3">EF_SPARC_SUN_US3</dfn>        0x000800 /* Sun UltraSPARCIII extensions */</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i>/*</i></td></tr>
<tr><th id="379">379</th><td><i> * Sparc ELF relocation types</i></td></tr>
<tr><th id="380">380</th><td><i> */</i></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_NONE" data-ref="_M/R_SPARC_NONE">R_SPARC_NONE</dfn>		0</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_8" data-ref="_M/R_SPARC_8">R_SPARC_8</dfn>		1</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_16" data-ref="_M/R_SPARC_16">R_SPARC_16</dfn>		2</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_32" data-ref="_M/R_SPARC_32">R_SPARC_32</dfn>		3</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_DISP8" data-ref="_M/R_SPARC_DISP8">R_SPARC_DISP8</dfn>		4</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_DISP16" data-ref="_M/R_SPARC_DISP16">R_SPARC_DISP16</dfn>		5</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_DISP32" data-ref="_M/R_SPARC_DISP32">R_SPARC_DISP32</dfn>		6</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_WDISP30" data-ref="_M/R_SPARC_WDISP30">R_SPARC_WDISP30</dfn>		7</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_WDISP22" data-ref="_M/R_SPARC_WDISP22">R_SPARC_WDISP22</dfn>		8</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_HI22" data-ref="_M/R_SPARC_HI22">R_SPARC_HI22</dfn>		9</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_22" data-ref="_M/R_SPARC_22">R_SPARC_22</dfn>		10</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_13" data-ref="_M/R_SPARC_13">R_SPARC_13</dfn>		11</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_LO10" data-ref="_M/R_SPARC_LO10">R_SPARC_LO10</dfn>		12</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_GOT10" data-ref="_M/R_SPARC_GOT10">R_SPARC_GOT10</dfn>		13</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_GOT13" data-ref="_M/R_SPARC_GOT13">R_SPARC_GOT13</dfn>		14</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_GOT22" data-ref="_M/R_SPARC_GOT22">R_SPARC_GOT22</dfn>		15</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_PC10" data-ref="_M/R_SPARC_PC10">R_SPARC_PC10</dfn>		16</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_PC22" data-ref="_M/R_SPARC_PC22">R_SPARC_PC22</dfn>		17</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_WPLT30" data-ref="_M/R_SPARC_WPLT30">R_SPARC_WPLT30</dfn>		18</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_COPY" data-ref="_M/R_SPARC_COPY">R_SPARC_COPY</dfn>		19</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_GLOB_DAT" data-ref="_M/R_SPARC_GLOB_DAT">R_SPARC_GLOB_DAT</dfn>	20</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_JMP_SLOT" data-ref="_M/R_SPARC_JMP_SLOT">R_SPARC_JMP_SLOT</dfn>	21</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_RELATIVE" data-ref="_M/R_SPARC_RELATIVE">R_SPARC_RELATIVE</dfn>	22</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/R_SPARC_UA32" data-ref="_M/R_SPARC_UA32">R_SPARC_UA32</dfn>		23</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_PLT32" data-ref="_M/R_SPARC_PLT32">R_SPARC_PLT32</dfn>		24</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_HIPLT22" data-ref="_M/R_SPARC_HIPLT22">R_SPARC_HIPLT22</dfn>		25</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_LOPLT10" data-ref="_M/R_SPARC_LOPLT10">R_SPARC_LOPLT10</dfn>		26</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_PCPLT32" data-ref="_M/R_SPARC_PCPLT32">R_SPARC_PCPLT32</dfn>		27</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_PCPLT22" data-ref="_M/R_SPARC_PCPLT22">R_SPARC_PCPLT22</dfn>		28</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_PCPLT10" data-ref="_M/R_SPARC_PCPLT10">R_SPARC_PCPLT10</dfn>		29</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_10" data-ref="_M/R_SPARC_10">R_SPARC_10</dfn>		30</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_11" data-ref="_M/R_SPARC_11">R_SPARC_11</dfn>		31</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_64" data-ref="_M/R_SPARC_64">R_SPARC_64</dfn>		32</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_OLO10" data-ref="_M/R_SPARC_OLO10">R_SPARC_OLO10</dfn>           33</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_HH22" data-ref="_M/R_SPARC_HH22">R_SPARC_HH22</dfn>            34</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_HM10" data-ref="_M/R_SPARC_HM10">R_SPARC_HM10</dfn>            35</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_LM22" data-ref="_M/R_SPARC_LM22">R_SPARC_LM22</dfn>            36</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_WDISP16" data-ref="_M/R_SPARC_WDISP16">R_SPARC_WDISP16</dfn>		40</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_WDISP19" data-ref="_M/R_SPARC_WDISP19">R_SPARC_WDISP19</dfn>		41</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_7" data-ref="_M/R_SPARC_7">R_SPARC_7</dfn>		43</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_5" data-ref="_M/R_SPARC_5">R_SPARC_5</dfn>		44</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/R_SPARC_6" data-ref="_M/R_SPARC_6">R_SPARC_6</dfn>		45</u></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><i>/* Bits present in AT_HWCAP for ARM.  */</i></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_SWP" data-ref="_M/HWCAP_ARM_SWP">HWCAP_ARM_SWP</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_HALF" data-ref="_M/HWCAP_ARM_HALF">HWCAP_ARM_HALF</dfn>          (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_THUMB" data-ref="_M/HWCAP_ARM_THUMB">HWCAP_ARM_THUMB</dfn>         (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_26BIT" data-ref="_M/HWCAP_ARM_26BIT">HWCAP_ARM_26BIT</dfn>         (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_FAST_MULT" data-ref="_M/HWCAP_ARM_FAST_MULT">HWCAP_ARM_FAST_MULT</dfn>     (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_FPA" data-ref="_M/HWCAP_ARM_FPA">HWCAP_ARM_FPA</dfn>           (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_VFP" data-ref="_M/HWCAP_ARM_VFP">HWCAP_ARM_VFP</dfn>           (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_EDSP" data-ref="_M/HWCAP_ARM_EDSP">HWCAP_ARM_EDSP</dfn>          (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_JAVA" data-ref="_M/HWCAP_ARM_JAVA">HWCAP_ARM_JAVA</dfn>          (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_IWMMXT" data-ref="_M/HWCAP_ARM_IWMMXT">HWCAP_ARM_IWMMXT</dfn>        (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_CRUNCH" data-ref="_M/HWCAP_ARM_CRUNCH">HWCAP_ARM_CRUNCH</dfn>        (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_THUMBEE" data-ref="_M/HWCAP_ARM_THUMBEE">HWCAP_ARM_THUMBEE</dfn>       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_NEON" data-ref="_M/HWCAP_ARM_NEON">HWCAP_ARM_NEON</dfn>          (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_VFPv3" data-ref="_M/HWCAP_ARM_VFPv3">HWCAP_ARM_VFPv3</dfn>         (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_VFPv3D16" data-ref="_M/HWCAP_ARM_VFPv3D16">HWCAP_ARM_VFPv3D16</dfn>      (1 &lt;&lt; 14)       /* also set for VFPv4-D16 */</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_TLS" data-ref="_M/HWCAP_ARM_TLS">HWCAP_ARM_TLS</dfn>           (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_VFPv4" data-ref="_M/HWCAP_ARM_VFPv4">HWCAP_ARM_VFPv4</dfn>         (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_IDIVA" data-ref="_M/HWCAP_ARM_IDIVA">HWCAP_ARM_IDIVA</dfn>         (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/HWCAP_ARM_IDIVT" data-ref="_M/HWCAP_ARM_IDIVT">HWCAP_ARM_IDIVT</dfn>         (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/HWCAP_IDIV" data-ref="_M/HWCAP_IDIV">HWCAP_IDIV</dfn>              (HWCAP_IDIVA | HWCAP_IDIVT)</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/HWCAP_VFPD32" data-ref="_M/HWCAP_VFPD32">HWCAP_VFPD32</dfn>            (1 &lt;&lt; 19)       /* set if VFP has 32 regs */</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/HWCAP_LPAE" data-ref="_M/HWCAP_LPAE">HWCAP_LPAE</dfn>              (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><i>/* Bits present in AT_HWCAP for PowerPC.  */</i></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_32" data-ref="_M/PPC_FEATURE_32">PPC_FEATURE_32</dfn>                  0x80000000</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_64" data-ref="_M/PPC_FEATURE_64">PPC_FEATURE_64</dfn>                  0x40000000</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_601_INSTR" data-ref="_M/PPC_FEATURE_601_INSTR">PPC_FEATURE_601_INSTR</dfn>           0x20000000</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_HAS_ALTIVEC" data-ref="_M/PPC_FEATURE_HAS_ALTIVEC">PPC_FEATURE_HAS_ALTIVEC</dfn>         0x10000000</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_HAS_FPU" data-ref="_M/PPC_FEATURE_HAS_FPU">PPC_FEATURE_HAS_FPU</dfn>             0x08000000</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_HAS_MMU" data-ref="_M/PPC_FEATURE_HAS_MMU">PPC_FEATURE_HAS_MMU</dfn>             0x04000000</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_HAS_4xxMAC" data-ref="_M/PPC_FEATURE_HAS_4xxMAC">PPC_FEATURE_HAS_4xxMAC</dfn>          0x02000000</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_UNIFIED_CACHE" data-ref="_M/PPC_FEATURE_UNIFIED_CACHE">PPC_FEATURE_UNIFIED_CACHE</dfn>       0x01000000</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_HAS_SPE" data-ref="_M/PPC_FEATURE_HAS_SPE">PPC_FEATURE_HAS_SPE</dfn>             0x00800000</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_HAS_EFP_SINGLE" data-ref="_M/PPC_FEATURE_HAS_EFP_SINGLE">PPC_FEATURE_HAS_EFP_SINGLE</dfn>      0x00400000</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_HAS_EFP_DOUBLE" data-ref="_M/PPC_FEATURE_HAS_EFP_DOUBLE">PPC_FEATURE_HAS_EFP_DOUBLE</dfn>      0x00200000</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_NO_TB" data-ref="_M/PPC_FEATURE_NO_TB">PPC_FEATURE_NO_TB</dfn>               0x00100000</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_POWER4" data-ref="_M/PPC_FEATURE_POWER4">PPC_FEATURE_POWER4</dfn>              0x00080000</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_POWER5" data-ref="_M/PPC_FEATURE_POWER5">PPC_FEATURE_POWER5</dfn>              0x00040000</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_POWER5_PLUS" data-ref="_M/PPC_FEATURE_POWER5_PLUS">PPC_FEATURE_POWER5_PLUS</dfn>         0x00020000</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_CELL" data-ref="_M/PPC_FEATURE_CELL">PPC_FEATURE_CELL</dfn>                0x00010000</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_BOOKE" data-ref="_M/PPC_FEATURE_BOOKE">PPC_FEATURE_BOOKE</dfn>               0x00008000</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_SMT" data-ref="_M/PPC_FEATURE_SMT">PPC_FEATURE_SMT</dfn>                 0x00004000</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_ICACHE_SNOOP" data-ref="_M/PPC_FEATURE_ICACHE_SNOOP">PPC_FEATURE_ICACHE_SNOOP</dfn>        0x00002000</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_ARCH_2_05" data-ref="_M/PPC_FEATURE_ARCH_2_05">PPC_FEATURE_ARCH_2_05</dfn>           0x00001000</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_PA6T" data-ref="_M/PPC_FEATURE_PA6T">PPC_FEATURE_PA6T</dfn>                0x00000800</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_HAS_DFP" data-ref="_M/PPC_FEATURE_HAS_DFP">PPC_FEATURE_HAS_DFP</dfn>             0x00000400</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_POWER6_EXT" data-ref="_M/PPC_FEATURE_POWER6_EXT">PPC_FEATURE_POWER6_EXT</dfn>          0x00000200</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_ARCH_2_06" data-ref="_M/PPC_FEATURE_ARCH_2_06">PPC_FEATURE_ARCH_2_06</dfn>           0x00000100</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_HAS_VSX" data-ref="_M/PPC_FEATURE_HAS_VSX">PPC_FEATURE_HAS_VSX</dfn>             0x00000080</u></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_PSERIES_PERFMON_COMPAT" data-ref="_M/PPC_FEATURE_PSERIES_PERFMON_COMPAT">PPC_FEATURE_PSERIES_PERFMON_COMPAT</dfn> \</u></td></tr>
<tr><th id="478">478</th><td><u>                                        0x00000040</u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_TRUE_LE" data-ref="_M/PPC_FEATURE_TRUE_LE">PPC_FEATURE_TRUE_LE</dfn>             0x00000002</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE_PPC_LE" data-ref="_M/PPC_FEATURE_PPC_LE">PPC_FEATURE_PPC_LE</dfn>              0x00000001</u></td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><i>/* Bits present in AT_HWCAP2 for PowerPC.  */</i></td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE2_ARCH_2_07" data-ref="_M/PPC_FEATURE2_ARCH_2_07">PPC_FEATURE2_ARCH_2_07</dfn>          0x80000000</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE2_HAS_HTM" data-ref="_M/PPC_FEATURE2_HAS_HTM">PPC_FEATURE2_HAS_HTM</dfn>            0x40000000</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE2_HAS_DSCR" data-ref="_M/PPC_FEATURE2_HAS_DSCR">PPC_FEATURE2_HAS_DSCR</dfn>           0x20000000</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE2_HAS_EBB" data-ref="_M/PPC_FEATURE2_HAS_EBB">PPC_FEATURE2_HAS_EBB</dfn>            0x10000000</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE2_HAS_ISEL" data-ref="_M/PPC_FEATURE2_HAS_ISEL">PPC_FEATURE2_HAS_ISEL</dfn>           0x08000000</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE2_HAS_TAR" data-ref="_M/PPC_FEATURE2_HAS_TAR">PPC_FEATURE2_HAS_TAR</dfn>            0x04000000</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE2_HAS_VEC_CRYPTO" data-ref="_M/PPC_FEATURE2_HAS_VEC_CRYPTO">PPC_FEATURE2_HAS_VEC_CRYPTO</dfn>     0x02000000</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE2_HTM_NOSC" data-ref="_M/PPC_FEATURE2_HTM_NOSC">PPC_FEATURE2_HTM_NOSC</dfn>           0x01000000</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE2_ARCH_3_00" data-ref="_M/PPC_FEATURE2_ARCH_3_00">PPC_FEATURE2_ARCH_3_00</dfn>          0x00800000</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/PPC_FEATURE2_HAS_IEEE128" data-ref="_M/PPC_FEATURE2_HAS_IEEE128">PPC_FEATURE2_HAS_IEEE128</dfn>        0x00400000</u></td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><i>/* Bits present in AT_HWCAP for Sparc.  */</i></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_FLUSH" data-ref="_M/HWCAP_SPARC_FLUSH">HWCAP_SPARC_FLUSH</dfn>               0x00000001</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_STBAR" data-ref="_M/HWCAP_SPARC_STBAR">HWCAP_SPARC_STBAR</dfn>               0x00000002</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_SWAP" data-ref="_M/HWCAP_SPARC_SWAP">HWCAP_SPARC_SWAP</dfn>                0x00000004</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_MULDIV" data-ref="_M/HWCAP_SPARC_MULDIV">HWCAP_SPARC_MULDIV</dfn>              0x00000008</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_V9" data-ref="_M/HWCAP_SPARC_V9">HWCAP_SPARC_V9</dfn>                  0x00000010</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_ULTRA3" data-ref="_M/HWCAP_SPARC_ULTRA3">HWCAP_SPARC_ULTRA3</dfn>              0x00000020</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_BLKINIT" data-ref="_M/HWCAP_SPARC_BLKINIT">HWCAP_SPARC_BLKINIT</dfn>             0x00000040</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_N2" data-ref="_M/HWCAP_SPARC_N2">HWCAP_SPARC_N2</dfn>                  0x00000080</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_MUL32" data-ref="_M/HWCAP_SPARC_MUL32">HWCAP_SPARC_MUL32</dfn>               0x00000100</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_DIV32" data-ref="_M/HWCAP_SPARC_DIV32">HWCAP_SPARC_DIV32</dfn>               0x00000200</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_FSMULD" data-ref="_M/HWCAP_SPARC_FSMULD">HWCAP_SPARC_FSMULD</dfn>              0x00000400</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_V8PLUS" data-ref="_M/HWCAP_SPARC_V8PLUS">HWCAP_SPARC_V8PLUS</dfn>              0x00000800</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_POPC" data-ref="_M/HWCAP_SPARC_POPC">HWCAP_SPARC_POPC</dfn>                0x00001000</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_VIS" data-ref="_M/HWCAP_SPARC_VIS">HWCAP_SPARC_VIS</dfn>                 0x00002000</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_VIS2" data-ref="_M/HWCAP_SPARC_VIS2">HWCAP_SPARC_VIS2</dfn>                0x00004000</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_ASI_BLK_INIT" data-ref="_M/HWCAP_SPARC_ASI_BLK_INIT">HWCAP_SPARC_ASI_BLK_INIT</dfn>        0x00008000</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_FMAF" data-ref="_M/HWCAP_SPARC_FMAF">HWCAP_SPARC_FMAF</dfn>                0x00010000</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_VIS3" data-ref="_M/HWCAP_SPARC_VIS3">HWCAP_SPARC_VIS3</dfn>                0x00020000</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_HPC" data-ref="_M/HWCAP_SPARC_HPC">HWCAP_SPARC_HPC</dfn>                 0x00040000</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_RANDOM" data-ref="_M/HWCAP_SPARC_RANDOM">HWCAP_SPARC_RANDOM</dfn>              0x00080000</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_TRANS" data-ref="_M/HWCAP_SPARC_TRANS">HWCAP_SPARC_TRANS</dfn>               0x00100000</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_FJFMAU" data-ref="_M/HWCAP_SPARC_FJFMAU">HWCAP_SPARC_FJFMAU</dfn>              0x00200000</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_IMA" data-ref="_M/HWCAP_SPARC_IMA">HWCAP_SPARC_IMA</dfn>                 0x00400000</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_ASI_CACHE_SPARING" data-ref="_M/HWCAP_SPARC_ASI_CACHE_SPARING">HWCAP_SPARC_ASI_CACHE_SPARING</dfn>   0x00800000</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_PAUSE" data-ref="_M/HWCAP_SPARC_PAUSE">HWCAP_SPARC_PAUSE</dfn>               0x01000000</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_CBCOND" data-ref="_M/HWCAP_SPARC_CBCOND">HWCAP_SPARC_CBCOND</dfn>              0x02000000</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/HWCAP_SPARC_CRYPTO" data-ref="_M/HWCAP_SPARC_CRYPTO">HWCAP_SPARC_CRYPTO</dfn>              0x04000000</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><i>/* Bits present in AT_HWCAP for s390.  */</i></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_ESAN3" data-ref="_M/HWCAP_S390_ESAN3">HWCAP_S390_ESAN3</dfn>        1</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_ZARCH" data-ref="_M/HWCAP_S390_ZARCH">HWCAP_S390_ZARCH</dfn>        2</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_STFLE" data-ref="_M/HWCAP_S390_STFLE">HWCAP_S390_STFLE</dfn>        4</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_MSA" data-ref="_M/HWCAP_S390_MSA">HWCAP_S390_MSA</dfn>          8</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_LDISP" data-ref="_M/HWCAP_S390_LDISP">HWCAP_S390_LDISP</dfn>        16</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_EIMM" data-ref="_M/HWCAP_S390_EIMM">HWCAP_S390_EIMM</dfn>         32</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_DFP" data-ref="_M/HWCAP_S390_DFP">HWCAP_S390_DFP</dfn>          64</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_HPAGE" data-ref="_M/HWCAP_S390_HPAGE">HWCAP_S390_HPAGE</dfn>        128</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_ETF3EH" data-ref="_M/HWCAP_S390_ETF3EH">HWCAP_S390_ETF3EH</dfn>       256</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_HIGH_GPRS" data-ref="_M/HWCAP_S390_HIGH_GPRS">HWCAP_S390_HIGH_GPRS</dfn>    512</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/HWCAP_S390_TE" data-ref="_M/HWCAP_S390_TE">HWCAP_S390_TE</dfn>           1024</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><i>/*</i></td></tr>
<tr><th id="541">541</th><td><i> * 68k ELF relocation types</i></td></tr>
<tr><th id="542">542</th><td><i> */</i></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/R_68K_NONE" data-ref="_M/R_68K_NONE">R_68K_NONE</dfn>	0</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/R_68K_32" data-ref="_M/R_68K_32">R_68K_32</dfn>	1</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/R_68K_16" data-ref="_M/R_68K_16">R_68K_16</dfn>	2</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/R_68K_8" data-ref="_M/R_68K_8">R_68K_8</dfn>		3</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/R_68K_PC32" data-ref="_M/R_68K_PC32">R_68K_PC32</dfn>	4</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/R_68K_PC16" data-ref="_M/R_68K_PC16">R_68K_PC16</dfn>	5</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/R_68K_PC8" data-ref="_M/R_68K_PC8">R_68K_PC8</dfn>	6</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/R_68K_GOT32" data-ref="_M/R_68K_GOT32">R_68K_GOT32</dfn>	7</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/R_68K_GOT16" data-ref="_M/R_68K_GOT16">R_68K_GOT16</dfn>	8</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/R_68K_GOT8" data-ref="_M/R_68K_GOT8">R_68K_GOT8</dfn>	9</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/R_68K_GOT32O" data-ref="_M/R_68K_GOT32O">R_68K_GOT32O</dfn>	10</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/R_68K_GOT16O" data-ref="_M/R_68K_GOT16O">R_68K_GOT16O</dfn>	11</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/R_68K_GOT8O" data-ref="_M/R_68K_GOT8O">R_68K_GOT8O</dfn>	12</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/R_68K_PLT32" data-ref="_M/R_68K_PLT32">R_68K_PLT32</dfn>	13</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/R_68K_PLT16" data-ref="_M/R_68K_PLT16">R_68K_PLT16</dfn>	14</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/R_68K_PLT8" data-ref="_M/R_68K_PLT8">R_68K_PLT8</dfn>	15</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/R_68K_PLT32O" data-ref="_M/R_68K_PLT32O">R_68K_PLT32O</dfn>	16</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/R_68K_PLT16O" data-ref="_M/R_68K_PLT16O">R_68K_PLT16O</dfn>	17</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/R_68K_PLT8O" data-ref="_M/R_68K_PLT8O">R_68K_PLT8O</dfn>	18</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/R_68K_COPY" data-ref="_M/R_68K_COPY">R_68K_COPY</dfn>	19</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/R_68K_GLOB_DAT" data-ref="_M/R_68K_GLOB_DAT">R_68K_GLOB_DAT</dfn>	20</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/R_68K_JMP_SLOT" data-ref="_M/R_68K_JMP_SLOT">R_68K_JMP_SLOT</dfn>	21</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/R_68K_RELATIVE" data-ref="_M/R_68K_RELATIVE">R_68K_RELATIVE</dfn>	22</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><i>/*</i></td></tr>
<tr><th id="568">568</th><td><i> * Alpha ELF relocation types</i></td></tr>
<tr><th id="569">569</th><td><i> */</i></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_NONE" data-ref="_M/R_ALPHA_NONE">R_ALPHA_NONE</dfn>            0       /* No reloc */</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_REFLONG" data-ref="_M/R_ALPHA_REFLONG">R_ALPHA_REFLONG</dfn>         1       /* Direct 32 bit */</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_REFQUAD" data-ref="_M/R_ALPHA_REFQUAD">R_ALPHA_REFQUAD</dfn>         2       /* Direct 64 bit */</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_GPREL32" data-ref="_M/R_ALPHA_GPREL32">R_ALPHA_GPREL32</dfn>         3       /* GP relative 32 bit */</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_LITERAL" data-ref="_M/R_ALPHA_LITERAL">R_ALPHA_LITERAL</dfn>         4       /* GP relative 16 bit w/optimization */</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_LITUSE" data-ref="_M/R_ALPHA_LITUSE">R_ALPHA_LITUSE</dfn>          5       /* Optimization hint for LITERAL */</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_GPDISP" data-ref="_M/R_ALPHA_GPDISP">R_ALPHA_GPDISP</dfn>          6       /* Add displacement to GP */</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_BRADDR" data-ref="_M/R_ALPHA_BRADDR">R_ALPHA_BRADDR</dfn>          7       /* PC+4 relative 23 bit shifted */</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_HINT" data-ref="_M/R_ALPHA_HINT">R_ALPHA_HINT</dfn>            8       /* PC+4 relative 16 bit shifted */</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_SREL16" data-ref="_M/R_ALPHA_SREL16">R_ALPHA_SREL16</dfn>          9       /* PC relative 16 bit */</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_SREL32" data-ref="_M/R_ALPHA_SREL32">R_ALPHA_SREL32</dfn>          10      /* PC relative 32 bit */</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_SREL64" data-ref="_M/R_ALPHA_SREL64">R_ALPHA_SREL64</dfn>          11      /* PC relative 64 bit */</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_GPRELHIGH" data-ref="_M/R_ALPHA_GPRELHIGH">R_ALPHA_GPRELHIGH</dfn>       17      /* GP relative 32 bit, high 16 bits */</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_GPRELLOW" data-ref="_M/R_ALPHA_GPRELLOW">R_ALPHA_GPRELLOW</dfn>        18      /* GP relative 32 bit, low 16 bits */</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_GPREL16" data-ref="_M/R_ALPHA_GPREL16">R_ALPHA_GPREL16</dfn>         19      /* GP relative 16 bit */</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_COPY" data-ref="_M/R_ALPHA_COPY">R_ALPHA_COPY</dfn>            24      /* Copy symbol at runtime */</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_GLOB_DAT" data-ref="_M/R_ALPHA_GLOB_DAT">R_ALPHA_GLOB_DAT</dfn>        25      /* Create GOT entry */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_JMP_SLOT" data-ref="_M/R_ALPHA_JMP_SLOT">R_ALPHA_JMP_SLOT</dfn>        26      /* Create PLT entry */</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_RELATIVE" data-ref="_M/R_ALPHA_RELATIVE">R_ALPHA_RELATIVE</dfn>        27      /* Adjust by program base */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_BRSGP" data-ref="_M/R_ALPHA_BRSGP">R_ALPHA_BRSGP</dfn>		28</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_TLSGD" data-ref="_M/R_ALPHA_TLSGD">R_ALPHA_TLSGD</dfn>           29</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_TLS_LDM" data-ref="_M/R_ALPHA_TLS_LDM">R_ALPHA_TLS_LDM</dfn>         30</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_DTPMOD64" data-ref="_M/R_ALPHA_DTPMOD64">R_ALPHA_DTPMOD64</dfn>        31</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_GOTDTPREL" data-ref="_M/R_ALPHA_GOTDTPREL">R_ALPHA_GOTDTPREL</dfn>       32</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_DTPREL64" data-ref="_M/R_ALPHA_DTPREL64">R_ALPHA_DTPREL64</dfn>        33</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_DTPRELHI" data-ref="_M/R_ALPHA_DTPRELHI">R_ALPHA_DTPRELHI</dfn>        34</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_DTPRELLO" data-ref="_M/R_ALPHA_DTPRELLO">R_ALPHA_DTPRELLO</dfn>        35</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_DTPREL16" data-ref="_M/R_ALPHA_DTPREL16">R_ALPHA_DTPREL16</dfn>        36</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_GOTTPREL" data-ref="_M/R_ALPHA_GOTTPREL">R_ALPHA_GOTTPREL</dfn>        37</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_TPREL64" data-ref="_M/R_ALPHA_TPREL64">R_ALPHA_TPREL64</dfn>         38</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_TPRELHI" data-ref="_M/R_ALPHA_TPRELHI">R_ALPHA_TPRELHI</dfn>         39</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_TPRELLO" data-ref="_M/R_ALPHA_TPRELLO">R_ALPHA_TPRELLO</dfn>         40</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/R_ALPHA_TPREL16" data-ref="_M/R_ALPHA_TPREL16">R_ALPHA_TPREL16</dfn>         41</u></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/SHF_ALPHA_GPREL" data-ref="_M/SHF_ALPHA_GPREL">SHF_ALPHA_GPREL</dfn>		0x10000000</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><i>/* PowerPC specific definitions.  */</i></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><i>/* Processor specific flags for the ELF header e_flags field.  */</i></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/EF_PPC64_ABI" data-ref="_M/EF_PPC64_ABI">EF_PPC64_ABI</dfn>           0x3</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><i>/* PowerPC relocations defined by the ABIs */</i></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/R_PPC_NONE" data-ref="_M/R_PPC_NONE">R_PPC_NONE</dfn>		0</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/R_PPC_ADDR32" data-ref="_M/R_PPC_ADDR32">R_PPC_ADDR32</dfn>		1	/* 32bit absolute address */</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/R_PPC_ADDR24" data-ref="_M/R_PPC_ADDR24">R_PPC_ADDR24</dfn>		2	/* 26bit address, 2 bits ignored.  */</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/R_PPC_ADDR16" data-ref="_M/R_PPC_ADDR16">R_PPC_ADDR16</dfn>		3	/* 16bit absolute address */</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/R_PPC_ADDR16_LO" data-ref="_M/R_PPC_ADDR16_LO">R_PPC_ADDR16_LO</dfn>		4	/* lower 16bit of absolute address */</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/R_PPC_ADDR16_HI" data-ref="_M/R_PPC_ADDR16_HI">R_PPC_ADDR16_HI</dfn>		5	/* high 16bit of absolute address */</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/R_PPC_ADDR16_HA" data-ref="_M/R_PPC_ADDR16_HA">R_PPC_ADDR16_HA</dfn>		6	/* adjusted high 16bit */</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/R_PPC_ADDR14" data-ref="_M/R_PPC_ADDR14">R_PPC_ADDR14</dfn>		7	/* 16bit address, 2 bits ignored */</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/R_PPC_ADDR14_BRTAKEN" data-ref="_M/R_PPC_ADDR14_BRTAKEN">R_PPC_ADDR14_BRTAKEN</dfn>	8</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/R_PPC_ADDR14_BRNTAKEN" data-ref="_M/R_PPC_ADDR14_BRNTAKEN">R_PPC_ADDR14_BRNTAKEN</dfn>	9</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/R_PPC_REL24" data-ref="_M/R_PPC_REL24">R_PPC_REL24</dfn>		10	/* PC relative 26 bit */</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/R_PPC_REL14" data-ref="_M/R_PPC_REL14">R_PPC_REL14</dfn>		11	/* PC relative 16 bit */</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/R_PPC_REL14_BRTAKEN" data-ref="_M/R_PPC_REL14_BRTAKEN">R_PPC_REL14_BRTAKEN</dfn>	12</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/R_PPC_REL14_BRNTAKEN" data-ref="_M/R_PPC_REL14_BRNTAKEN">R_PPC_REL14_BRNTAKEN</dfn>	13</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/R_PPC_GOT16" data-ref="_M/R_PPC_GOT16">R_PPC_GOT16</dfn>		14</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/R_PPC_GOT16_LO" data-ref="_M/R_PPC_GOT16_LO">R_PPC_GOT16_LO</dfn>		15</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/R_PPC_GOT16_HI" data-ref="_M/R_PPC_GOT16_HI">R_PPC_GOT16_HI</dfn>		16</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/R_PPC_GOT16_HA" data-ref="_M/R_PPC_GOT16_HA">R_PPC_GOT16_HA</dfn>		17</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/R_PPC_PLTREL24" data-ref="_M/R_PPC_PLTREL24">R_PPC_PLTREL24</dfn>		18</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/R_PPC_COPY" data-ref="_M/R_PPC_COPY">R_PPC_COPY</dfn>		19</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/R_PPC_GLOB_DAT" data-ref="_M/R_PPC_GLOB_DAT">R_PPC_GLOB_DAT</dfn>		20</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/R_PPC_JMP_SLOT" data-ref="_M/R_PPC_JMP_SLOT">R_PPC_JMP_SLOT</dfn>		21</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/R_PPC_RELATIVE" data-ref="_M/R_PPC_RELATIVE">R_PPC_RELATIVE</dfn>		22</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/R_PPC_LOCAL24PC" data-ref="_M/R_PPC_LOCAL24PC">R_PPC_LOCAL24PC</dfn>		23</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/R_PPC_UADDR32" data-ref="_M/R_PPC_UADDR32">R_PPC_UADDR32</dfn>		24</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/R_PPC_UADDR16" data-ref="_M/R_PPC_UADDR16">R_PPC_UADDR16</dfn>		25</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/R_PPC_REL32" data-ref="_M/R_PPC_REL32">R_PPC_REL32</dfn>		26</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/R_PPC_PLT32" data-ref="_M/R_PPC_PLT32">R_PPC_PLT32</dfn>		27</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/R_PPC_PLTREL32" data-ref="_M/R_PPC_PLTREL32">R_PPC_PLTREL32</dfn>		28</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/R_PPC_PLT16_LO" data-ref="_M/R_PPC_PLT16_LO">R_PPC_PLT16_LO</dfn>		29</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/R_PPC_PLT16_HI" data-ref="_M/R_PPC_PLT16_HI">R_PPC_PLT16_HI</dfn>		30</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/R_PPC_PLT16_HA" data-ref="_M/R_PPC_PLT16_HA">R_PPC_PLT16_HA</dfn>		31</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/R_PPC_SDAREL16" data-ref="_M/R_PPC_SDAREL16">R_PPC_SDAREL16</dfn>		32</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/R_PPC_SECTOFF" data-ref="_M/R_PPC_SECTOFF">R_PPC_SECTOFF</dfn>		33</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/R_PPC_SECTOFF_LO" data-ref="_M/R_PPC_SECTOFF_LO">R_PPC_SECTOFF_LO</dfn>	34</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/R_PPC_SECTOFF_HI" data-ref="_M/R_PPC_SECTOFF_HI">R_PPC_SECTOFF_HI</dfn>	35</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/R_PPC_SECTOFF_HA" data-ref="_M/R_PPC_SECTOFF_HA">R_PPC_SECTOFF_HA</dfn>	36</u></td></tr>
<tr><th id="650">650</th><td><i>/* Keep this the last entry.  */</i></td></tr>
<tr><th id="651">651</th><td><u>#<span data-ppcond="651">ifndef</span> <span class="macro" data-ref="_M/R_PPC_NUM">R_PPC_NUM</span></u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/R_PPC_NUM" data-ref="_M/R_PPC_NUM">R_PPC_NUM</dfn>		37</u></td></tr>
<tr><th id="653">653</th><td><u>#<span data-ppcond="651">endif</span></u></td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><i>/* ARM specific declarations */</i></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><i>/* Processor specific flags for the ELF header e_flags field.  */</i></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_RELEXEC" data-ref="_M/EF_ARM_RELEXEC">EF_ARM_RELEXEC</dfn>     0x01</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_HASENTRY" data-ref="_M/EF_ARM_HASENTRY">EF_ARM_HASENTRY</dfn>    0x02</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_INTERWORK" data-ref="_M/EF_ARM_INTERWORK">EF_ARM_INTERWORK</dfn>   0x04</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_APCS_26" data-ref="_M/EF_ARM_APCS_26">EF_ARM_APCS_26</dfn>     0x08</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_APCS_FLOAT" data-ref="_M/EF_ARM_APCS_FLOAT">EF_ARM_APCS_FLOAT</dfn>  0x10</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_PIC" data-ref="_M/EF_ARM_PIC">EF_ARM_PIC</dfn>         0x20</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/EF_ALIGN8" data-ref="_M/EF_ALIGN8">EF_ALIGN8</dfn>          0x40		/* 8-bit structure alignment is in use */</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/EF_NEW_ABI" data-ref="_M/EF_NEW_ABI">EF_NEW_ABI</dfn>         0x80</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/EF_OLD_ABI" data-ref="_M/EF_OLD_ABI">EF_OLD_ABI</dfn>         0x100</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_SOFT_FLOAT" data-ref="_M/EF_ARM_SOFT_FLOAT">EF_ARM_SOFT_FLOAT</dfn>  0x200</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_VFP_FLOAT" data-ref="_M/EF_ARM_VFP_FLOAT">EF_ARM_VFP_FLOAT</dfn>   0x400</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_MAVERICK_FLOAT" data-ref="_M/EF_ARM_MAVERICK_FLOAT">EF_ARM_MAVERICK_FLOAT</dfn> 0x800</u></td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><i>/* Other constants defined in the ARM ELF spec. version B-01.  */</i></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_SYMSARESORTED" data-ref="_M/EF_ARM_SYMSARESORTED">EF_ARM_SYMSARESORTED</dfn> 0x04       /* NB conflicts with EF_INTERWORK */</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_DYNSYMSUSESEGIDX" data-ref="_M/EF_ARM_DYNSYMSUSESEGIDX">EF_ARM_DYNSYMSUSESEGIDX</dfn> 0x08    /* NB conflicts with EF_APCS26 */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_MAPSYMSFIRST" data-ref="_M/EF_ARM_MAPSYMSFIRST">EF_ARM_MAPSYMSFIRST</dfn> 0x10        /* NB conflicts with EF_APCS_FLOAT */</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_EABIMASK" data-ref="_M/EF_ARM_EABIMASK">EF_ARM_EABIMASK</dfn>      0xFF000000</u></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><i>/* Constants defined in AAELF.  */</i></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_BE8" data-ref="_M/EF_ARM_BE8">EF_ARM_BE8</dfn>          0x00800000</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_LE8" data-ref="_M/EF_ARM_LE8">EF_ARM_LE8</dfn>          0x00400000</u></td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_EABI_VERSION" data-ref="_M/EF_ARM_EABI_VERSION">EF_ARM_EABI_VERSION</dfn>(flags) ((flags) &amp; EF_ARM_EABIMASK)</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_EABI_UNKNOWN" data-ref="_M/EF_ARM_EABI_UNKNOWN">EF_ARM_EABI_UNKNOWN</dfn>  0x00000000</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_EABI_VER1" data-ref="_M/EF_ARM_EABI_VER1">EF_ARM_EABI_VER1</dfn>     0x01000000</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_EABI_VER2" data-ref="_M/EF_ARM_EABI_VER2">EF_ARM_EABI_VER2</dfn>     0x02000000</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_EABI_VER3" data-ref="_M/EF_ARM_EABI_VER3">EF_ARM_EABI_VER3</dfn>     0x03000000</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_EABI_VER4" data-ref="_M/EF_ARM_EABI_VER4">EF_ARM_EABI_VER4</dfn>     0x04000000</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/EF_ARM_EABI_VER5" data-ref="_M/EF_ARM_EABI_VER5">EF_ARM_EABI_VER5</dfn>     0x05000000</u></td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><i>/* Additional symbol types for Thumb */</i></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/STT_ARM_TFUNC" data-ref="_M/STT_ARM_TFUNC">STT_ARM_TFUNC</dfn>      0xd</u></td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><i>/* ARM-specific values for sh_flags */</i></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/SHF_ARM_ENTRYSECT" data-ref="_M/SHF_ARM_ENTRYSECT">SHF_ARM_ENTRYSECT</dfn>  0x10000000   /* Section contains an entry point */</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/SHF_ARM_COMDEF" data-ref="_M/SHF_ARM_COMDEF">SHF_ARM_COMDEF</dfn>     0x80000000   /* Section may be multiply defined</u></td></tr>
<tr><th id="695">695</th><td><u>					   in the input to a link step */</u></td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><i>/* ARM-specific program header flags */</i></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/PF_ARM_SB" data-ref="_M/PF_ARM_SB">PF_ARM_SB</dfn>          0x10000000   /* Segment contains the location</u></td></tr>
<tr><th id="699">699</th><td><u>					   addressed by the static base */</u></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><i>/* ARM relocs.  */</i></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/R_ARM_NONE" data-ref="_M/R_ARM_NONE">R_ARM_NONE</dfn>		0	/* No reloc */</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/R_ARM_PC24" data-ref="_M/R_ARM_PC24">R_ARM_PC24</dfn>		1	/* PC relative 26 bit branch */</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/R_ARM_ABS32" data-ref="_M/R_ARM_ABS32">R_ARM_ABS32</dfn>		2	/* Direct 32 bit  */</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/R_ARM_REL32" data-ref="_M/R_ARM_REL32">R_ARM_REL32</dfn>		3	/* PC relative 32 bit */</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/R_ARM_PC13" data-ref="_M/R_ARM_PC13">R_ARM_PC13</dfn>		4</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/R_ARM_ABS16" data-ref="_M/R_ARM_ABS16">R_ARM_ABS16</dfn>		5	/* Direct 16 bit */</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/R_ARM_ABS12" data-ref="_M/R_ARM_ABS12">R_ARM_ABS12</dfn>		6	/* Direct 12 bit */</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/R_ARM_THM_ABS5" data-ref="_M/R_ARM_THM_ABS5">R_ARM_THM_ABS5</dfn>		7</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/R_ARM_ABS8" data-ref="_M/R_ARM_ABS8">R_ARM_ABS8</dfn>		8	/* Direct 8 bit */</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/R_ARM_SBREL32" data-ref="_M/R_ARM_SBREL32">R_ARM_SBREL32</dfn>		9</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/R_ARM_THM_PC22" data-ref="_M/R_ARM_THM_PC22">R_ARM_THM_PC22</dfn>		10</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/R_ARM_THM_PC8" data-ref="_M/R_ARM_THM_PC8">R_ARM_THM_PC8</dfn>		11</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/R_ARM_AMP_VCALL9" data-ref="_M/R_ARM_AMP_VCALL9">R_ARM_AMP_VCALL9</dfn>	12</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/R_ARM_SWI24" data-ref="_M/R_ARM_SWI24">R_ARM_SWI24</dfn>		13</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/R_ARM_THM_SWI8" data-ref="_M/R_ARM_THM_SWI8">R_ARM_THM_SWI8</dfn>		14</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/R_ARM_XPC25" data-ref="_M/R_ARM_XPC25">R_ARM_XPC25</dfn>		15</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/R_ARM_THM_XPC22" data-ref="_M/R_ARM_THM_XPC22">R_ARM_THM_XPC22</dfn>		16</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/R_ARM_COPY" data-ref="_M/R_ARM_COPY">R_ARM_COPY</dfn>		20	/* Copy symbol at runtime */</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/R_ARM_GLOB_DAT" data-ref="_M/R_ARM_GLOB_DAT">R_ARM_GLOB_DAT</dfn>		21	/* Create GOT entry */</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/R_ARM_JUMP_SLOT" data-ref="_M/R_ARM_JUMP_SLOT">R_ARM_JUMP_SLOT</dfn>		22	/* Create PLT entry */</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/R_ARM_RELATIVE" data-ref="_M/R_ARM_RELATIVE">R_ARM_RELATIVE</dfn>		23	/* Adjust by program base */</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/R_ARM_GOTOFF" data-ref="_M/R_ARM_GOTOFF">R_ARM_GOTOFF</dfn>		24	/* 32 bit offset to GOT */</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/R_ARM_GOTPC" data-ref="_M/R_ARM_GOTPC">R_ARM_GOTPC</dfn>		25	/* 32 bit PC relative offset to GOT */</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/R_ARM_GOT32" data-ref="_M/R_ARM_GOT32">R_ARM_GOT32</dfn>		26	/* 32 bit GOT entry */</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/R_ARM_PLT32" data-ref="_M/R_ARM_PLT32">R_ARM_PLT32</dfn>		27	/* 32 bit PLT address */</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/R_ARM_CALL" data-ref="_M/R_ARM_CALL">R_ARM_CALL</dfn>              28</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/R_ARM_JUMP24" data-ref="_M/R_ARM_JUMP24">R_ARM_JUMP24</dfn>            29</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/R_ARM_GNU_VTENTRY" data-ref="_M/R_ARM_GNU_VTENTRY">R_ARM_GNU_VTENTRY</dfn>	100</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/R_ARM_GNU_VTINHERIT" data-ref="_M/R_ARM_GNU_VTINHERIT">R_ARM_GNU_VTINHERIT</dfn>	101</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/R_ARM_THM_PC11" data-ref="_M/R_ARM_THM_PC11">R_ARM_THM_PC11</dfn>		102	/* thumb unconditional branch */</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/R_ARM_THM_PC9" data-ref="_M/R_ARM_THM_PC9">R_ARM_THM_PC9</dfn>		103	/* thumb conditional branch */</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/R_ARM_RXPC25" data-ref="_M/R_ARM_RXPC25">R_ARM_RXPC25</dfn>		249</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/R_ARM_RSBREL32" data-ref="_M/R_ARM_RSBREL32">R_ARM_RSBREL32</dfn>		250</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/R_ARM_THM_RPC22" data-ref="_M/R_ARM_THM_RPC22">R_ARM_THM_RPC22</dfn>		251</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/R_ARM_RREL32" data-ref="_M/R_ARM_RREL32">R_ARM_RREL32</dfn>		252</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/R_ARM_RABS22" data-ref="_M/R_ARM_RABS22">R_ARM_RABS22</dfn>		253</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/R_ARM_RPC24" data-ref="_M/R_ARM_RPC24">R_ARM_RPC24</dfn>		254</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/R_ARM_RBASE" data-ref="_M/R_ARM_RBASE">R_ARM_RBASE</dfn>		255</u></td></tr>
<tr><th id="740">740</th><td><i>/* Keep this the last entry.  */</i></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/R_ARM_NUM" data-ref="_M/R_ARM_NUM">R_ARM_NUM</dfn>		256</u></td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td><i>/* ARM Aarch64 relocation types */</i></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_NONE" data-ref="_M/R_AARCH64_NONE">R_AARCH64_NONE</dfn>                256 /* also accepts R_ARM_NONE (0) */</u></td></tr>
<tr><th id="745">745</th><td><i>/* static data relocations */</i></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_ABS64" data-ref="_M/R_AARCH64_ABS64">R_AARCH64_ABS64</dfn>               257</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_ABS32" data-ref="_M/R_AARCH64_ABS32">R_AARCH64_ABS32</dfn>               258</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_ABS16" data-ref="_M/R_AARCH64_ABS16">R_AARCH64_ABS16</dfn>               259</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_PREL64" data-ref="_M/R_AARCH64_PREL64">R_AARCH64_PREL64</dfn>              260</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_PREL32" data-ref="_M/R_AARCH64_PREL32">R_AARCH64_PREL32</dfn>              261</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_PREL16" data-ref="_M/R_AARCH64_PREL16">R_AARCH64_PREL16</dfn>              262</u></td></tr>
<tr><th id="752">752</th><td><i>/* static aarch64 group relocations */</i></td></tr>
<tr><th id="753">753</th><td><i>/* group relocs to create unsigned data value or address inline */</i></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_UABS_G0" data-ref="_M/R_AARCH64_MOVW_UABS_G0">R_AARCH64_MOVW_UABS_G0</dfn>        263</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_UABS_G0_NC" data-ref="_M/R_AARCH64_MOVW_UABS_G0_NC">R_AARCH64_MOVW_UABS_G0_NC</dfn>     264</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_UABS_G1" data-ref="_M/R_AARCH64_MOVW_UABS_G1">R_AARCH64_MOVW_UABS_G1</dfn>        265</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_UABS_G1_NC" data-ref="_M/R_AARCH64_MOVW_UABS_G1_NC">R_AARCH64_MOVW_UABS_G1_NC</dfn>     266</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_UABS_G2" data-ref="_M/R_AARCH64_MOVW_UABS_G2">R_AARCH64_MOVW_UABS_G2</dfn>        267</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_UABS_G2_NC" data-ref="_M/R_AARCH64_MOVW_UABS_G2_NC">R_AARCH64_MOVW_UABS_G2_NC</dfn>     268</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_UABS_G3" data-ref="_M/R_AARCH64_MOVW_UABS_G3">R_AARCH64_MOVW_UABS_G3</dfn>        269</u></td></tr>
<tr><th id="761">761</th><td><i>/* group relocs to create signed data or offset value inline */</i></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_SABS_G0" data-ref="_M/R_AARCH64_MOVW_SABS_G0">R_AARCH64_MOVW_SABS_G0</dfn>        270</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_SABS_G1" data-ref="_M/R_AARCH64_MOVW_SABS_G1">R_AARCH64_MOVW_SABS_G1</dfn>        271</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_SABS_G2" data-ref="_M/R_AARCH64_MOVW_SABS_G2">R_AARCH64_MOVW_SABS_G2</dfn>        272</u></td></tr>
<tr><th id="765">765</th><td><i>/* relocs to generate 19, 21, and 33 bit PC-relative addresses */</i></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_LD_PREL_LO19" data-ref="_M/R_AARCH64_LD_PREL_LO19">R_AARCH64_LD_PREL_LO19</dfn>        273</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_ADR_PREL_LO21" data-ref="_M/R_AARCH64_ADR_PREL_LO21">R_AARCH64_ADR_PREL_LO21</dfn>       274</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_ADR_PREL_PG_HI21" data-ref="_M/R_AARCH64_ADR_PREL_PG_HI21">R_AARCH64_ADR_PREL_PG_HI21</dfn>    275</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_ADR_PREL_PG_HI21_NC" data-ref="_M/R_AARCH64_ADR_PREL_PG_HI21_NC">R_AARCH64_ADR_PREL_PG_HI21_NC</dfn> 276</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_ADD_ABS_LO12_NC" data-ref="_M/R_AARCH64_ADD_ABS_LO12_NC">R_AARCH64_ADD_ABS_LO12_NC</dfn>     277</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_LDST8_ABS_LO12_NC" data-ref="_M/R_AARCH64_LDST8_ABS_LO12_NC">R_AARCH64_LDST8_ABS_LO12_NC</dfn>   278</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_LDST16_ABS_LO12_NC" data-ref="_M/R_AARCH64_LDST16_ABS_LO12_NC">R_AARCH64_LDST16_ABS_LO12_NC</dfn>  284</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_LDST32_ABS_LO12_NC" data-ref="_M/R_AARCH64_LDST32_ABS_LO12_NC">R_AARCH64_LDST32_ABS_LO12_NC</dfn>  285</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_LDST64_ABS_LO12_NC" data-ref="_M/R_AARCH64_LDST64_ABS_LO12_NC">R_AARCH64_LDST64_ABS_LO12_NC</dfn>  286</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_LDST128_ABS_LO12_NC" data-ref="_M/R_AARCH64_LDST128_ABS_LO12_NC">R_AARCH64_LDST128_ABS_LO12_NC</dfn> 299</u></td></tr>
<tr><th id="776">776</th><td><i>/* relocs for control-flow - all offsets as multiple of 4 */</i></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TSTBR14" data-ref="_M/R_AARCH64_TSTBR14">R_AARCH64_TSTBR14</dfn>             279</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_CONDBR19" data-ref="_M/R_AARCH64_CONDBR19">R_AARCH64_CONDBR19</dfn>            280</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_JUMP26" data-ref="_M/R_AARCH64_JUMP26">R_AARCH64_JUMP26</dfn>              282</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_CALL26" data-ref="_M/R_AARCH64_CALL26">R_AARCH64_CALL26</dfn>              283</u></td></tr>
<tr><th id="781">781</th><td><i>/* group relocs to create pc-relative offset inline */</i></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_PREL_G0" data-ref="_M/R_AARCH64_MOVW_PREL_G0">R_AARCH64_MOVW_PREL_G0</dfn>        287</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_PREL_G0_NC" data-ref="_M/R_AARCH64_MOVW_PREL_G0_NC">R_AARCH64_MOVW_PREL_G0_NC</dfn>     288</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_PREL_G1" data-ref="_M/R_AARCH64_MOVW_PREL_G1">R_AARCH64_MOVW_PREL_G1</dfn>        289</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_PREL_G1_NC" data-ref="_M/R_AARCH64_MOVW_PREL_G1_NC">R_AARCH64_MOVW_PREL_G1_NC</dfn>     290</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_PREL_G2" data-ref="_M/R_AARCH64_MOVW_PREL_G2">R_AARCH64_MOVW_PREL_G2</dfn>        291</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_PREL_G2_NC" data-ref="_M/R_AARCH64_MOVW_PREL_G2_NC">R_AARCH64_MOVW_PREL_G2_NC</dfn>     292</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_PREL_G3" data-ref="_M/R_AARCH64_MOVW_PREL_G3">R_AARCH64_MOVW_PREL_G3</dfn>        293</u></td></tr>
<tr><th id="789">789</th><td><i>/* group relocs to create a GOT-relative offset inline */</i></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_GOTOFF_G0" data-ref="_M/R_AARCH64_MOVW_GOTOFF_G0">R_AARCH64_MOVW_GOTOFF_G0</dfn>      300</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_GOTOFF_G0_NC" data-ref="_M/R_AARCH64_MOVW_GOTOFF_G0_NC">R_AARCH64_MOVW_GOTOFF_G0_NC</dfn>   301</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_GOTOFF_G1" data-ref="_M/R_AARCH64_MOVW_GOTOFF_G1">R_AARCH64_MOVW_GOTOFF_G1</dfn>      302</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_GOTOFF_G1_NC" data-ref="_M/R_AARCH64_MOVW_GOTOFF_G1_NC">R_AARCH64_MOVW_GOTOFF_G1_NC</dfn>   303</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_GOTOFF_G2" data-ref="_M/R_AARCH64_MOVW_GOTOFF_G2">R_AARCH64_MOVW_GOTOFF_G2</dfn>      304</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_GOTOFF_G2_NC" data-ref="_M/R_AARCH64_MOVW_GOTOFF_G2_NC">R_AARCH64_MOVW_GOTOFF_G2_NC</dfn>   305</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_MOVW_GOTOFF_G3" data-ref="_M/R_AARCH64_MOVW_GOTOFF_G3">R_AARCH64_MOVW_GOTOFF_G3</dfn>      306</u></td></tr>
<tr><th id="797">797</th><td><i>/* GOT-relative data relocs */</i></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_GOTREL64" data-ref="_M/R_AARCH64_GOTREL64">R_AARCH64_GOTREL64</dfn>            307</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_GOTREL32" data-ref="_M/R_AARCH64_GOTREL32">R_AARCH64_GOTREL32</dfn>            308</u></td></tr>
<tr><th id="800">800</th><td><i>/* GOT-relative instr relocs */</i></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_GOT_LD_PREL19" data-ref="_M/R_AARCH64_GOT_LD_PREL19">R_AARCH64_GOT_LD_PREL19</dfn>       309</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_LD64_GOTOFF_LO15" data-ref="_M/R_AARCH64_LD64_GOTOFF_LO15">R_AARCH64_LD64_GOTOFF_LO15</dfn>    310</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_ADR_GOT_PAGE" data-ref="_M/R_AARCH64_ADR_GOT_PAGE">R_AARCH64_ADR_GOT_PAGE</dfn>        311</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_LD64_GOT_LO12_NC" data-ref="_M/R_AARCH64_LD64_GOT_LO12_NC">R_AARCH64_LD64_GOT_LO12_NC</dfn>    312</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_LD64_GOTPAGE_LO15" data-ref="_M/R_AARCH64_LD64_GOTPAGE_LO15">R_AARCH64_LD64_GOTPAGE_LO15</dfn>   313</u></td></tr>
<tr><th id="806">806</th><td><i>/* General Dynamic TLS relocations */</i></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSGD_ADR_PREL21" data-ref="_M/R_AARCH64_TLSGD_ADR_PREL21">R_AARCH64_TLSGD_ADR_PREL21</dfn>            512</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSGD_ADR_PAGE21" data-ref="_M/R_AARCH64_TLSGD_ADR_PAGE21">R_AARCH64_TLSGD_ADR_PAGE21</dfn>            513</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSGD_ADD_LO12_NC" data-ref="_M/R_AARCH64_TLSGD_ADD_LO12_NC">R_AARCH64_TLSGD_ADD_LO12_NC</dfn>           514</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSGD_MOVW_G1" data-ref="_M/R_AARCH64_TLSGD_MOVW_G1">R_AARCH64_TLSGD_MOVW_G1</dfn>               515</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSGD_MOVW_G0_NC" data-ref="_M/R_AARCH64_TLSGD_MOVW_G0_NC">R_AARCH64_TLSGD_MOVW_G0_NC</dfn>            516</u></td></tr>
<tr><th id="812">812</th><td><i>/* Local Dynamic TLS relocations */</i></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_ADR_PREL21" data-ref="_M/R_AARCH64_TLSLD_ADR_PREL21">R_AARCH64_TLSLD_ADR_PREL21</dfn>            517</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_ADR_PAGE21" data-ref="_M/R_AARCH64_TLSLD_ADR_PAGE21">R_AARCH64_TLSLD_ADR_PAGE21</dfn>            518</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_ADD_LO12_NC" data-ref="_M/R_AARCH64_TLSLD_ADD_LO12_NC">R_AARCH64_TLSLD_ADD_LO12_NC</dfn>           519</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_MOVW_G1" data-ref="_M/R_AARCH64_TLSLD_MOVW_G1">R_AARCH64_TLSLD_MOVW_G1</dfn>               520</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_MOVW_G0_NC" data-ref="_M/R_AARCH64_TLSLD_MOVW_G0_NC">R_AARCH64_TLSLD_MOVW_G0_NC</dfn>            521</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_LD_PREL19" data-ref="_M/R_AARCH64_TLSLD_LD_PREL19">R_AARCH64_TLSLD_LD_PREL19</dfn>             522</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_MOVW_DTPREL_G2" data-ref="_M/R_AARCH64_TLSLD_MOVW_DTPREL_G2">R_AARCH64_TLSLD_MOVW_DTPREL_G2</dfn>        523</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_MOVW_DTPREL_G1" data-ref="_M/R_AARCH64_TLSLD_MOVW_DTPREL_G1">R_AARCH64_TLSLD_MOVW_DTPREL_G1</dfn>        524</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_MOVW_DTPREL_G1_NC" data-ref="_M/R_AARCH64_TLSLD_MOVW_DTPREL_G1_NC">R_AARCH64_TLSLD_MOVW_DTPREL_G1_NC</dfn>     525</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_MOVW_DTPREL_G0" data-ref="_M/R_AARCH64_TLSLD_MOVW_DTPREL_G0">R_AARCH64_TLSLD_MOVW_DTPREL_G0</dfn>        526</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_MOVW_DTPREL_G0_NC" data-ref="_M/R_AARCH64_TLSLD_MOVW_DTPREL_G0_NC">R_AARCH64_TLSLD_MOVW_DTPREL_G0_NC</dfn>     527</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_ADD_DTPREL_HI12" data-ref="_M/R_AARCH64_TLSLD_ADD_DTPREL_HI12">R_AARCH64_TLSLD_ADD_DTPREL_HI12</dfn>       528</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_ADD_DTPREL_LO12" data-ref="_M/R_AARCH64_TLSLD_ADD_DTPREL_LO12">R_AARCH64_TLSLD_ADD_DTPREL_LO12</dfn>       529</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_ADD_DTPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSLD_ADD_DTPREL_LO12_NC">R_AARCH64_TLSLD_ADD_DTPREL_LO12_NC</dfn>    530</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_LDST8_DTPREL_LO12" data-ref="_M/R_AARCH64_TLSLD_LDST8_DTPREL_LO12">R_AARCH64_TLSLD_LDST8_DTPREL_LO12</dfn>     531</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC">R_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC</dfn>  532</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_LDST16_DTPREL_LO12" data-ref="_M/R_AARCH64_TLSLD_LDST16_DTPREL_LO12">R_AARCH64_TLSLD_LDST16_DTPREL_LO12</dfn>    533</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC">R_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC</dfn> 534</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_LDST32_DTPREL_LO12" data-ref="_M/R_AARCH64_TLSLD_LDST32_DTPREL_LO12">R_AARCH64_TLSLD_LDST32_DTPREL_LO12</dfn>    535</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC">R_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC</dfn> 536</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_LDST64_DTPREL_LO12" data-ref="_M/R_AARCH64_TLSLD_LDST64_DTPREL_LO12">R_AARCH64_TLSLD_LDST64_DTPREL_LO12</dfn>    537</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC">R_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC</dfn> 538</u></td></tr>
<tr><th id="835">835</th><td><i>/* initial exec TLS relocations */</i></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSIE_MOVW_GOTTPREL_G1" data-ref="_M/R_AARCH64_TLSIE_MOVW_GOTTPREL_G1">R_AARCH64_TLSIE_MOVW_GOTTPREL_G1</dfn>      539</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC" data-ref="_M/R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC">R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC</dfn>   540</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21" data-ref="_M/R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21">R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21</dfn>   541</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC">R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC</dfn> 542</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSIE_LD_GOTTPREL_PREL19" data-ref="_M/R_AARCH64_TLSIE_LD_GOTTPREL_PREL19">R_AARCH64_TLSIE_LD_GOTTPREL_PREL19</dfn>    543</u></td></tr>
<tr><th id="841">841</th><td><i>/* local exec TLS relocations */</i></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_MOVW_TPREL_G2" data-ref="_M/R_AARCH64_TLSLE_MOVW_TPREL_G2">R_AARCH64_TLSLE_MOVW_TPREL_G2</dfn>         544</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_MOVW_TPREL_G1" data-ref="_M/R_AARCH64_TLSLE_MOVW_TPREL_G1">R_AARCH64_TLSLE_MOVW_TPREL_G1</dfn>         545</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_MOVW_TPREL_G1_NC" data-ref="_M/R_AARCH64_TLSLE_MOVW_TPREL_G1_NC">R_AARCH64_TLSLE_MOVW_TPREL_G1_NC</dfn>      546</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_MOVW_TPREL_G0" data-ref="_M/R_AARCH64_TLSLE_MOVW_TPREL_G0">R_AARCH64_TLSLE_MOVW_TPREL_G0</dfn>         547</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_MOVW_TPREL_G0_NC" data-ref="_M/R_AARCH64_TLSLE_MOVW_TPREL_G0_NC">R_AARCH64_TLSLE_MOVW_TPREL_G0_NC</dfn>      548</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_ADD_TPREL_HI12" data-ref="_M/R_AARCH64_TLSLE_ADD_TPREL_HI12">R_AARCH64_TLSLE_ADD_TPREL_HI12</dfn>        549</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_ADD_TPREL_LO12" data-ref="_M/R_AARCH64_TLSLE_ADD_TPREL_LO12">R_AARCH64_TLSLE_ADD_TPREL_LO12</dfn>        550</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_ADD_TPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSLE_ADD_TPREL_LO12_NC">R_AARCH64_TLSLE_ADD_TPREL_LO12_NC</dfn>     551</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_LDST8_TPREL_LO12" data-ref="_M/R_AARCH64_TLSLE_LDST8_TPREL_LO12">R_AARCH64_TLSLE_LDST8_TPREL_LO12</dfn>      552</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_LDST8_TPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSLE_LDST8_TPREL_LO12_NC">R_AARCH64_TLSLE_LDST8_TPREL_LO12_NC</dfn>   553</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_LDST16_TPREL_LO12" data-ref="_M/R_AARCH64_TLSLE_LDST16_TPREL_LO12">R_AARCH64_TLSLE_LDST16_TPREL_LO12</dfn>     554</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_LDST16_TPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSLE_LDST16_TPREL_LO12_NC">R_AARCH64_TLSLE_LDST16_TPREL_LO12_NC</dfn>  555</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_LDST32_TPREL_LO12" data-ref="_M/R_AARCH64_TLSLE_LDST32_TPREL_LO12">R_AARCH64_TLSLE_LDST32_TPREL_LO12</dfn>     556</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_LDST32_TPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSLE_LDST32_TPREL_LO12_NC">R_AARCH64_TLSLE_LDST32_TPREL_LO12_NC</dfn>  557</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_LDST64_TPREL_LO12" data-ref="_M/R_AARCH64_TLSLE_LDST64_TPREL_LO12">R_AARCH64_TLSLE_LDST64_TPREL_LO12</dfn>     558</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLSLE_LDST64_TPREL_LO12_NC" data-ref="_M/R_AARCH64_TLSLE_LDST64_TPREL_LO12_NC">R_AARCH64_TLSLE_LDST64_TPREL_LO12_NC</dfn>  559</u></td></tr>
<tr><th id="858">858</th><td><i>/* Dynamic Relocations */</i></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_COPY" data-ref="_M/R_AARCH64_COPY">R_AARCH64_COPY</dfn>         1024</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_GLOB_DAT" data-ref="_M/R_AARCH64_GLOB_DAT">R_AARCH64_GLOB_DAT</dfn>     1025</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_JUMP_SLOT" data-ref="_M/R_AARCH64_JUMP_SLOT">R_AARCH64_JUMP_SLOT</dfn>    1026</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_RELATIVE" data-ref="_M/R_AARCH64_RELATIVE">R_AARCH64_RELATIVE</dfn>     1027</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLS_DTPREL64" data-ref="_M/R_AARCH64_TLS_DTPREL64">R_AARCH64_TLS_DTPREL64</dfn> 1028</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLS_DTPMOD64" data-ref="_M/R_AARCH64_TLS_DTPMOD64">R_AARCH64_TLS_DTPMOD64</dfn> 1029</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLS_TPREL64" data-ref="_M/R_AARCH64_TLS_TPREL64">R_AARCH64_TLS_TPREL64</dfn>  1030</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLS_DTPREL32" data-ref="_M/R_AARCH64_TLS_DTPREL32">R_AARCH64_TLS_DTPREL32</dfn> 1031</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLS_DTPMOD32" data-ref="_M/R_AARCH64_TLS_DTPMOD32">R_AARCH64_TLS_DTPMOD32</dfn> 1032</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/R_AARCH64_TLS_TPREL32" data-ref="_M/R_AARCH64_TLS_TPREL32">R_AARCH64_TLS_TPREL32</dfn>  1033</u></td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><i>/* s390 relocations defined by the ABIs */</i></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/R_390_NONE" data-ref="_M/R_390_NONE">R_390_NONE</dfn>		0	/* No reloc.  */</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/R_390_8" data-ref="_M/R_390_8">R_390_8</dfn>			1	/* Direct 8 bit.  */</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/R_390_12" data-ref="_M/R_390_12">R_390_12</dfn>		2	/* Direct 12 bit.  */</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/R_390_16" data-ref="_M/R_390_16">R_390_16</dfn>		3	/* Direct 16 bit.  */</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/R_390_32" data-ref="_M/R_390_32">R_390_32</dfn>		4	/* Direct 32 bit.  */</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/R_390_PC32" data-ref="_M/R_390_PC32">R_390_PC32</dfn>		5	/* PC relative 32 bit.	*/</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/R_390_GOT12" data-ref="_M/R_390_GOT12">R_390_GOT12</dfn>		6	/* 12 bit GOT offset.  */</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/R_390_GOT32" data-ref="_M/R_390_GOT32">R_390_GOT32</dfn>		7	/* 32 bit GOT offset.  */</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/R_390_PLT32" data-ref="_M/R_390_PLT32">R_390_PLT32</dfn>		8	/* 32 bit PC relative PLT address.  */</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/R_390_COPY" data-ref="_M/R_390_COPY">R_390_COPY</dfn>		9	/* Copy symbol at runtime.  */</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/R_390_GLOB_DAT" data-ref="_M/R_390_GLOB_DAT">R_390_GLOB_DAT</dfn>		10	/* Create GOT entry.  */</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/R_390_JMP_SLOT" data-ref="_M/R_390_JMP_SLOT">R_390_JMP_SLOT</dfn>		11	/* Create PLT entry.  */</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/R_390_RELATIVE" data-ref="_M/R_390_RELATIVE">R_390_RELATIVE</dfn>		12	/* Adjust by program base.  */</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTOFF32" data-ref="_M/R_390_GOTOFF32">R_390_GOTOFF32</dfn>		13	/* 32 bit offset to GOT.	 */</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTPC" data-ref="_M/R_390_GOTPC">R_390_GOTPC</dfn>		14	/* 32 bit PC rel. offset to GOT.  */</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/R_390_GOT16" data-ref="_M/R_390_GOT16">R_390_GOT16</dfn>		15	/* 16 bit GOT offset.  */</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/R_390_PC16" data-ref="_M/R_390_PC16">R_390_PC16</dfn>		16	/* PC relative 16 bit.	*/</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/R_390_PC16DBL" data-ref="_M/R_390_PC16DBL">R_390_PC16DBL</dfn>		17	/* PC relative 16 bit shifted by 1.  */</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/R_390_PLT16DBL" data-ref="_M/R_390_PLT16DBL">R_390_PLT16DBL</dfn>		18	/* 16 bit PC rel. PLT shifted by 1.  */</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/R_390_PC32DBL" data-ref="_M/R_390_PC32DBL">R_390_PC32DBL</dfn>		19	/* PC relative 32 bit shifted by 1.  */</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/R_390_PLT32DBL" data-ref="_M/R_390_PLT32DBL">R_390_PLT32DBL</dfn>		20	/* 32 bit PC rel. PLT shifted by 1.  */</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTPCDBL" data-ref="_M/R_390_GOTPCDBL">R_390_GOTPCDBL</dfn>		21	/* 32 bit PC rel. GOT shifted by 1.  */</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/R_390_64" data-ref="_M/R_390_64">R_390_64</dfn>		22	/* Direct 64 bit.  */</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/R_390_PC64" data-ref="_M/R_390_PC64">R_390_PC64</dfn>		23	/* PC relative 64 bit.	*/</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/R_390_GOT64" data-ref="_M/R_390_GOT64">R_390_GOT64</dfn>		24	/* 64 bit GOT offset.  */</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/R_390_PLT64" data-ref="_M/R_390_PLT64">R_390_PLT64</dfn>		25	/* 64 bit PC relative PLT address.  */</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTENT" data-ref="_M/R_390_GOTENT">R_390_GOTENT</dfn>		26	/* 32 bit PC rel. to GOT entry &gt;&gt; 1. */</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTOFF16" data-ref="_M/R_390_GOTOFF16">R_390_GOTOFF16</dfn>		27	/* 16 bit offset to GOT. */</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTOFF64" data-ref="_M/R_390_GOTOFF64">R_390_GOTOFF64</dfn>		28	/* 64 bit offset to GOT. */</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTPLT12" data-ref="_M/R_390_GOTPLT12">R_390_GOTPLT12</dfn>		29	/* 12 bit offset to jump slot.	*/</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTPLT16" data-ref="_M/R_390_GOTPLT16">R_390_GOTPLT16</dfn>		30	/* 16 bit offset to jump slot.	*/</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTPLT32" data-ref="_M/R_390_GOTPLT32">R_390_GOTPLT32</dfn>		31	/* 32 bit offset to jump slot.	*/</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTPLT64" data-ref="_M/R_390_GOTPLT64">R_390_GOTPLT64</dfn>		32	/* 64 bit offset to jump slot.	*/</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/R_390_GOTPLTENT" data-ref="_M/R_390_GOTPLTENT">R_390_GOTPLTENT</dfn>		33	/* 32 bit rel. offset to jump slot.  */</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/R_390_PLTOFF16" data-ref="_M/R_390_PLTOFF16">R_390_PLTOFF16</dfn>		34	/* 16 bit offset from GOT to PLT. */</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/R_390_PLTOFF32" data-ref="_M/R_390_PLTOFF32">R_390_PLTOFF32</dfn>		35	/* 32 bit offset from GOT to PLT. */</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/R_390_PLTOFF64" data-ref="_M/R_390_PLTOFF64">R_390_PLTOFF64</dfn>		36	/* 16 bit offset from GOT to PLT. */</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_LOAD" data-ref="_M/R_390_TLS_LOAD">R_390_TLS_LOAD</dfn>		37	/* Tag for load insn in TLS code. */</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_GDCALL" data-ref="_M/R_390_TLS_GDCALL">R_390_TLS_GDCALL</dfn>	38	/* Tag for function call in general</u></td></tr>
<tr><th id="910">910</th><td><u>                                           dynamic TLS code.  */</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_LDCALL" data-ref="_M/R_390_TLS_LDCALL">R_390_TLS_LDCALL</dfn>	39	/* Tag for function call in local</u></td></tr>
<tr><th id="912">912</th><td><u>                                           dynamic TLS code.  */</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_GD32" data-ref="_M/R_390_TLS_GD32">R_390_TLS_GD32</dfn>		40	/* Direct 32 bit for general dynamic</u></td></tr>
<tr><th id="914">914</th><td><u>                                           thread local data.  */</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_GD64" data-ref="_M/R_390_TLS_GD64">R_390_TLS_GD64</dfn>		41	/* Direct 64 bit for general dynamic</u></td></tr>
<tr><th id="916">916</th><td><u>                                           thread local data.  */</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_GOTIE12" data-ref="_M/R_390_TLS_GOTIE12">R_390_TLS_GOTIE12</dfn>	42	/* 12 bit GOT offset for static TLS</u></td></tr>
<tr><th id="918">918</th><td><u>                                           block offset.  */</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_GOTIE32" data-ref="_M/R_390_TLS_GOTIE32">R_390_TLS_GOTIE32</dfn>	43	/* 32 bit GOT offset for static TLS</u></td></tr>
<tr><th id="920">920</th><td><u>                                           block offset.  */</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_GOTIE64" data-ref="_M/R_390_TLS_GOTIE64">R_390_TLS_GOTIE64</dfn>	44	/* 64 bit GOT offset for static TLS</u></td></tr>
<tr><th id="922">922</th><td><u>                                           block offset.  */</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_LDM32" data-ref="_M/R_390_TLS_LDM32">R_390_TLS_LDM32</dfn>		45	/* Direct 32 bit for local dynamic</u></td></tr>
<tr><th id="924">924</th><td><u>                                           thread local data in LD code.  */</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_LDM64" data-ref="_M/R_390_TLS_LDM64">R_390_TLS_LDM64</dfn>		46	/* Direct 64 bit for local dynamic</u></td></tr>
<tr><th id="926">926</th><td><u>                                           thread local data in LD code.  */</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_IE32" data-ref="_M/R_390_TLS_IE32">R_390_TLS_IE32</dfn>		47	/* 32 bit address of GOT entry for</u></td></tr>
<tr><th id="928">928</th><td><u>                                           negated static TLS block offset.  */</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_IE64" data-ref="_M/R_390_TLS_IE64">R_390_TLS_IE64</dfn>		48	/* 64 bit address of GOT entry for</u></td></tr>
<tr><th id="930">930</th><td><u>                                           negated static TLS block offset.  */</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_IEENT" data-ref="_M/R_390_TLS_IEENT">R_390_TLS_IEENT</dfn>		49	/* 32 bit rel. offset to GOT entry for</u></td></tr>
<tr><th id="932">932</th><td><u>                                           negated static TLS block offset.  */</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_LE32" data-ref="_M/R_390_TLS_LE32">R_390_TLS_LE32</dfn>		50	/* 32 bit negated offset relative to</u></td></tr>
<tr><th id="934">934</th><td><u>                                           static TLS block.  */</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_LE64" data-ref="_M/R_390_TLS_LE64">R_390_TLS_LE64</dfn>		51	/* 64 bit negated offset relative to</u></td></tr>
<tr><th id="936">936</th><td><u>                                           static TLS block.  */</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_LDO32" data-ref="_M/R_390_TLS_LDO32">R_390_TLS_LDO32</dfn>		52	/* 32 bit offset relative to TLS</u></td></tr>
<tr><th id="938">938</th><td><u>                                           block.  */</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_LDO64" data-ref="_M/R_390_TLS_LDO64">R_390_TLS_LDO64</dfn>		53	/* 64 bit offset relative to TLS</u></td></tr>
<tr><th id="940">940</th><td><u>                                           block.  */</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_DTPMOD" data-ref="_M/R_390_TLS_DTPMOD">R_390_TLS_DTPMOD</dfn>	54	/* ID of module containing symbol.  */</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_DTPOFF" data-ref="_M/R_390_TLS_DTPOFF">R_390_TLS_DTPOFF</dfn>	55	/* Offset in TLS block.  */</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/R_390_TLS_TPOFF" data-ref="_M/R_390_TLS_TPOFF">R_390_TLS_TPOFF</dfn>		56	/* Negate offset in static TLS</u></td></tr>
<tr><th id="944">944</th><td><u>                                           block.  */</u></td></tr>
<tr><th id="945">945</th><td><i>/* Keep this the last entry.  */</i></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/R_390_NUM" data-ref="_M/R_390_NUM">R_390_NUM</dfn>	57</u></td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td><i>/* x86-64 relocation types */</i></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_NONE" data-ref="_M/R_X86_64_NONE">R_X86_64_NONE</dfn>		0	/* No reloc */</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_64" data-ref="_M/R_X86_64_64">R_X86_64_64</dfn>		1	/* Direct 64 bit  */</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_PC32" data-ref="_M/R_X86_64_PC32">R_X86_64_PC32</dfn>		2	/* PC relative 32 bit signed */</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_GOT32" data-ref="_M/R_X86_64_GOT32">R_X86_64_GOT32</dfn>		3	/* 32 bit GOT entry */</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_PLT32" data-ref="_M/R_X86_64_PLT32">R_X86_64_PLT32</dfn>		4	/* 32 bit PLT address */</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_COPY" data-ref="_M/R_X86_64_COPY">R_X86_64_COPY</dfn>		5	/* Copy symbol at runtime */</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_GLOB_DAT" data-ref="_M/R_X86_64_GLOB_DAT">R_X86_64_GLOB_DAT</dfn>	6	/* Create GOT entry */</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_JUMP_SLOT" data-ref="_M/R_X86_64_JUMP_SLOT">R_X86_64_JUMP_SLOT</dfn>	7	/* Create PLT entry */</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_RELATIVE" data-ref="_M/R_X86_64_RELATIVE">R_X86_64_RELATIVE</dfn>	8	/* Adjust by program base */</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_GOTPCREL" data-ref="_M/R_X86_64_GOTPCREL">R_X86_64_GOTPCREL</dfn>	9	/* 32 bit signed pc relative</u></td></tr>
<tr><th id="959">959</th><td><u>					   offset to GOT */</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_32" data-ref="_M/R_X86_64_32">R_X86_64_32</dfn>		10	/* Direct 32 bit zero extended */</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_32S" data-ref="_M/R_X86_64_32S">R_X86_64_32S</dfn>		11	/* Direct 32 bit sign extended */</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_16" data-ref="_M/R_X86_64_16">R_X86_64_16</dfn>		12	/* Direct 16 bit zero extended */</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_PC16" data-ref="_M/R_X86_64_PC16">R_X86_64_PC16</dfn>		13	/* 16 bit sign extended pc relative */</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_8" data-ref="_M/R_X86_64_8">R_X86_64_8</dfn>		14	/* Direct 8 bit sign extended  */</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_PC8" data-ref="_M/R_X86_64_PC8">R_X86_64_PC8</dfn>		15	/* 8 bit sign extended pc relative */</u></td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/R_X86_64_NUM" data-ref="_M/R_X86_64_NUM">R_X86_64_NUM</dfn>		16</u></td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><i>/* Legal values for e_flags field of Elf64_Ehdr.  */</i></td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/EF_ALPHA_32BIT" data-ref="_M/EF_ALPHA_32BIT">EF_ALPHA_32BIT</dfn>		1	/* All addresses are below 2GB */</u></td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td><i>/* HPPA specific definitions.  */</i></td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><i>/* Legal values for e_flags field of Elf32_Ehdr.  */</i></td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/EF_PARISC_TRAPNIL" data-ref="_M/EF_PARISC_TRAPNIL">EF_PARISC_TRAPNIL</dfn>	0x00010000 /* Trap nil pointer dereference.  */</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/EF_PARISC_EXT" data-ref="_M/EF_PARISC_EXT">EF_PARISC_EXT</dfn>		0x00020000 /* Program uses arch. extensions. */</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/EF_PARISC_LSB" data-ref="_M/EF_PARISC_LSB">EF_PARISC_LSB</dfn>		0x00040000 /* Program expects little endian. */</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/EF_PARISC_WIDE" data-ref="_M/EF_PARISC_WIDE">EF_PARISC_WIDE</dfn>		0x00080000 /* Program expects wide mode.  */</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/EF_PARISC_NO_KABP" data-ref="_M/EF_PARISC_NO_KABP">EF_PARISC_NO_KABP</dfn>	0x00100000 /* No kernel assisted branch</u></td></tr>
<tr><th id="982">982</th><td><u>					      prediction.  */</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/EF_PARISC_LAZYSWAP" data-ref="_M/EF_PARISC_LAZYSWAP">EF_PARISC_LAZYSWAP</dfn>	0x00400000 /* Allow lazy swapping.  */</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/EF_PARISC_ARCH" data-ref="_M/EF_PARISC_ARCH">EF_PARISC_ARCH</dfn>		0x0000ffff /* Architecture version.  */</u></td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><i>/* Defined values for `e_flags &amp; EF_PARISC_ARCH' are:  */</i></td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/EFA_PARISC_1_0" data-ref="_M/EFA_PARISC_1_0">EFA_PARISC_1_0</dfn>		    0x020b /* PA-RISC 1.0 big-endian.  */</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/EFA_PARISC_1_1" data-ref="_M/EFA_PARISC_1_1">EFA_PARISC_1_1</dfn>		    0x0210 /* PA-RISC 1.1 big-endian.  */</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/EFA_PARISC_2_0" data-ref="_M/EFA_PARISC_2_0">EFA_PARISC_2_0</dfn>		    0x0214 /* PA-RISC 2.0 big-endian.  */</u></td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><i>/* Additional section indeces.  */</i></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/SHN_PARISC_ANSI_COMMON" data-ref="_M/SHN_PARISC_ANSI_COMMON">SHN_PARISC_ANSI_COMMON</dfn>	0xff00	   /* Section for tenatively declared</u></td></tr>
<tr><th id="995">995</th><td><u>					      symbols in ANSI C.  */</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/SHN_PARISC_HUGE_COMMON" data-ref="_M/SHN_PARISC_HUGE_COMMON">SHN_PARISC_HUGE_COMMON</dfn>	0xff01	   /* Common blocks in huge model.  */</u></td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td><i>/* Legal values for sh_type field of Elf32_Shdr.  */</i></td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/SHT_PARISC_EXT" data-ref="_M/SHT_PARISC_EXT">SHT_PARISC_EXT</dfn>		0x70000000 /* Contains product specific ext. */</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/SHT_PARISC_UNWIND" data-ref="_M/SHT_PARISC_UNWIND">SHT_PARISC_UNWIND</dfn>	0x70000001 /* Unwind information.  */</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/SHT_PARISC_DOC" data-ref="_M/SHT_PARISC_DOC">SHT_PARISC_DOC</dfn>		0x70000002 /* Debug info for optimized code. */</u></td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td><i>/* Legal values for sh_flags field of Elf32_Shdr.  */</i></td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/SHF_PARISC_SHORT" data-ref="_M/SHF_PARISC_SHORT">SHF_PARISC_SHORT</dfn>	0x20000000 /* Section with short addressing. */</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/SHF_PARISC_HUGE" data-ref="_M/SHF_PARISC_HUGE">SHF_PARISC_HUGE</dfn>		0x40000000 /* Section far from gp.  */</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/SHF_PARISC_SBP" data-ref="_M/SHF_PARISC_SBP">SHF_PARISC_SBP</dfn>		0x80000000 /* Static branch prediction code. */</u></td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td><i>/* Legal values for ST_TYPE subfield of st_info (symbol type).  */</i></td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/STT_PARISC_MILLICODE" data-ref="_M/STT_PARISC_MILLICODE">STT_PARISC_MILLICODE</dfn>	13	/* Millicode function entry point.  */</u></td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/STT_HP_OPAQUE" data-ref="_M/STT_HP_OPAQUE">STT_HP_OPAQUE</dfn>		(STT_LOOS + 0x1)</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/STT_HP_STUB" data-ref="_M/STT_HP_STUB">STT_HP_STUB</dfn>		(STT_LOOS + 0x2)</u></td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td><i>/* HPPA relocs.  */</i></td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_NONE" data-ref="_M/R_PARISC_NONE">R_PARISC_NONE</dfn>		0	/* No reloc.  */</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR32" data-ref="_M/R_PARISC_DIR32">R_PARISC_DIR32</dfn>		1	/* Direct 32-bit reference.  */</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR21L" data-ref="_M/R_PARISC_DIR21L">R_PARISC_DIR21L</dfn>		2	/* Left 21 bits of eff. address.  */</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR17R" data-ref="_M/R_PARISC_DIR17R">R_PARISC_DIR17R</dfn>		3	/* Right 17 bits of eff. address.  */</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR17F" data-ref="_M/R_PARISC_DIR17F">R_PARISC_DIR17F</dfn>		4	/* 17 bits of eff. address.  */</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR14R" data-ref="_M/R_PARISC_DIR14R">R_PARISC_DIR14R</dfn>		6	/* Right 14 bits of eff. address.  */</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL32" data-ref="_M/R_PARISC_PCREL32">R_PARISC_PCREL32</dfn>	9	/* 32-bit rel. address.  */</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL21L" data-ref="_M/R_PARISC_PCREL21L">R_PARISC_PCREL21L</dfn>	10	/* Left 21 bits of rel. address.  */</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL17R" data-ref="_M/R_PARISC_PCREL17R">R_PARISC_PCREL17R</dfn>	11	/* Right 17 bits of rel. address.  */</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL17F" data-ref="_M/R_PARISC_PCREL17F">R_PARISC_PCREL17F</dfn>	12	/* 17 bits of rel. address.  */</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL14R" data-ref="_M/R_PARISC_PCREL14R">R_PARISC_PCREL14R</dfn>	14	/* Right 14 bits of rel. address.  */</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DPREL21L" data-ref="_M/R_PARISC_DPREL21L">R_PARISC_DPREL21L</dfn>	18	/* Left 21 bits of rel. address.  */</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DPREL14R" data-ref="_M/R_PARISC_DPREL14R">R_PARISC_DPREL14R</dfn>	22	/* Right 14 bits of rel. address.  */</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_GPREL21L" data-ref="_M/R_PARISC_GPREL21L">R_PARISC_GPREL21L</dfn>	26	/* GP-relative, left 21 bits.  */</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_GPREL14R" data-ref="_M/R_PARISC_GPREL14R">R_PARISC_GPREL14R</dfn>	30	/* GP-relative, right 14 bits.  */</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF21L" data-ref="_M/R_PARISC_LTOFF21L">R_PARISC_LTOFF21L</dfn>	34	/* LT-relative, left 21 bits.  */</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF14R" data-ref="_M/R_PARISC_LTOFF14R">R_PARISC_LTOFF14R</dfn>	38	/* LT-relative, right 14 bits.  */</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_SECREL32" data-ref="_M/R_PARISC_SECREL32">R_PARISC_SECREL32</dfn>	41	/* 32 bits section rel. address.  */</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_SEGBASE" data-ref="_M/R_PARISC_SEGBASE">R_PARISC_SEGBASE</dfn>	48	/* No relocation, set segment base.  */</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_SEGREL32" data-ref="_M/R_PARISC_SEGREL32">R_PARISC_SEGREL32</dfn>	49	/* 32 bits segment rel. address.  */</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PLTOFF21L" data-ref="_M/R_PARISC_PLTOFF21L">R_PARISC_PLTOFF21L</dfn>	50	/* PLT rel. address, left 21 bits.  */</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PLTOFF14R" data-ref="_M/R_PARISC_PLTOFF14R">R_PARISC_PLTOFF14R</dfn>	54	/* PLT rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_FPTR32" data-ref="_M/R_PARISC_LTOFF_FPTR32">R_PARISC_LTOFF_FPTR32</dfn>	57	/* 32 bits LT-rel. function pointer. */</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_FPTR21L" data-ref="_M/R_PARISC_LTOFF_FPTR21L">R_PARISC_LTOFF_FPTR21L</dfn>	58	/* LT-rel. fct ptr, left 21 bits. */</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_FPTR14R" data-ref="_M/R_PARISC_LTOFF_FPTR14R">R_PARISC_LTOFF_FPTR14R</dfn>	62	/* LT-rel. fct ptr, right 14 bits. */</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_FPTR64" data-ref="_M/R_PARISC_FPTR64">R_PARISC_FPTR64</dfn>		64	/* 64 bits function address.  */</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PLABEL32" data-ref="_M/R_PARISC_PLABEL32">R_PARISC_PLABEL32</dfn>	65	/* 32 bits function address.  */</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL64" data-ref="_M/R_PARISC_PCREL64">R_PARISC_PCREL64</dfn>	72	/* 64 bits PC-rel. address.  */</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL22F" data-ref="_M/R_PARISC_PCREL22F">R_PARISC_PCREL22F</dfn>	74	/* 22 bits PC-rel. address.  */</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL14WR" data-ref="_M/R_PARISC_PCREL14WR">R_PARISC_PCREL14WR</dfn>	75	/* PC-rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL14DR" data-ref="_M/R_PARISC_PCREL14DR">R_PARISC_PCREL14DR</dfn>	76	/* PC rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL16F" data-ref="_M/R_PARISC_PCREL16F">R_PARISC_PCREL16F</dfn>	77	/* 16 bits PC-rel. address.  */</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL16WF" data-ref="_M/R_PARISC_PCREL16WF">R_PARISC_PCREL16WF</dfn>	78	/* 16 bits PC-rel. address.  */</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PCREL16DF" data-ref="_M/R_PARISC_PCREL16DF">R_PARISC_PCREL16DF</dfn>	79	/* 16 bits PC-rel. address.  */</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR64" data-ref="_M/R_PARISC_DIR64">R_PARISC_DIR64</dfn>		80	/* 64 bits of eff. address.  */</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR14WR" data-ref="_M/R_PARISC_DIR14WR">R_PARISC_DIR14WR</dfn>	83	/* 14 bits of eff. address.  */</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR14DR" data-ref="_M/R_PARISC_DIR14DR">R_PARISC_DIR14DR</dfn>	84	/* 14 bits of eff. address.  */</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR16F" data-ref="_M/R_PARISC_DIR16F">R_PARISC_DIR16F</dfn>		85	/* 16 bits of eff. address.  */</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR16WF" data-ref="_M/R_PARISC_DIR16WF">R_PARISC_DIR16WF</dfn>	86	/* 16 bits of eff. address.  */</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_DIR16DF" data-ref="_M/R_PARISC_DIR16DF">R_PARISC_DIR16DF</dfn>	87	/* 16 bits of eff. address.  */</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_GPREL64" data-ref="_M/R_PARISC_GPREL64">R_PARISC_GPREL64</dfn>	88	/* 64 bits of GP-rel. address.  */</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_GPREL14WR" data-ref="_M/R_PARISC_GPREL14WR">R_PARISC_GPREL14WR</dfn>	91	/* GP-rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_GPREL14DR" data-ref="_M/R_PARISC_GPREL14DR">R_PARISC_GPREL14DR</dfn>	92	/* GP-rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_GPREL16F" data-ref="_M/R_PARISC_GPREL16F">R_PARISC_GPREL16F</dfn>	93	/* 16 bits GP-rel. address.  */</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_GPREL16WF" data-ref="_M/R_PARISC_GPREL16WF">R_PARISC_GPREL16WF</dfn>	94	/* 16 bits GP-rel. address.  */</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_GPREL16DF" data-ref="_M/R_PARISC_GPREL16DF">R_PARISC_GPREL16DF</dfn>	95	/* 16 bits GP-rel. address.  */</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF64" data-ref="_M/R_PARISC_LTOFF64">R_PARISC_LTOFF64</dfn>	96	/* 64 bits LT-rel. address.  */</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF14WR" data-ref="_M/R_PARISC_LTOFF14WR">R_PARISC_LTOFF14WR</dfn>	99	/* LT-rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF14DR" data-ref="_M/R_PARISC_LTOFF14DR">R_PARISC_LTOFF14DR</dfn>	100	/* LT-rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF16F" data-ref="_M/R_PARISC_LTOFF16F">R_PARISC_LTOFF16F</dfn>	101	/* 16 bits LT-rel. address.  */</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF16WF" data-ref="_M/R_PARISC_LTOFF16WF">R_PARISC_LTOFF16WF</dfn>	102	/* 16 bits LT-rel. address.  */</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF16DF" data-ref="_M/R_PARISC_LTOFF16DF">R_PARISC_LTOFF16DF</dfn>	103	/* 16 bits LT-rel. address.  */</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_SECREL64" data-ref="_M/R_PARISC_SECREL64">R_PARISC_SECREL64</dfn>	104	/* 64 bits section rel. address.  */</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_SEGREL64" data-ref="_M/R_PARISC_SEGREL64">R_PARISC_SEGREL64</dfn>	112	/* 64 bits segment rel. address.  */</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PLTOFF14WR" data-ref="_M/R_PARISC_PLTOFF14WR">R_PARISC_PLTOFF14WR</dfn>	115	/* PLT-rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PLTOFF14DR" data-ref="_M/R_PARISC_PLTOFF14DR">R_PARISC_PLTOFF14DR</dfn>	116	/* PLT-rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PLTOFF16F" data-ref="_M/R_PARISC_PLTOFF16F">R_PARISC_PLTOFF16F</dfn>	117	/* 16 bits LT-rel. address.  */</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PLTOFF16WF" data-ref="_M/R_PARISC_PLTOFF16WF">R_PARISC_PLTOFF16WF</dfn>	118	/* 16 bits PLT-rel. address.  */</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_PLTOFF16DF" data-ref="_M/R_PARISC_PLTOFF16DF">R_PARISC_PLTOFF16DF</dfn>	119	/* 16 bits PLT-rel. address.  */</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_FPTR64" data-ref="_M/R_PARISC_LTOFF_FPTR64">R_PARISC_LTOFF_FPTR64</dfn>	120	/* 64 bits LT-rel. function ptr.  */</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_FPTR14WR" data-ref="_M/R_PARISC_LTOFF_FPTR14WR">R_PARISC_LTOFF_FPTR14WR</dfn>	123	/* LT-rel. fct. ptr., right 14 bits. */</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_FPTR14DR" data-ref="_M/R_PARISC_LTOFF_FPTR14DR">R_PARISC_LTOFF_FPTR14DR</dfn>	124	/* LT-rel. fct. ptr., right 14 bits. */</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_FPTR16F" data-ref="_M/R_PARISC_LTOFF_FPTR16F">R_PARISC_LTOFF_FPTR16F</dfn>	125	/* 16 bits LT-rel. function ptr.  */</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_FPTR16WF" data-ref="_M/R_PARISC_LTOFF_FPTR16WF">R_PARISC_LTOFF_FPTR16WF</dfn>	126	/* 16 bits LT-rel. function ptr.  */</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_FPTR16DF" data-ref="_M/R_PARISC_LTOFF_FPTR16DF">R_PARISC_LTOFF_FPTR16DF</dfn>	127	/* 16 bits LT-rel. function ptr.  */</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LORESERVE" data-ref="_M/R_PARISC_LORESERVE">R_PARISC_LORESERVE</dfn>	128</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_COPY" data-ref="_M/R_PARISC_COPY">R_PARISC_COPY</dfn>		128	/* Copy relocation.  */</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_IPLT" data-ref="_M/R_PARISC_IPLT">R_PARISC_IPLT</dfn>		129	/* Dynamic reloc, imported PLT */</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_EPLT" data-ref="_M/R_PARISC_EPLT">R_PARISC_EPLT</dfn>		130	/* Dynamic reloc, exported PLT */</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_TPREL32" data-ref="_M/R_PARISC_TPREL32">R_PARISC_TPREL32</dfn>	153	/* 32 bits TP-rel. address.  */</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_TPREL21L" data-ref="_M/R_PARISC_TPREL21L">R_PARISC_TPREL21L</dfn>	154	/* TP-rel. address, left 21 bits.  */</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_TPREL14R" data-ref="_M/R_PARISC_TPREL14R">R_PARISC_TPREL14R</dfn>	158	/* TP-rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_TP21L" data-ref="_M/R_PARISC_LTOFF_TP21L">R_PARISC_LTOFF_TP21L</dfn>	162	/* LT-TP-rel. address, left 21 bits. */</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_TP14R" data-ref="_M/R_PARISC_LTOFF_TP14R">R_PARISC_LTOFF_TP14R</dfn>	166	/* LT-TP-rel. address, right 14 bits.*/</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_TP14F" data-ref="_M/R_PARISC_LTOFF_TP14F">R_PARISC_LTOFF_TP14F</dfn>	167	/* 14 bits LT-TP-rel. address.  */</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_TPREL64" data-ref="_M/R_PARISC_TPREL64">R_PARISC_TPREL64</dfn>	216	/* 64 bits TP-rel. address.  */</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_TPREL14WR" data-ref="_M/R_PARISC_TPREL14WR">R_PARISC_TPREL14WR</dfn>	219	/* TP-rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_TPREL14DR" data-ref="_M/R_PARISC_TPREL14DR">R_PARISC_TPREL14DR</dfn>	220	/* TP-rel. address, right 14 bits.  */</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_TPREL16F" data-ref="_M/R_PARISC_TPREL16F">R_PARISC_TPREL16F</dfn>	221	/* 16 bits TP-rel. address.  */</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_TPREL16WF" data-ref="_M/R_PARISC_TPREL16WF">R_PARISC_TPREL16WF</dfn>	222	/* 16 bits TP-rel. address.  */</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_TPREL16DF" data-ref="_M/R_PARISC_TPREL16DF">R_PARISC_TPREL16DF</dfn>	223	/* 16 bits TP-rel. address.  */</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_TP64" data-ref="_M/R_PARISC_LTOFF_TP64">R_PARISC_LTOFF_TP64</dfn>	224	/* 64 bits LT-TP-rel. address.  */</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_TP14WR" data-ref="_M/R_PARISC_LTOFF_TP14WR">R_PARISC_LTOFF_TP14WR</dfn>	227	/* LT-TP-rel. address, right 14 bits.*/</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_TP14DR" data-ref="_M/R_PARISC_LTOFF_TP14DR">R_PARISC_LTOFF_TP14DR</dfn>	228	/* LT-TP-rel. address, right 14 bits.*/</u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_TP16F" data-ref="_M/R_PARISC_LTOFF_TP16F">R_PARISC_LTOFF_TP16F</dfn>	229	/* 16 bits LT-TP-rel. address.  */</u></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_TP16WF" data-ref="_M/R_PARISC_LTOFF_TP16WF">R_PARISC_LTOFF_TP16WF</dfn>	230	/* 16 bits LT-TP-rel. address.  */</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_LTOFF_TP16DF" data-ref="_M/R_PARISC_LTOFF_TP16DF">R_PARISC_LTOFF_TP16DF</dfn>	231	/* 16 bits LT-TP-rel. address.  */</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/R_PARISC_HIRESERVE" data-ref="_M/R_PARISC_HIRESERVE">R_PARISC_HIRESERVE</dfn>	255</u></td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><i>/* Legal values for p_type field of Elf32_Phdr/Elf64_Phdr.  */</i></td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/PT_HP_TLS" data-ref="_M/PT_HP_TLS">PT_HP_TLS</dfn>		(PT_LOOS + 0x0)</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/PT_HP_CORE_NONE" data-ref="_M/PT_HP_CORE_NONE">PT_HP_CORE_NONE</dfn>		(PT_LOOS + 0x1)</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/PT_HP_CORE_VERSION" data-ref="_M/PT_HP_CORE_VERSION">PT_HP_CORE_VERSION</dfn>	(PT_LOOS + 0x2)</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/PT_HP_CORE_KERNEL" data-ref="_M/PT_HP_CORE_KERNEL">PT_HP_CORE_KERNEL</dfn>	(PT_LOOS + 0x3)</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define <dfn class="macro" id="_M/PT_HP_CORE_COMM" data-ref="_M/PT_HP_CORE_COMM">PT_HP_CORE_COMM</dfn>		(PT_LOOS + 0x4)</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/PT_HP_CORE_PROC" data-ref="_M/PT_HP_CORE_PROC">PT_HP_CORE_PROC</dfn>		(PT_LOOS + 0x5)</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/PT_HP_CORE_LOADABLE" data-ref="_M/PT_HP_CORE_LOADABLE">PT_HP_CORE_LOADABLE</dfn>	(PT_LOOS + 0x6)</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/PT_HP_CORE_STACK" data-ref="_M/PT_HP_CORE_STACK">PT_HP_CORE_STACK</dfn>	(PT_LOOS + 0x7)</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/PT_HP_CORE_SHM" data-ref="_M/PT_HP_CORE_SHM">PT_HP_CORE_SHM</dfn>		(PT_LOOS + 0x8)</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/PT_HP_CORE_MMF" data-ref="_M/PT_HP_CORE_MMF">PT_HP_CORE_MMF</dfn>		(PT_LOOS + 0x9)</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/PT_HP_PARALLEL" data-ref="_M/PT_HP_PARALLEL">PT_HP_PARALLEL</dfn>		(PT_LOOS + 0x10)</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/PT_HP_FASTBIND" data-ref="_M/PT_HP_FASTBIND">PT_HP_FASTBIND</dfn>		(PT_LOOS + 0x11)</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/PT_HP_OPT_ANNOT" data-ref="_M/PT_HP_OPT_ANNOT">PT_HP_OPT_ANNOT</dfn>		(PT_LOOS + 0x12)</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/PT_HP_HSL_ANNOT" data-ref="_M/PT_HP_HSL_ANNOT">PT_HP_HSL_ANNOT</dfn>		(PT_LOOS + 0x13)</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/PT_HP_STACK" data-ref="_M/PT_HP_STACK">PT_HP_STACK</dfn>		(PT_LOOS + 0x14)</u></td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/PT_PARISC_ARCHEXT" data-ref="_M/PT_PARISC_ARCHEXT">PT_PARISC_ARCHEXT</dfn>	0x70000000</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/PT_PARISC_UNWIND" data-ref="_M/PT_PARISC_UNWIND">PT_PARISC_UNWIND</dfn>	0x70000001</u></td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><i>/* Legal values for p_flags field of Elf32_Phdr/Elf64_Phdr.  */</i></td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/PF_PARISC_SBP" data-ref="_M/PF_PARISC_SBP">PF_PARISC_SBP</dfn>		0x08000000</u></td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/PF_HP_PAGE_SIZE" data-ref="_M/PF_HP_PAGE_SIZE">PF_HP_PAGE_SIZE</dfn>		0x00100000</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/PF_HP_FAR_SHARED" data-ref="_M/PF_HP_FAR_SHARED">PF_HP_FAR_SHARED</dfn>	0x00200000</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/PF_HP_NEAR_SHARED" data-ref="_M/PF_HP_NEAR_SHARED">PF_HP_NEAR_SHARED</dfn>	0x00400000</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/PF_HP_CODE" data-ref="_M/PF_HP_CODE">PF_HP_CODE</dfn>		0x01000000</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/PF_HP_MODIFY" data-ref="_M/PF_HP_MODIFY">PF_HP_MODIFY</dfn>		0x02000000</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/PF_HP_LAZYSWAP" data-ref="_M/PF_HP_LAZYSWAP">PF_HP_LAZYSWAP</dfn>		0x04000000</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/PF_HP_SBP" data-ref="_M/PF_HP_SBP">PF_HP_SBP</dfn>		0x08000000</u></td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td><i>/* IA-64 specific declarations.  */</i></td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td><i>/* Processor specific flags for the Ehdr e_flags field.  */</i></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/EF_IA_64_MASKOS" data-ref="_M/EF_IA_64_MASKOS">EF_IA_64_MASKOS</dfn>		0x0000000f	/* os-specific flags */</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/EF_IA_64_ABI64" data-ref="_M/EF_IA_64_ABI64">EF_IA_64_ABI64</dfn>		0x00000010	/* 64-bit ABI */</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/EF_IA_64_ARCH" data-ref="_M/EF_IA_64_ARCH">EF_IA_64_ARCH</dfn>		0xff000000	/* arch. version mask */</u></td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td><i>/* Processor specific values for the Phdr p_type field.  */</i></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/PT_IA_64_ARCHEXT" data-ref="_M/PT_IA_64_ARCHEXT">PT_IA_64_ARCHEXT</dfn>	(PT_LOPROC + 0)	/* arch extension bits */</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/PT_IA_64_UNWIND" data-ref="_M/PT_IA_64_UNWIND">PT_IA_64_UNWIND</dfn>		(PT_LOPROC + 1)	/* ia64 unwind bits */</u></td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><i>/* Processor specific flags for the Phdr p_flags field.  */</i></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/PF_IA_64_NORECOV" data-ref="_M/PF_IA_64_NORECOV">PF_IA_64_NORECOV</dfn>	0x80000000	/* spec insns w/o recovery */</u></td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td><i>/* Processor specific values for the Shdr sh_type field.  */</i></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/SHT_IA_64_EXT" data-ref="_M/SHT_IA_64_EXT">SHT_IA_64_EXT</dfn>		(SHT_LOPROC + 0) /* extension bits */</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/SHT_IA_64_UNWIND" data-ref="_M/SHT_IA_64_UNWIND">SHT_IA_64_UNWIND</dfn>	(SHT_LOPROC + 1) /* unwind bits */</u></td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td><i>/* Processor specific flags for the Shdr sh_flags field.  */</i></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/SHF_IA_64_SHORT" data-ref="_M/SHF_IA_64_SHORT">SHF_IA_64_SHORT</dfn>		0x10000000	/* section near gp */</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/SHF_IA_64_NORECOV" data-ref="_M/SHF_IA_64_NORECOV">SHF_IA_64_NORECOV</dfn>	0x20000000	/* spec insns w/o recovery */</u></td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td><i>/* Processor specific values for the Dyn d_tag field.  */</i></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/DT_IA_64_PLT_RESERVE" data-ref="_M/DT_IA_64_PLT_RESERVE">DT_IA_64_PLT_RESERVE</dfn>	(DT_LOPROC + 0)</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/DT_IA_64_NUM" data-ref="_M/DT_IA_64_NUM">DT_IA_64_NUM</dfn>		1</u></td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td><i>/* IA-64 relocations.  */</i></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/R_IA64_NONE" data-ref="_M/R_IA64_NONE">R_IA64_NONE</dfn>		0x00	/* none */</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/R_IA64_IMM14" data-ref="_M/R_IA64_IMM14">R_IA64_IMM14</dfn>		0x21	/* symbol + addend, add imm14 */</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/R_IA64_IMM22" data-ref="_M/R_IA64_IMM22">R_IA64_IMM22</dfn>		0x22	/* symbol + addend, add imm22 */</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/R_IA64_IMM64" data-ref="_M/R_IA64_IMM64">R_IA64_IMM64</dfn>		0x23	/* symbol + addend, mov imm64 */</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DIR32MSB" data-ref="_M/R_IA64_DIR32MSB">R_IA64_DIR32MSB</dfn>		0x24	/* symbol + addend, data4 MSB */</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DIR32LSB" data-ref="_M/R_IA64_DIR32LSB">R_IA64_DIR32LSB</dfn>		0x25	/* symbol + addend, data4 LSB */</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DIR64MSB" data-ref="_M/R_IA64_DIR64MSB">R_IA64_DIR64MSB</dfn>		0x26	/* symbol + addend, data8 MSB */</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DIR64LSB" data-ref="_M/R_IA64_DIR64LSB">R_IA64_DIR64LSB</dfn>		0x27	/* symbol + addend, data8 LSB */</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/R_IA64_GPREL22" data-ref="_M/R_IA64_GPREL22">R_IA64_GPREL22</dfn>		0x2a	/* @gprel(sym + add), add imm22 */</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/R_IA64_GPREL64I" data-ref="_M/R_IA64_GPREL64I">R_IA64_GPREL64I</dfn>		0x2b	/* @gprel(sym + add), mov imm64 */</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/R_IA64_GPREL32MSB" data-ref="_M/R_IA64_GPREL32MSB">R_IA64_GPREL32MSB</dfn>	0x2c	/* @gprel(sym + add), data4 MSB */</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/R_IA64_GPREL32LSB" data-ref="_M/R_IA64_GPREL32LSB">R_IA64_GPREL32LSB</dfn>	0x2d	/* @gprel(sym + add), data4 LSB */</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/R_IA64_GPREL64MSB" data-ref="_M/R_IA64_GPREL64MSB">R_IA64_GPREL64MSB</dfn>	0x2e	/* @gprel(sym + add), data8 MSB */</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/R_IA64_GPREL64LSB" data-ref="_M/R_IA64_GPREL64LSB">R_IA64_GPREL64LSB</dfn>	0x2f	/* @gprel(sym + add), data8 LSB */</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF22" data-ref="_M/R_IA64_LTOFF22">R_IA64_LTOFF22</dfn>		0x32	/* @ltoff(sym + add), add imm22 */</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF64I" data-ref="_M/R_IA64_LTOFF64I">R_IA64_LTOFF64I</dfn>		0x33	/* @ltoff(sym + add), mov imm64 */</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PLTOFF22" data-ref="_M/R_IA64_PLTOFF22">R_IA64_PLTOFF22</dfn>		0x3a	/* @pltoff(sym + add), add imm22 */</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PLTOFF64I" data-ref="_M/R_IA64_PLTOFF64I">R_IA64_PLTOFF64I</dfn>	0x3b	/* @pltoff(sym + add), mov imm64 */</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PLTOFF64MSB" data-ref="_M/R_IA64_PLTOFF64MSB">R_IA64_PLTOFF64MSB</dfn>	0x3e	/* @pltoff(sym + add), data8 MSB */</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PLTOFF64LSB" data-ref="_M/R_IA64_PLTOFF64LSB">R_IA64_PLTOFF64LSB</dfn>	0x3f	/* @pltoff(sym + add), data8 LSB */</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/R_IA64_FPTR64I" data-ref="_M/R_IA64_FPTR64I">R_IA64_FPTR64I</dfn>		0x43	/* @fptr(sym + add), mov imm64 */</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/R_IA64_FPTR32MSB" data-ref="_M/R_IA64_FPTR32MSB">R_IA64_FPTR32MSB</dfn>	0x44	/* @fptr(sym + add), data4 MSB */</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/R_IA64_FPTR32LSB" data-ref="_M/R_IA64_FPTR32LSB">R_IA64_FPTR32LSB</dfn>	0x45	/* @fptr(sym + add), data4 LSB */</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/R_IA64_FPTR64MSB" data-ref="_M/R_IA64_FPTR64MSB">R_IA64_FPTR64MSB</dfn>	0x46	/* @fptr(sym + add), data8 MSB */</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/R_IA64_FPTR64LSB" data-ref="_M/R_IA64_FPTR64LSB">R_IA64_FPTR64LSB</dfn>	0x47	/* @fptr(sym + add), data8 LSB */</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL60B" data-ref="_M/R_IA64_PCREL60B">R_IA64_PCREL60B</dfn>		0x48	/* @pcrel(sym + add), brl */</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL21B" data-ref="_M/R_IA64_PCREL21B">R_IA64_PCREL21B</dfn>		0x49	/* @pcrel(sym + add), ptb, call */</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL21M" data-ref="_M/R_IA64_PCREL21M">R_IA64_PCREL21M</dfn>		0x4a	/* @pcrel(sym + add), chk.s */</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL21F" data-ref="_M/R_IA64_PCREL21F">R_IA64_PCREL21F</dfn>		0x4b	/* @pcrel(sym + add), fchkf */</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL32MSB" data-ref="_M/R_IA64_PCREL32MSB">R_IA64_PCREL32MSB</dfn>	0x4c	/* @pcrel(sym + add), data4 MSB */</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL32LSB" data-ref="_M/R_IA64_PCREL32LSB">R_IA64_PCREL32LSB</dfn>	0x4d	/* @pcrel(sym + add), data4 LSB */</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL64MSB" data-ref="_M/R_IA64_PCREL64MSB">R_IA64_PCREL64MSB</dfn>	0x4e	/* @pcrel(sym + add), data8 MSB */</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL64LSB" data-ref="_M/R_IA64_PCREL64LSB">R_IA64_PCREL64LSB</dfn>	0x4f	/* @pcrel(sym + add), data8 LSB */</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF_FPTR22" data-ref="_M/R_IA64_LTOFF_FPTR22">R_IA64_LTOFF_FPTR22</dfn>	0x52	/* @ltoff(@fptr(s+a)), imm22 */</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF_FPTR64I" data-ref="_M/R_IA64_LTOFF_FPTR64I">R_IA64_LTOFF_FPTR64I</dfn>	0x53	/* @ltoff(@fptr(s+a)), imm64 */</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF_FPTR32MSB" data-ref="_M/R_IA64_LTOFF_FPTR32MSB">R_IA64_LTOFF_FPTR32MSB</dfn>	0x54	/* @ltoff(@fptr(s+a)), data4 MSB */</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF_FPTR32LSB" data-ref="_M/R_IA64_LTOFF_FPTR32LSB">R_IA64_LTOFF_FPTR32LSB</dfn>	0x55	/* @ltoff(@fptr(s+a)), data4 LSB */</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF_FPTR64MSB" data-ref="_M/R_IA64_LTOFF_FPTR64MSB">R_IA64_LTOFF_FPTR64MSB</dfn>	0x56	/* @ltoff(@fptr(s+a)), data8 MSB */</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF_FPTR64LSB" data-ref="_M/R_IA64_LTOFF_FPTR64LSB">R_IA64_LTOFF_FPTR64LSB</dfn>	0x57	/* @ltoff(@fptr(s+a)), data8 LSB */</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/R_IA64_SEGREL32MSB" data-ref="_M/R_IA64_SEGREL32MSB">R_IA64_SEGREL32MSB</dfn>	0x5c	/* @segrel(sym + add), data4 MSB */</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/R_IA64_SEGREL32LSB" data-ref="_M/R_IA64_SEGREL32LSB">R_IA64_SEGREL32LSB</dfn>	0x5d	/* @segrel(sym + add), data4 LSB */</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/R_IA64_SEGREL64MSB" data-ref="_M/R_IA64_SEGREL64MSB">R_IA64_SEGREL64MSB</dfn>	0x5e	/* @segrel(sym + add), data8 MSB */</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/R_IA64_SEGREL64LSB" data-ref="_M/R_IA64_SEGREL64LSB">R_IA64_SEGREL64LSB</dfn>	0x5f	/* @segrel(sym + add), data8 LSB */</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/R_IA64_SECREL32MSB" data-ref="_M/R_IA64_SECREL32MSB">R_IA64_SECREL32MSB</dfn>	0x64	/* @secrel(sym + add), data4 MSB */</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/R_IA64_SECREL32LSB" data-ref="_M/R_IA64_SECREL32LSB">R_IA64_SECREL32LSB</dfn>	0x65	/* @secrel(sym + add), data4 LSB */</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/R_IA64_SECREL64MSB" data-ref="_M/R_IA64_SECREL64MSB">R_IA64_SECREL64MSB</dfn>	0x66	/* @secrel(sym + add), data8 MSB */</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/R_IA64_SECREL64LSB" data-ref="_M/R_IA64_SECREL64LSB">R_IA64_SECREL64LSB</dfn>	0x67	/* @secrel(sym + add), data8 LSB */</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/R_IA64_REL32MSB" data-ref="_M/R_IA64_REL32MSB">R_IA64_REL32MSB</dfn>		0x6c	/* data 4 + REL */</u></td></tr>
<tr><th id="1216">1216</th><td><u>#define <dfn class="macro" id="_M/R_IA64_REL32LSB" data-ref="_M/R_IA64_REL32LSB">R_IA64_REL32LSB</dfn>		0x6d	/* data 4 + REL */</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define <dfn class="macro" id="_M/R_IA64_REL64MSB" data-ref="_M/R_IA64_REL64MSB">R_IA64_REL64MSB</dfn>		0x6e	/* data 8 + REL */</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/R_IA64_REL64LSB" data-ref="_M/R_IA64_REL64LSB">R_IA64_REL64LSB</dfn>		0x6f	/* data 8 + REL */</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTV32MSB" data-ref="_M/R_IA64_LTV32MSB">R_IA64_LTV32MSB</dfn>		0x74	/* symbol + addend, data4 MSB */</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTV32LSB" data-ref="_M/R_IA64_LTV32LSB">R_IA64_LTV32LSB</dfn>		0x75	/* symbol + addend, data4 LSB */</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTV64MSB" data-ref="_M/R_IA64_LTV64MSB">R_IA64_LTV64MSB</dfn>		0x76	/* symbol + addend, data8 MSB */</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTV64LSB" data-ref="_M/R_IA64_LTV64LSB">R_IA64_LTV64LSB</dfn>		0x77	/* symbol + addend, data8 LSB */</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL21BI" data-ref="_M/R_IA64_PCREL21BI">R_IA64_PCREL21BI</dfn>	0x79	/* @pcrel(sym + add), 21bit inst */</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL22" data-ref="_M/R_IA64_PCREL22">R_IA64_PCREL22</dfn>		0x7a	/* @pcrel(sym + add), 22bit inst */</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/R_IA64_PCREL64I" data-ref="_M/R_IA64_PCREL64I">R_IA64_PCREL64I</dfn>		0x7b	/* @pcrel(sym + add), 64bit inst */</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/R_IA64_IPLTMSB" data-ref="_M/R_IA64_IPLTMSB">R_IA64_IPLTMSB</dfn>		0x80	/* dynamic reloc, imported PLT, MSB */</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/R_IA64_IPLTLSB" data-ref="_M/R_IA64_IPLTLSB">R_IA64_IPLTLSB</dfn>		0x81	/* dynamic reloc, imported PLT, LSB */</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/R_IA64_COPY" data-ref="_M/R_IA64_COPY">R_IA64_COPY</dfn>		0x84	/* copy relocation */</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/R_IA64_SUB" data-ref="_M/R_IA64_SUB">R_IA64_SUB</dfn>		0x85	/* Addend and symbol difference */</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF22X" data-ref="_M/R_IA64_LTOFF22X">R_IA64_LTOFF22X</dfn>		0x86	/* LTOFF22, relaxable.  */</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LDXMOV" data-ref="_M/R_IA64_LDXMOV">R_IA64_LDXMOV</dfn>		0x87	/* Use of LTOFF22X.  */</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/R_IA64_TPREL14" data-ref="_M/R_IA64_TPREL14">R_IA64_TPREL14</dfn>		0x91	/* @tprel(sym + add), imm14 */</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/R_IA64_TPREL22" data-ref="_M/R_IA64_TPREL22">R_IA64_TPREL22</dfn>		0x92	/* @tprel(sym + add), imm22 */</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/R_IA64_TPREL64I" data-ref="_M/R_IA64_TPREL64I">R_IA64_TPREL64I</dfn>		0x93	/* @tprel(sym + add), imm64 */</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/R_IA64_TPREL64MSB" data-ref="_M/R_IA64_TPREL64MSB">R_IA64_TPREL64MSB</dfn>	0x96	/* @tprel(sym + add), data8 MSB */</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/R_IA64_TPREL64LSB" data-ref="_M/R_IA64_TPREL64LSB">R_IA64_TPREL64LSB</dfn>	0x97	/* @tprel(sym + add), data8 LSB */</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF_TPREL22" data-ref="_M/R_IA64_LTOFF_TPREL22">R_IA64_LTOFF_TPREL22</dfn>	0x9a	/* @ltoff(@tprel(s+a)), imm2 */</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DTPMOD64MSB" data-ref="_M/R_IA64_DTPMOD64MSB">R_IA64_DTPMOD64MSB</dfn>	0xa6	/* @dtpmod(sym + add), data8 MSB */</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DTPMOD64LSB" data-ref="_M/R_IA64_DTPMOD64LSB">R_IA64_DTPMOD64LSB</dfn>	0xa7	/* @dtpmod(sym + add), data8 LSB */</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF_DTPMOD22" data-ref="_M/R_IA64_LTOFF_DTPMOD22">R_IA64_LTOFF_DTPMOD22</dfn>	0xaa	/* @ltoff(@dtpmod(sym + add)), imm22 */</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DTPREL14" data-ref="_M/R_IA64_DTPREL14">R_IA64_DTPREL14</dfn>		0xb1	/* @dtprel(sym + add), imm14 */</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DTPREL22" data-ref="_M/R_IA64_DTPREL22">R_IA64_DTPREL22</dfn>		0xb2	/* @dtprel(sym + add), imm22 */</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DTPREL64I" data-ref="_M/R_IA64_DTPREL64I">R_IA64_DTPREL64I</dfn>	0xb3	/* @dtprel(sym + add), imm64 */</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DTPREL32MSB" data-ref="_M/R_IA64_DTPREL32MSB">R_IA64_DTPREL32MSB</dfn>	0xb4	/* @dtprel(sym + add), data4 MSB */</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DTPREL32LSB" data-ref="_M/R_IA64_DTPREL32LSB">R_IA64_DTPREL32LSB</dfn>	0xb5	/* @dtprel(sym + add), data4 LSB */</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DTPREL64MSB" data-ref="_M/R_IA64_DTPREL64MSB">R_IA64_DTPREL64MSB</dfn>	0xb6	/* @dtprel(sym + add), data8 MSB */</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/R_IA64_DTPREL64LSB" data-ref="_M/R_IA64_DTPREL64LSB">R_IA64_DTPREL64LSB</dfn>	0xb7	/* @dtprel(sym + add), data8 LSB */</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/R_IA64_LTOFF_DTPREL22" data-ref="_M/R_IA64_LTOFF_DTPREL22">R_IA64_LTOFF_DTPREL22</dfn>	0xba	/* @ltoff(@dtprel(s+a)), imm22 */</u></td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf32_rel" title='elf32_rel' data-ref="elf32_rel"><a class="type" href="#elf32_rel" title='elf32_rel' data-ref="elf32_rel">elf32_rel</a></dfn> {</td></tr>
<tr><th id="1251">1251</th><td>  <a class="typedef" href="#Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</a>	<dfn class="decl" id="elf32_rel::r_offset" title='elf32_rel::r_offset' data-ref="elf32_rel::r_offset">r_offset</dfn>;</td></tr>
<tr><th id="1252">1252</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_rel::r_info" title='elf32_rel::r_info' data-ref="elf32_rel::r_info">r_info</dfn>;</td></tr>
<tr><th id="1253">1253</th><td>} <dfn class="typedef" id="Elf32_Rel" title='Elf32_Rel' data-type='struct elf32_rel' data-ref="Elf32_Rel">Elf32_Rel</dfn>;</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf64_rel" title='elf64_rel' data-ref="elf64_rel"><a class="type" href="#elf64_rel" title='elf64_rel' data-ref="elf64_rel">elf64_rel</a></dfn> {</td></tr>
<tr><th id="1256">1256</th><td>  <a class="typedef" href="#Elf64_Addr" title='Elf64_Addr' data-type='uint64_t' data-ref="Elf64_Addr">Elf64_Addr</a> <dfn class="decl" id="elf64_rel::r_offset" title='elf64_rel::r_offset' data-ref="elf64_rel::r_offset">r_offset</dfn>;	<i>/* Location at which to apply the action */</i></td></tr>
<tr><th id="1257">1257</th><td>  <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="elf64_rel::r_info" title='elf64_rel::r_info' data-ref="elf64_rel::r_info">r_info</dfn>;	<i>/* index and type of relocation */</i></td></tr>
<tr><th id="1258">1258</th><td>} <dfn class="typedef" id="Elf64_Rel" title='Elf64_Rel' data-type='struct elf64_rel' data-ref="Elf64_Rel">Elf64_Rel</dfn>;</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf32_rela" title='elf32_rela' data-ref="elf32_rela"><a class="type" href="#elf32_rela" title='elf32_rela' data-ref="elf32_rela">elf32_rela</a></dfn>{</td></tr>
<tr><th id="1261">1261</th><td>  <a class="typedef" href="#Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</a>	<dfn class="decl" id="elf32_rela::r_offset" title='elf32_rela::r_offset' data-ref="elf32_rela::r_offset">r_offset</dfn>;</td></tr>
<tr><th id="1262">1262</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_rela::r_info" title='elf32_rela::r_info' data-ref="elf32_rela::r_info">r_info</dfn>;</td></tr>
<tr><th id="1263">1263</th><td>  <a class="typedef" href="#Elf32_Sword" title='Elf32_Sword' data-type='int32_t' data-ref="Elf32_Sword">Elf32_Sword</a>	<dfn class="decl" id="elf32_rela::r_addend" title='elf32_rela::r_addend' data-ref="elf32_rela::r_addend">r_addend</dfn>;</td></tr>
<tr><th id="1264">1264</th><td>} <dfn class="typedef" id="Elf32_Rela" title='Elf32_Rela' data-type='struct elf32_rela' data-ref="Elf32_Rela">Elf32_Rela</dfn>;</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf64_rela" title='elf64_rela' data-ref="elf64_rela"><a class="type" href="#elf64_rela" title='elf64_rela' data-ref="elf64_rela">elf64_rela</a></dfn> {</td></tr>
<tr><th id="1267">1267</th><td>  <a class="typedef" href="#Elf64_Addr" title='Elf64_Addr' data-type='uint64_t' data-ref="Elf64_Addr">Elf64_Addr</a> <dfn class="decl" id="elf64_rela::r_offset" title='elf64_rela::r_offset' data-ref="elf64_rela::r_offset">r_offset</dfn>;	<i>/* Location at which to apply the action */</i></td></tr>
<tr><th id="1268">1268</th><td>  <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="elf64_rela::r_info" title='elf64_rela::r_info' data-ref="elf64_rela::r_info">r_info</dfn>;	<i>/* index and type of relocation */</i></td></tr>
<tr><th id="1269">1269</th><td>  <a class="typedef" href="#Elf64_Sxword" title='Elf64_Sxword' data-type='int64_t' data-ref="Elf64_Sxword">Elf64_Sxword</a> <dfn class="decl" id="elf64_rela::r_addend" title='elf64_rela::r_addend' data-ref="elf64_rela::r_addend">r_addend</dfn>;	<i>/* Constant addend used to compute value */</i></td></tr>
<tr><th id="1270">1270</th><td>} <dfn class="typedef" id="Elf64_Rela" title='Elf64_Rela' data-type='struct elf64_rela' data-ref="Elf64_Rela">Elf64_Rela</dfn>;</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf32_sym" title='elf32_sym' data-ref="elf32_sym"><a class="type" href="#elf32_sym" title='elf32_sym' data-ref="elf32_sym">elf32_sym</a></dfn>{</td></tr>
<tr><th id="1273">1273</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_sym::st_name" title='elf32_sym::st_name' data-ref="elf32_sym::st_name">st_name</dfn>;</td></tr>
<tr><th id="1274">1274</th><td>  <a class="typedef" href="#Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</a>	<dfn class="decl" id="elf32_sym::st_value" title='elf32_sym::st_value' data-ref="elf32_sym::st_value">st_value</dfn>;</td></tr>
<tr><th id="1275">1275</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_sym::st_size" title='elf32_sym::st_size' data-ref="elf32_sym::st_size">st_size</dfn>;</td></tr>
<tr><th id="1276">1276</th><td>  <em>unsigned</em> <em>char</em>	<dfn class="decl" id="elf32_sym::st_info" title='elf32_sym::st_info' data-ref="elf32_sym::st_info">st_info</dfn>;</td></tr>
<tr><th id="1277">1277</th><td>  <em>unsigned</em> <em>char</em>	<dfn class="decl" id="elf32_sym::st_other" title='elf32_sym::st_other' data-ref="elf32_sym::st_other">st_other</dfn>;</td></tr>
<tr><th id="1278">1278</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a>	<dfn class="decl" id="elf32_sym::st_shndx" title='elf32_sym::st_shndx' data-ref="elf32_sym::st_shndx">st_shndx</dfn>;</td></tr>
<tr><th id="1279">1279</th><td>} <dfn class="typedef" id="Elf32_Sym" title='Elf32_Sym' data-type='struct elf32_sym' data-ref="Elf32_Sym">Elf32_Sym</dfn>;</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf64_sym" title='elf64_sym' data-ref="elf64_sym"><a class="type" href="#elf64_sym" title='elf64_sym' data-ref="elf64_sym">elf64_sym</a></dfn> {</td></tr>
<tr><th id="1282">1282</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_sym::st_name" title='elf64_sym::st_name' data-ref="elf64_sym::st_name">st_name</dfn>;		<i>/* Symbol name, index in string tbl */</i></td></tr>
<tr><th id="1283">1283</th><td>  <em>unsigned</em> <em>char</em>	<dfn class="decl" id="elf64_sym::st_info" title='elf64_sym::st_info' data-ref="elf64_sym::st_info">st_info</dfn>;	<i>/* Type and binding attributes */</i></td></tr>
<tr><th id="1284">1284</th><td>  <em>unsigned</em> <em>char</em>	<dfn class="decl" id="elf64_sym::st_other" title='elf64_sym::st_other' data-ref="elf64_sym::st_other">st_other</dfn>;	<i>/* No defined meaning, 0 */</i></td></tr>
<tr><th id="1285">1285</th><td>  <a class="typedef" href="#Elf64_Half" title='Elf64_Half' data-type='uint16_t' data-ref="Elf64_Half">Elf64_Half</a> <dfn class="decl" id="elf64_sym::st_shndx" title='elf64_sym::st_shndx' data-ref="elf64_sym::st_shndx">st_shndx</dfn>;		<i>/* Associated section index */</i></td></tr>
<tr><th id="1286">1286</th><td>  <a class="typedef" href="#Elf64_Addr" title='Elf64_Addr' data-type='uint64_t' data-ref="Elf64_Addr">Elf64_Addr</a> <dfn class="decl" id="elf64_sym::st_value" title='elf64_sym::st_value' data-ref="elf64_sym::st_value">st_value</dfn>;		<i>/* Value of the symbol */</i></td></tr>
<tr><th id="1287">1287</th><td>  <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="elf64_sym::st_size" title='elf64_sym::st_size' data-ref="elf64_sym::st_size">st_size</dfn>;		<i>/* Associated symbol size */</i></td></tr>
<tr><th id="1288">1288</th><td>} <dfn class="typedef" id="Elf64_Sym" title='Elf64_Sym' data-type='struct elf64_sym' data-ref="Elf64_Sym">Elf64_Sym</dfn>;</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td><u>#define <dfn class="macro" id="_M/EI_NIDENT" data-ref="_M/EI_NIDENT">EI_NIDENT</dfn>	16</u></td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><i>/* Special value for e_phnum.  This indicates that the real number of</i></td></tr>
<tr><th id="1294">1294</th><td><i>   program headers is too large to fit into e_phnum.  Instead the real</i></td></tr>
<tr><th id="1295">1295</th><td><i>   value is in the field sh_info of section 0.  */</i></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/PN_XNUM" data-ref="_M/PN_XNUM">PN_XNUM</dfn>         0xffff</u></td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf32_hdr" title='elf32_hdr' data-ref="elf32_hdr"><a class="type" href="#elf32_hdr" title='elf32_hdr' data-ref="elf32_hdr">elf32_hdr</a></dfn>{</td></tr>
<tr><th id="1299">1299</th><td>  <em>unsigned</em> <em>char</em>	<dfn class="decl" id="elf32_hdr::e_ident" title='elf32_hdr::e_ident' data-ref="elf32_hdr::e_ident">e_ident</dfn>[<a class="macro" href="#1291" title="16" data-ref="_M/EI_NIDENT">EI_NIDENT</a>];</td></tr>
<tr><th id="1300">1300</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a>	<dfn class="decl" id="elf32_hdr::e_type" title='elf32_hdr::e_type' data-ref="elf32_hdr::e_type">e_type</dfn>;</td></tr>
<tr><th id="1301">1301</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a>	<dfn class="decl" id="elf32_hdr::e_machine" title='elf32_hdr::e_machine' data-ref="elf32_hdr::e_machine">e_machine</dfn>;</td></tr>
<tr><th id="1302">1302</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_hdr::e_version" title='elf32_hdr::e_version' data-ref="elf32_hdr::e_version">e_version</dfn>;</td></tr>
<tr><th id="1303">1303</th><td>  <a class="typedef" href="#Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</a>	<dfn class="decl" id="elf32_hdr::e_entry" title='elf32_hdr::e_entry' data-ref="elf32_hdr::e_entry">e_entry</dfn>;  <i>/* Entry point */</i></td></tr>
<tr><th id="1304">1304</th><td>  <a class="typedef" href="#Elf32_Off" title='Elf32_Off' data-type='uint32_t' data-ref="Elf32_Off">Elf32_Off</a>	<dfn class="decl" id="elf32_hdr::e_phoff" title='elf32_hdr::e_phoff' data-ref="elf32_hdr::e_phoff">e_phoff</dfn>;</td></tr>
<tr><th id="1305">1305</th><td>  <a class="typedef" href="#Elf32_Off" title='Elf32_Off' data-type='uint32_t' data-ref="Elf32_Off">Elf32_Off</a>	<dfn class="decl" id="elf32_hdr::e_shoff" title='elf32_hdr::e_shoff' data-ref="elf32_hdr::e_shoff">e_shoff</dfn>;</td></tr>
<tr><th id="1306">1306</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_hdr::e_flags" title='elf32_hdr::e_flags' data-ref="elf32_hdr::e_flags">e_flags</dfn>;</td></tr>
<tr><th id="1307">1307</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a>	<dfn class="decl" id="elf32_hdr::e_ehsize" title='elf32_hdr::e_ehsize' data-ref="elf32_hdr::e_ehsize">e_ehsize</dfn>;</td></tr>
<tr><th id="1308">1308</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a>	<dfn class="decl" id="elf32_hdr::e_phentsize" title='elf32_hdr::e_phentsize' data-ref="elf32_hdr::e_phentsize">e_phentsize</dfn>;</td></tr>
<tr><th id="1309">1309</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a>	<dfn class="decl" id="elf32_hdr::e_phnum" title='elf32_hdr::e_phnum' data-ref="elf32_hdr::e_phnum">e_phnum</dfn>;</td></tr>
<tr><th id="1310">1310</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a>	<dfn class="decl" id="elf32_hdr::e_shentsize" title='elf32_hdr::e_shentsize' data-ref="elf32_hdr::e_shentsize">e_shentsize</dfn>;</td></tr>
<tr><th id="1311">1311</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a>	<dfn class="decl" id="elf32_hdr::e_shnum" title='elf32_hdr::e_shnum' data-ref="elf32_hdr::e_shnum">e_shnum</dfn>;</td></tr>
<tr><th id="1312">1312</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a>	<dfn class="decl" id="elf32_hdr::e_shstrndx" title='elf32_hdr::e_shstrndx' data-ref="elf32_hdr::e_shstrndx">e_shstrndx</dfn>;</td></tr>
<tr><th id="1313">1313</th><td>} <dfn class="typedef" id="Elf32_Ehdr" title='Elf32_Ehdr' data-type='struct elf32_hdr' data-ref="Elf32_Ehdr">Elf32_Ehdr</dfn>;</td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf64_hdr" title='elf64_hdr' data-ref="elf64_hdr"><a class="type" href="#elf64_hdr" title='elf64_hdr' data-ref="elf64_hdr">elf64_hdr</a></dfn> {</td></tr>
<tr><th id="1316">1316</th><td>  <em>unsigned</em> <em>char</em>	<dfn class="decl" id="elf64_hdr::e_ident" title='elf64_hdr::e_ident' data-ref="elf64_hdr::e_ident">e_ident</dfn>[<var>16</var>];		<i>/* ELF "magic number" */</i></td></tr>
<tr><th id="1317">1317</th><td>  <a class="typedef" href="#Elf64_Half" title='Elf64_Half' data-type='uint16_t' data-ref="Elf64_Half">Elf64_Half</a> <dfn class="decl" id="elf64_hdr::e_type" title='elf64_hdr::e_type' data-ref="elf64_hdr::e_type">e_type</dfn>;</td></tr>
<tr><th id="1318">1318</th><td>  <a class="typedef" href="#Elf64_Half" title='Elf64_Half' data-type='uint16_t' data-ref="Elf64_Half">Elf64_Half</a> <dfn class="decl" id="elf64_hdr::e_machine" title='elf64_hdr::e_machine' data-ref="elf64_hdr::e_machine">e_machine</dfn>;</td></tr>
<tr><th id="1319">1319</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_hdr::e_version" title='elf64_hdr::e_version' data-ref="elf64_hdr::e_version">e_version</dfn>;</td></tr>
<tr><th id="1320">1320</th><td>  <a class="typedef" href="#Elf64_Addr" title='Elf64_Addr' data-type='uint64_t' data-ref="Elf64_Addr">Elf64_Addr</a> <dfn class="decl" id="elf64_hdr::e_entry" title='elf64_hdr::e_entry' data-ref="elf64_hdr::e_entry">e_entry</dfn>;		<i>/* Entry point virtual address */</i></td></tr>
<tr><th id="1321">1321</th><td>  <a class="typedef" href="#Elf64_Off" title='Elf64_Off' data-type='uint64_t' data-ref="Elf64_Off">Elf64_Off</a> <dfn class="decl" id="elf64_hdr::e_phoff" title='elf64_hdr::e_phoff' data-ref="elf64_hdr::e_phoff">e_phoff</dfn>;		<i>/* Program header table file offset */</i></td></tr>
<tr><th id="1322">1322</th><td>  <a class="typedef" href="#Elf64_Off" title='Elf64_Off' data-type='uint64_t' data-ref="Elf64_Off">Elf64_Off</a> <dfn class="decl" id="elf64_hdr::e_shoff" title='elf64_hdr::e_shoff' data-ref="elf64_hdr::e_shoff">e_shoff</dfn>;		<i>/* Section header table file offset */</i></td></tr>
<tr><th id="1323">1323</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_hdr::e_flags" title='elf64_hdr::e_flags' data-ref="elf64_hdr::e_flags">e_flags</dfn>;</td></tr>
<tr><th id="1324">1324</th><td>  <a class="typedef" href="#Elf64_Half" title='Elf64_Half' data-type='uint16_t' data-ref="Elf64_Half">Elf64_Half</a> <dfn class="decl" id="elf64_hdr::e_ehsize" title='elf64_hdr::e_ehsize' data-ref="elf64_hdr::e_ehsize">e_ehsize</dfn>;</td></tr>
<tr><th id="1325">1325</th><td>  <a class="typedef" href="#Elf64_Half" title='Elf64_Half' data-type='uint16_t' data-ref="Elf64_Half">Elf64_Half</a> <dfn class="decl" id="elf64_hdr::e_phentsize" title='elf64_hdr::e_phentsize' data-ref="elf64_hdr::e_phentsize">e_phentsize</dfn>;</td></tr>
<tr><th id="1326">1326</th><td>  <a class="typedef" href="#Elf64_Half" title='Elf64_Half' data-type='uint16_t' data-ref="Elf64_Half">Elf64_Half</a> <dfn class="decl" id="elf64_hdr::e_phnum" title='elf64_hdr::e_phnum' data-ref="elf64_hdr::e_phnum">e_phnum</dfn>;</td></tr>
<tr><th id="1327">1327</th><td>  <a class="typedef" href="#Elf64_Half" title='Elf64_Half' data-type='uint16_t' data-ref="Elf64_Half">Elf64_Half</a> <dfn class="decl" id="elf64_hdr::e_shentsize" title='elf64_hdr::e_shentsize' data-ref="elf64_hdr::e_shentsize">e_shentsize</dfn>;</td></tr>
<tr><th id="1328">1328</th><td>  <a class="typedef" href="#Elf64_Half" title='Elf64_Half' data-type='uint16_t' data-ref="Elf64_Half">Elf64_Half</a> <dfn class="decl" id="elf64_hdr::e_shnum" title='elf64_hdr::e_shnum' data-ref="elf64_hdr::e_shnum">e_shnum</dfn>;</td></tr>
<tr><th id="1329">1329</th><td>  <a class="typedef" href="#Elf64_Half" title='Elf64_Half' data-type='uint16_t' data-ref="Elf64_Half">Elf64_Half</a> <dfn class="decl" id="elf64_hdr::e_shstrndx" title='elf64_hdr::e_shstrndx' data-ref="elf64_hdr::e_shstrndx">e_shstrndx</dfn>;</td></tr>
<tr><th id="1330">1330</th><td>} <dfn class="typedef" id="Elf64_Ehdr" title='Elf64_Ehdr' data-type='struct elf64_hdr' data-ref="Elf64_Ehdr">Elf64_Ehdr</dfn>;</td></tr>
<tr><th id="1331">1331</th><td></td></tr>
<tr><th id="1332">1332</th><td><i>/* These constants define the permissions on sections in the program</i></td></tr>
<tr><th id="1333">1333</th><td><i>   header, p_flags. */</i></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/PF_R" data-ref="_M/PF_R">PF_R</dfn>		0x4</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/PF_W" data-ref="_M/PF_W">PF_W</dfn>		0x2</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/PF_X" data-ref="_M/PF_X">PF_X</dfn>		0x1</u></td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf32_phdr" title='elf32_phdr' data-ref="elf32_phdr"><a class="type" href="#elf32_phdr" title='elf32_phdr' data-ref="elf32_phdr">elf32_phdr</a></dfn>{</td></tr>
<tr><th id="1339">1339</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_phdr::p_type" title='elf32_phdr::p_type' data-ref="elf32_phdr::p_type">p_type</dfn>;</td></tr>
<tr><th id="1340">1340</th><td>  <a class="typedef" href="#Elf32_Off" title='Elf32_Off' data-type='uint32_t' data-ref="Elf32_Off">Elf32_Off</a>	<dfn class="decl" id="elf32_phdr::p_offset" title='elf32_phdr::p_offset' data-ref="elf32_phdr::p_offset">p_offset</dfn>;</td></tr>
<tr><th id="1341">1341</th><td>  <a class="typedef" href="#Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</a>	<dfn class="decl" id="elf32_phdr::p_vaddr" title='elf32_phdr::p_vaddr' data-ref="elf32_phdr::p_vaddr">p_vaddr</dfn>;</td></tr>
<tr><th id="1342">1342</th><td>  <a class="typedef" href="#Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</a>	<dfn class="decl" id="elf32_phdr::p_paddr" title='elf32_phdr::p_paddr' data-ref="elf32_phdr::p_paddr">p_paddr</dfn>;</td></tr>
<tr><th id="1343">1343</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_phdr::p_filesz" title='elf32_phdr::p_filesz' data-ref="elf32_phdr::p_filesz">p_filesz</dfn>;</td></tr>
<tr><th id="1344">1344</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_phdr::p_memsz" title='elf32_phdr::p_memsz' data-ref="elf32_phdr::p_memsz">p_memsz</dfn>;</td></tr>
<tr><th id="1345">1345</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_phdr::p_flags" title='elf32_phdr::p_flags' data-ref="elf32_phdr::p_flags">p_flags</dfn>;</td></tr>
<tr><th id="1346">1346</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_phdr::p_align" title='elf32_phdr::p_align' data-ref="elf32_phdr::p_align">p_align</dfn>;</td></tr>
<tr><th id="1347">1347</th><td>} <dfn class="typedef" id="Elf32_Phdr" title='Elf32_Phdr' data-type='struct elf32_phdr' data-ref="Elf32_Phdr">Elf32_Phdr</dfn>;</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf64_phdr" title='elf64_phdr' data-ref="elf64_phdr"><a class="type" href="#elf64_phdr" title='elf64_phdr' data-ref="elf64_phdr">elf64_phdr</a></dfn> {</td></tr>
<tr><th id="1350">1350</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_phdr::p_type" title='elf64_phdr::p_type' data-ref="elf64_phdr::p_type">p_type</dfn>;</td></tr>
<tr><th id="1351">1351</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_phdr::p_flags" title='elf64_phdr::p_flags' data-ref="elf64_phdr::p_flags">p_flags</dfn>;</td></tr>
<tr><th id="1352">1352</th><td>  <a class="typedef" href="#Elf64_Off" title='Elf64_Off' data-type='uint64_t' data-ref="Elf64_Off">Elf64_Off</a> <dfn class="decl" id="elf64_phdr::p_offset" title='elf64_phdr::p_offset' data-ref="elf64_phdr::p_offset">p_offset</dfn>;		<i>/* Segment file offset */</i></td></tr>
<tr><th id="1353">1353</th><td>  <a class="typedef" href="#Elf64_Addr" title='Elf64_Addr' data-type='uint64_t' data-ref="Elf64_Addr">Elf64_Addr</a> <dfn class="decl" id="elf64_phdr::p_vaddr" title='elf64_phdr::p_vaddr' data-ref="elf64_phdr::p_vaddr">p_vaddr</dfn>;		<i>/* Segment virtual address */</i></td></tr>
<tr><th id="1354">1354</th><td>  <a class="typedef" href="#Elf64_Addr" title='Elf64_Addr' data-type='uint64_t' data-ref="Elf64_Addr">Elf64_Addr</a> <dfn class="decl" id="elf64_phdr::p_paddr" title='elf64_phdr::p_paddr' data-ref="elf64_phdr::p_paddr">p_paddr</dfn>;		<i>/* Segment physical address */</i></td></tr>
<tr><th id="1355">1355</th><td>  <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="elf64_phdr::p_filesz" title='elf64_phdr::p_filesz' data-ref="elf64_phdr::p_filesz">p_filesz</dfn>;		<i>/* Segment size in file */</i></td></tr>
<tr><th id="1356">1356</th><td>  <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="elf64_phdr::p_memsz" title='elf64_phdr::p_memsz' data-ref="elf64_phdr::p_memsz">p_memsz</dfn>;		<i>/* Segment size in memory */</i></td></tr>
<tr><th id="1357">1357</th><td>  <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="elf64_phdr::p_align" title='elf64_phdr::p_align' data-ref="elf64_phdr::p_align">p_align</dfn>;		<i>/* Segment alignment, file &amp; memory */</i></td></tr>
<tr><th id="1358">1358</th><td>} <dfn class="typedef" id="Elf64_Phdr" title='Elf64_Phdr' data-type='struct elf64_phdr' data-ref="Elf64_Phdr">Elf64_Phdr</dfn>;</td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td><i>/* sh_type */</i></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/SHT_NULL" data-ref="_M/SHT_NULL">SHT_NULL</dfn>	0</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/SHT_PROGBITS" data-ref="_M/SHT_PROGBITS">SHT_PROGBITS</dfn>	1</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/SHT_SYMTAB" data-ref="_M/SHT_SYMTAB">SHT_SYMTAB</dfn>	2</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/SHT_STRTAB" data-ref="_M/SHT_STRTAB">SHT_STRTAB</dfn>	3</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/SHT_RELA" data-ref="_M/SHT_RELA">SHT_RELA</dfn>	4</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define <dfn class="macro" id="_M/SHT_HASH" data-ref="_M/SHT_HASH">SHT_HASH</dfn>	5</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/SHT_DYNAMIC" data-ref="_M/SHT_DYNAMIC">SHT_DYNAMIC</dfn>	6</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define <dfn class="macro" id="_M/SHT_NOTE" data-ref="_M/SHT_NOTE">SHT_NOTE</dfn>	7</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define <dfn class="macro" id="_M/SHT_NOBITS" data-ref="_M/SHT_NOBITS">SHT_NOBITS</dfn>	8</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define <dfn class="macro" id="_M/SHT_REL" data-ref="_M/SHT_REL">SHT_REL</dfn>		9</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define <dfn class="macro" id="_M/SHT_SHLIB" data-ref="_M/SHT_SHLIB">SHT_SHLIB</dfn>	10</u></td></tr>
<tr><th id="1372">1372</th><td><u>#define <dfn class="macro" id="_M/SHT_DYNSYM" data-ref="_M/SHT_DYNSYM">SHT_DYNSYM</dfn>	11</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/SHT_NUM" data-ref="_M/SHT_NUM">SHT_NUM</dfn>		12</u></td></tr>
<tr><th id="1374">1374</th><td><u>#define <dfn class="macro" id="_M/SHT_LOPROC" data-ref="_M/SHT_LOPROC">SHT_LOPROC</dfn>	0x70000000</u></td></tr>
<tr><th id="1375">1375</th><td><u>#define <dfn class="macro" id="_M/SHT_HIPROC" data-ref="_M/SHT_HIPROC">SHT_HIPROC</dfn>	0x7fffffff</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/SHT_LOUSER" data-ref="_M/SHT_LOUSER">SHT_LOUSER</dfn>	0x80000000</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/SHT_HIUSER" data-ref="_M/SHT_HIUSER">SHT_HIUSER</dfn>	0xffffffff</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/SHT_MIPS_LIST" data-ref="_M/SHT_MIPS_LIST">SHT_MIPS_LIST</dfn>		0x70000000</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/SHT_MIPS_CONFLICT" data-ref="_M/SHT_MIPS_CONFLICT">SHT_MIPS_CONFLICT</dfn>	0x70000002</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/SHT_MIPS_GPTAB" data-ref="_M/SHT_MIPS_GPTAB">SHT_MIPS_GPTAB</dfn>		0x70000003</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define <dfn class="macro" id="_M/SHT_MIPS_UCODE" data-ref="_M/SHT_MIPS_UCODE">SHT_MIPS_UCODE</dfn>		0x70000004</u></td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td><i>/* sh_flags */</i></td></tr>
<tr><th id="1384">1384</th><td><u>#define <dfn class="macro" id="_M/SHF_WRITE" data-ref="_M/SHF_WRITE">SHF_WRITE</dfn>	0x1</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/SHF_ALLOC" data-ref="_M/SHF_ALLOC">SHF_ALLOC</dfn>	0x2</u></td></tr>
<tr><th id="1386">1386</th><td><u>#define <dfn class="macro" id="_M/SHF_EXECINSTR" data-ref="_M/SHF_EXECINSTR">SHF_EXECINSTR</dfn>	0x4</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/SHF_MASKPROC" data-ref="_M/SHF_MASKPROC">SHF_MASKPROC</dfn>	0xf0000000</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/SHF_MIPS_GPREL" data-ref="_M/SHF_MIPS_GPREL">SHF_MIPS_GPREL</dfn>	0x10000000</u></td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td><i>/* special section indexes */</i></td></tr>
<tr><th id="1391">1391</th><td><u>#define <dfn class="macro" id="_M/SHN_UNDEF" data-ref="_M/SHN_UNDEF">SHN_UNDEF</dfn>	0</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/SHN_LORESERVE" data-ref="_M/SHN_LORESERVE">SHN_LORESERVE</dfn>	0xff00</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/SHN_LOPROC" data-ref="_M/SHN_LOPROC">SHN_LOPROC</dfn>	0xff00</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/SHN_HIPROC" data-ref="_M/SHN_HIPROC">SHN_HIPROC</dfn>	0xff1f</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/SHN_ABS" data-ref="_M/SHN_ABS">SHN_ABS</dfn>		0xfff1</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/SHN_COMMON" data-ref="_M/SHN_COMMON">SHN_COMMON</dfn>	0xfff2</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/SHN_HIRESERVE" data-ref="_M/SHN_HIRESERVE">SHN_HIRESERVE</dfn>	0xffff</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define <dfn class="macro" id="_M/SHN_MIPS_ACCOMON" data-ref="_M/SHN_MIPS_ACCOMON">SHN_MIPS_ACCOMON</dfn>	0xff00</u></td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf32_shdr" title='elf32_shdr' data-ref="elf32_shdr"><a class="type" href="#elf32_shdr" title='elf32_shdr' data-ref="elf32_shdr">elf32_shdr</a></dfn> {</td></tr>
<tr><th id="1401">1401</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_shdr::sh_name" title='elf32_shdr::sh_name' data-ref="elf32_shdr::sh_name">sh_name</dfn>;</td></tr>
<tr><th id="1402">1402</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_shdr::sh_type" title='elf32_shdr::sh_type' data-ref="elf32_shdr::sh_type">sh_type</dfn>;</td></tr>
<tr><th id="1403">1403</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_shdr::sh_flags" title='elf32_shdr::sh_flags' data-ref="elf32_shdr::sh_flags">sh_flags</dfn>;</td></tr>
<tr><th id="1404">1404</th><td>  <a class="typedef" href="#Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</a>	<dfn class="decl" id="elf32_shdr::sh_addr" title='elf32_shdr::sh_addr' data-ref="elf32_shdr::sh_addr">sh_addr</dfn>;</td></tr>
<tr><th id="1405">1405</th><td>  <a class="typedef" href="#Elf32_Off" title='Elf32_Off' data-type='uint32_t' data-ref="Elf32_Off">Elf32_Off</a>	<dfn class="decl" id="elf32_shdr::sh_offset" title='elf32_shdr::sh_offset' data-ref="elf32_shdr::sh_offset">sh_offset</dfn>;</td></tr>
<tr><th id="1406">1406</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_shdr::sh_size" title='elf32_shdr::sh_size' data-ref="elf32_shdr::sh_size">sh_size</dfn>;</td></tr>
<tr><th id="1407">1407</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_shdr::sh_link" title='elf32_shdr::sh_link' data-ref="elf32_shdr::sh_link">sh_link</dfn>;</td></tr>
<tr><th id="1408">1408</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_shdr::sh_info" title='elf32_shdr::sh_info' data-ref="elf32_shdr::sh_info">sh_info</dfn>;</td></tr>
<tr><th id="1409">1409</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_shdr::sh_addralign" title='elf32_shdr::sh_addralign' data-ref="elf32_shdr::sh_addralign">sh_addralign</dfn>;</td></tr>
<tr><th id="1410">1410</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_shdr::sh_entsize" title='elf32_shdr::sh_entsize' data-ref="elf32_shdr::sh_entsize">sh_entsize</dfn>;</td></tr>
<tr><th id="1411">1411</th><td>} <dfn class="typedef" id="Elf32_Shdr" title='Elf32_Shdr' data-type='struct elf32_shdr' data-ref="Elf32_Shdr">Elf32_Shdr</dfn>;</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf64_shdr" title='elf64_shdr' data-ref="elf64_shdr"><a class="type" href="#elf64_shdr" title='elf64_shdr' data-ref="elf64_shdr">elf64_shdr</a></dfn> {</td></tr>
<tr><th id="1414">1414</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_shdr::sh_name" title='elf64_shdr::sh_name' data-ref="elf64_shdr::sh_name">sh_name</dfn>;		<i>/* Section name, index in string tbl */</i></td></tr>
<tr><th id="1415">1415</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_shdr::sh_type" title='elf64_shdr::sh_type' data-ref="elf64_shdr::sh_type">sh_type</dfn>;		<i>/* Type of section */</i></td></tr>
<tr><th id="1416">1416</th><td>  <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="elf64_shdr::sh_flags" title='elf64_shdr::sh_flags' data-ref="elf64_shdr::sh_flags">sh_flags</dfn>;		<i>/* Miscellaneous section attributes */</i></td></tr>
<tr><th id="1417">1417</th><td>  <a class="typedef" href="#Elf64_Addr" title='Elf64_Addr' data-type='uint64_t' data-ref="Elf64_Addr">Elf64_Addr</a> <dfn class="decl" id="elf64_shdr::sh_addr" title='elf64_shdr::sh_addr' data-ref="elf64_shdr::sh_addr">sh_addr</dfn>;		<i>/* Section virtual addr at execution */</i></td></tr>
<tr><th id="1418">1418</th><td>  <a class="typedef" href="#Elf64_Off" title='Elf64_Off' data-type='uint64_t' data-ref="Elf64_Off">Elf64_Off</a> <dfn class="decl" id="elf64_shdr::sh_offset" title='elf64_shdr::sh_offset' data-ref="elf64_shdr::sh_offset">sh_offset</dfn>;		<i>/* Section file offset */</i></td></tr>
<tr><th id="1419">1419</th><td>  <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="elf64_shdr::sh_size" title='elf64_shdr::sh_size' data-ref="elf64_shdr::sh_size">sh_size</dfn>;		<i>/* Size of section in bytes */</i></td></tr>
<tr><th id="1420">1420</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_shdr::sh_link" title='elf64_shdr::sh_link' data-ref="elf64_shdr::sh_link">sh_link</dfn>;		<i>/* Index of another section */</i></td></tr>
<tr><th id="1421">1421</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_shdr::sh_info" title='elf64_shdr::sh_info' data-ref="elf64_shdr::sh_info">sh_info</dfn>;		<i>/* Additional section information */</i></td></tr>
<tr><th id="1422">1422</th><td>  <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="elf64_shdr::sh_addralign" title='elf64_shdr::sh_addralign' data-ref="elf64_shdr::sh_addralign">sh_addralign</dfn>;	<i>/* Section alignment */</i></td></tr>
<tr><th id="1423">1423</th><td>  <a class="typedef" href="#Elf64_Xword" title='Elf64_Xword' data-type='uint64_t' data-ref="Elf64_Xword">Elf64_Xword</a> <dfn class="decl" id="elf64_shdr::sh_entsize" title='elf64_shdr::sh_entsize' data-ref="elf64_shdr::sh_entsize">sh_entsize</dfn>;	<i>/* Entry size if section holds table */</i></td></tr>
<tr><th id="1424">1424</th><td>} <dfn class="typedef" id="Elf64_Shdr" title='Elf64_Shdr' data-type='struct elf64_shdr' data-ref="Elf64_Shdr">Elf64_Shdr</dfn>;</td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td><u>#define	<dfn class="macro" id="_M/EI_MAG0" data-ref="_M/EI_MAG0">EI_MAG0</dfn>		0		/* e_ident[] indexes */</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define	<dfn class="macro" id="_M/EI_MAG1" data-ref="_M/EI_MAG1">EI_MAG1</dfn>		1</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define	<dfn class="macro" id="_M/EI_MAG2" data-ref="_M/EI_MAG2">EI_MAG2</dfn>		2</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define	<dfn class="macro" id="_M/EI_MAG3" data-ref="_M/EI_MAG3">EI_MAG3</dfn>		3</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define	<dfn class="macro" id="_M/EI_CLASS" data-ref="_M/EI_CLASS">EI_CLASS</dfn>	4</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define	<dfn class="macro" id="_M/EI_DATA" data-ref="_M/EI_DATA">EI_DATA</dfn>		5</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define	<dfn class="macro" id="_M/EI_VERSION" data-ref="_M/EI_VERSION">EI_VERSION</dfn>	6</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define	<dfn class="macro" id="_M/EI_OSABI" data-ref="_M/EI_OSABI">EI_OSABI</dfn>	7</u></td></tr>
<tr><th id="1434">1434</th><td><u>#define	<dfn class="macro" id="_M/EI_PAD" data-ref="_M/EI_PAD">EI_PAD</dfn>		8</u></td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_NONE" data-ref="_M/ELFOSABI_NONE">ELFOSABI_NONE</dfn>           0       /* UNIX System V ABI */</u></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_SYSV" data-ref="_M/ELFOSABI_SYSV">ELFOSABI_SYSV</dfn>           0       /* Alias.  */</u></td></tr>
<tr><th id="1438">1438</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_HPUX" data-ref="_M/ELFOSABI_HPUX">ELFOSABI_HPUX</dfn>           1       /* HP-UX */</u></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_NETBSD" data-ref="_M/ELFOSABI_NETBSD">ELFOSABI_NETBSD</dfn>         2       /* NetBSD.  */</u></td></tr>
<tr><th id="1440">1440</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_LINUX" data-ref="_M/ELFOSABI_LINUX">ELFOSABI_LINUX</dfn>          3       /* Linux.  */</u></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_SOLARIS" data-ref="_M/ELFOSABI_SOLARIS">ELFOSABI_SOLARIS</dfn>        6       /* Sun Solaris.  */</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_AIX" data-ref="_M/ELFOSABI_AIX">ELFOSABI_AIX</dfn>            7       /* IBM AIX.  */</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_IRIX" data-ref="_M/ELFOSABI_IRIX">ELFOSABI_IRIX</dfn>           8       /* SGI Irix.  */</u></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_FREEBSD" data-ref="_M/ELFOSABI_FREEBSD">ELFOSABI_FREEBSD</dfn>        9       /* FreeBSD.  */</u></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_TRU64" data-ref="_M/ELFOSABI_TRU64">ELFOSABI_TRU64</dfn>          10      /* Compaq TRU64 UNIX.  */</u></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_MODESTO" data-ref="_M/ELFOSABI_MODESTO">ELFOSABI_MODESTO</dfn>        11      /* Novell Modesto.  */</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_OPENBSD" data-ref="_M/ELFOSABI_OPENBSD">ELFOSABI_OPENBSD</dfn>        12      /* OpenBSD.  */</u></td></tr>
<tr><th id="1448">1448</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_ARM" data-ref="_M/ELFOSABI_ARM">ELFOSABI_ARM</dfn>            97      /* ARM */</u></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/ELFOSABI_STANDALONE" data-ref="_M/ELFOSABI_STANDALONE">ELFOSABI_STANDALONE</dfn>     255     /* Standalone (embedded) application */</u></td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td><u>#define	<dfn class="macro" id="_M/ELFMAG0" data-ref="_M/ELFMAG0">ELFMAG0</dfn>		0x7f		/* EI_MAG */</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define	<dfn class="macro" id="_M/ELFMAG1" data-ref="_M/ELFMAG1">ELFMAG1</dfn>		'E'</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define	<dfn class="macro" id="_M/ELFMAG2" data-ref="_M/ELFMAG2">ELFMAG2</dfn>		'L'</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define	<dfn class="macro" id="_M/ELFMAG3" data-ref="_M/ELFMAG3">ELFMAG3</dfn>		'F'</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define	<dfn class="macro" id="_M/ELFMAG" data-ref="_M/ELFMAG">ELFMAG</dfn>		"\177ELF"</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define	<dfn class="macro" id="_M/SELFMAG" data-ref="_M/SELFMAG">SELFMAG</dfn>		4</u></td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td><u>#define	<dfn class="macro" id="_M/ELFCLASSNONE" data-ref="_M/ELFCLASSNONE">ELFCLASSNONE</dfn>	0		/* EI_CLASS */</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define	<dfn class="macro" id="_M/ELFCLASS32" data-ref="_M/ELFCLASS32">ELFCLASS32</dfn>	1</u></td></tr>
<tr><th id="1460">1460</th><td><u>#define	<dfn class="macro" id="_M/ELFCLASS64" data-ref="_M/ELFCLASS64">ELFCLASS64</dfn>	2</u></td></tr>
<tr><th id="1461">1461</th><td><u>#define	<dfn class="macro" id="_M/ELFCLASSNUM" data-ref="_M/ELFCLASSNUM">ELFCLASSNUM</dfn>	3</u></td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td><u>#define <dfn class="macro" id="_M/ELFDATANONE" data-ref="_M/ELFDATANONE">ELFDATANONE</dfn>	0		/* e_ident[EI_DATA] */</u></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/ELFDATA2LSB" data-ref="_M/ELFDATA2LSB">ELFDATA2LSB</dfn>	1</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define <dfn class="macro" id="_M/ELFDATA2MSB" data-ref="_M/ELFDATA2MSB">ELFDATA2MSB</dfn>	2</u></td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td><u>#define <dfn class="macro" id="_M/EV_NONE" data-ref="_M/EV_NONE">EV_NONE</dfn>		0		/* e_version, EI_VERSION */</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/EV_CURRENT" data-ref="_M/EV_CURRENT">EV_CURRENT</dfn>	1</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/EV_NUM" data-ref="_M/EV_NUM">EV_NUM</dfn>		2</u></td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td><i>/* Notes used in ET_CORE */</i></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/NT_PRSTATUS" data-ref="_M/NT_PRSTATUS">NT_PRSTATUS</dfn>	1</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define <dfn class="macro" id="_M/NT_FPREGSET" data-ref="_M/NT_FPREGSET">NT_FPREGSET</dfn>     2</u></td></tr>
<tr><th id="1474">1474</th><td><u>#define <dfn class="macro" id="_M/NT_PRFPREG" data-ref="_M/NT_PRFPREG">NT_PRFPREG</dfn>	2</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/NT_PRPSINFO" data-ref="_M/NT_PRPSINFO">NT_PRPSINFO</dfn>	3</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/NT_TASKSTRUCT" data-ref="_M/NT_TASKSTRUCT">NT_TASKSTRUCT</dfn>	4</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define <dfn class="macro" id="_M/NT_AUXV" data-ref="_M/NT_AUXV">NT_AUXV</dfn>		6</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/NT_PRXFPREG" data-ref="_M/NT_PRXFPREG">NT_PRXFPREG</dfn>     0x46e62b7f      /* copied from gdb5.1/include/elf/common.h */</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/NT_S390_GS_CB" data-ref="_M/NT_S390_GS_CB">NT_S390_GS_CB</dfn>   0x30b           /* s390 guarded storage registers */</u></td></tr>
<tr><th id="1480">1480</th><td><u>#define <dfn class="macro" id="_M/NT_S390_VXRS_HIGH" data-ref="_M/NT_S390_VXRS_HIGH">NT_S390_VXRS_HIGH</dfn> 0x30a         /* s390 vector registers 16-31 */</u></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/NT_S390_VXRS_LOW" data-ref="_M/NT_S390_VXRS_LOW">NT_S390_VXRS_LOW</dfn>  0x309         /* s390 vector registers 0-15 (lower half) */</u></td></tr>
<tr><th id="1482">1482</th><td><u>#define <dfn class="macro" id="_M/NT_S390_PREFIX" data-ref="_M/NT_S390_PREFIX">NT_S390_PREFIX</dfn>  0x305           /* s390 prefix register */</u></td></tr>
<tr><th id="1483">1483</th><td><u>#define <dfn class="macro" id="_M/NT_S390_CTRS" data-ref="_M/NT_S390_CTRS">NT_S390_CTRS</dfn>    0x304           /* s390 control registers */</u></td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/NT_S390_TODPREG" data-ref="_M/NT_S390_TODPREG">NT_S390_TODPREG</dfn> 0x303           /* s390 TOD programmable register */</u></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/NT_S390_TODCMP" data-ref="_M/NT_S390_TODCMP">NT_S390_TODCMP</dfn>  0x302           /* s390 TOD clock comparator register */</u></td></tr>
<tr><th id="1486">1486</th><td><u>#define <dfn class="macro" id="_M/NT_S390_TIMER" data-ref="_M/NT_S390_TIMER">NT_S390_TIMER</dfn>   0x301           /* s390 timer register */</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/NT_PPC_VMX" data-ref="_M/NT_PPC_VMX">NT_PPC_VMX</dfn>       0x100          /* PowerPC Altivec/VMX registers */</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/NT_PPC_SPE" data-ref="_M/NT_PPC_SPE">NT_PPC_SPE</dfn>       0x101          /* PowerPC SPE/EVR registers */</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/NT_PPC_VSX" data-ref="_M/NT_PPC_VSX">NT_PPC_VSX</dfn>       0x102          /* PowerPC VSX registers */</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/NT_ARM_VFP" data-ref="_M/NT_ARM_VFP">NT_ARM_VFP</dfn>      0x400           /* ARM VFP/NEON registers */</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/NT_ARM_TLS" data-ref="_M/NT_ARM_TLS">NT_ARM_TLS</dfn>      0x401           /* ARM TLS register */</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/NT_ARM_HW_BREAK" data-ref="_M/NT_ARM_HW_BREAK">NT_ARM_HW_BREAK</dfn> 0x402           /* ARM hardware breakpoint registers */</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/NT_ARM_HW_WATCH" data-ref="_M/NT_ARM_HW_WATCH">NT_ARM_HW_WATCH</dfn> 0x403           /* ARM hardware watchpoint registers */</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/NT_ARM_SYSTEM_CALL" data-ref="_M/NT_ARM_SYSTEM_CALL">NT_ARM_SYSTEM_CALL</dfn>      0x404   /* ARM system call number */</u></td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td><i>/* Note header in a PT_NOTE section */</i></td></tr>
<tr><th id="1498">1498</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf32_note" title='elf32_note' data-ref="elf32_note"><a class="type" href="#elf32_note" title='elf32_note' data-ref="elf32_note">elf32_note</a></dfn> {</td></tr>
<tr><th id="1499">1499</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_note::n_namesz" title='elf32_note::n_namesz' data-ref="elf32_note::n_namesz">n_namesz</dfn>;	<i>/* Name size */</i></td></tr>
<tr><th id="1500">1500</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_note::n_descsz" title='elf32_note::n_descsz' data-ref="elf32_note::n_descsz">n_descsz</dfn>;	<i>/* Content size */</i></td></tr>
<tr><th id="1501">1501</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a>	<dfn class="decl" id="elf32_note::n_type" title='elf32_note::n_type' data-ref="elf32_note::n_type">n_type</dfn>;		<i>/* Content type */</i></td></tr>
<tr><th id="1502">1502</th><td>} <dfn class="typedef" id="Elf32_Nhdr" title='Elf32_Nhdr' data-type='struct elf32_note' data-ref="Elf32_Nhdr">Elf32_Nhdr</dfn>;</td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td><i>/* Note header in a PT_NOTE section */</i></td></tr>
<tr><th id="1505">1505</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="elf64_note" title='elf64_note' data-ref="elf64_note"><a class="type" href="#elf64_note" title='elf64_note' data-ref="elf64_note">elf64_note</a></dfn> {</td></tr>
<tr><th id="1506">1506</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_note::n_namesz" title='elf64_note::n_namesz' data-ref="elf64_note::n_namesz">n_namesz</dfn>;	<i>/* Name size */</i></td></tr>
<tr><th id="1507">1507</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_note::n_descsz" title='elf64_note::n_descsz' data-ref="elf64_note::n_descsz">n_descsz</dfn>;	<i>/* Content size */</i></td></tr>
<tr><th id="1508">1508</th><td>  <a class="typedef" href="#Elf64_Word" title='Elf64_Word' data-type='uint32_t' data-ref="Elf64_Word">Elf64_Word</a> <dfn class="decl" id="elf64_note::n_type" title='elf64_note::n_type' data-ref="elf64_note::n_type">n_type</dfn>;	<i>/* Content type */</i></td></tr>
<tr><th id="1509">1509</th><td>} <dfn class="typedef" id="Elf64_Nhdr" title='Elf64_Nhdr' data-type='struct elf64_note' data-ref="Elf64_Nhdr">Elf64_Nhdr</dfn>;</td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td><i>/* This data structure represents a PT_LOAD segment.  */</i></td></tr>
<tr><th id="1513">1513</th><td><b>struct</b> <dfn class="type def" id="elf32_fdpic_loadseg" title='elf32_fdpic_loadseg' data-ref="elf32_fdpic_loadseg">elf32_fdpic_loadseg</dfn> {</td></tr>
<tr><th id="1514">1514</th><td>  <i>/* Core address to which the segment is mapped.  */</i></td></tr>
<tr><th id="1515">1515</th><td>  <a class="typedef" href="#Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</a> <dfn class="decl" id="elf32_fdpic_loadseg::addr" title='elf32_fdpic_loadseg::addr' data-ref="elf32_fdpic_loadseg::addr">addr</dfn>;</td></tr>
<tr><th id="1516">1516</th><td>  <i>/* VMA recorded in the program header.  */</i></td></tr>
<tr><th id="1517">1517</th><td>  <a class="typedef" href="#Elf32_Addr" title='Elf32_Addr' data-type='uint32_t' data-ref="Elf32_Addr">Elf32_Addr</a> <dfn class="decl" id="elf32_fdpic_loadseg::p_vaddr" title='elf32_fdpic_loadseg::p_vaddr' data-ref="elf32_fdpic_loadseg::p_vaddr">p_vaddr</dfn>;</td></tr>
<tr><th id="1518">1518</th><td>  <i>/* Size of this segment in memory.  */</i></td></tr>
<tr><th id="1519">1519</th><td>  <a class="typedef" href="#Elf32_Word" title='Elf32_Word' data-type='uint32_t' data-ref="Elf32_Word">Elf32_Word</a> <dfn class="decl" id="elf32_fdpic_loadseg::p_memsz" title='elf32_fdpic_loadseg::p_memsz' data-ref="elf32_fdpic_loadseg::p_memsz">p_memsz</dfn>;</td></tr>
<tr><th id="1520">1520</th><td>};</td></tr>
<tr><th id="1521">1521</th><td><b>struct</b> <dfn class="type def" id="elf32_fdpic_loadmap" title='elf32_fdpic_loadmap' data-ref="elf32_fdpic_loadmap">elf32_fdpic_loadmap</dfn> {</td></tr>
<tr><th id="1522">1522</th><td>  <i>/* Protocol version number, must be zero.  */</i></td></tr>
<tr><th id="1523">1523</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a> <dfn class="decl" id="elf32_fdpic_loadmap::version" title='elf32_fdpic_loadmap::version' data-ref="elf32_fdpic_loadmap::version">version</dfn>;</td></tr>
<tr><th id="1524">1524</th><td>  <i>/* Number of segments in this map.  */</i></td></tr>
<tr><th id="1525">1525</th><td>  <a class="typedef" href="#Elf32_Half" title='Elf32_Half' data-type='uint16_t' data-ref="Elf32_Half">Elf32_Half</a> <dfn class="decl" id="elf32_fdpic_loadmap::nsegs" title='elf32_fdpic_loadmap::nsegs' data-ref="elf32_fdpic_loadmap::nsegs">nsegs</dfn>;</td></tr>
<tr><th id="1526">1526</th><td>  <i>/* The actual memory map.  */</i></td></tr>
<tr><th id="1527">1527</th><td>  <b>struct</b> <a class="type" href="#elf32_fdpic_loadseg" title='elf32_fdpic_loadseg' data-ref="elf32_fdpic_loadseg">elf32_fdpic_loadseg</a> <dfn class="decl" id="elf32_fdpic_loadmap::segs" title='elf32_fdpic_loadmap::segs' data-ref="elf32_fdpic_loadmap::segs">segs</dfn>[<i>/*nsegs*/</i>];</td></tr>
<tr><th id="1528">1528</th><td>};</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td><u>#<span data-ppcond="1530">ifdef</span> <span class="macro" data-ref="_M/ELF_CLASS">ELF_CLASS</span></u></td></tr>
<tr><th id="1531">1531</th><td><u>#if ELF_CLASS == ELFCLASS32</u></td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td><u>#define elfhdr		elf32_hdr</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define elf_phdr	elf32_phdr</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define elf_note	elf32_note</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define elf_shdr	elf32_shdr</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define elf_sym		elf32_sym</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define elf_addr_t	Elf32_Off</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define elf_rela  elf32_rela</u></td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td><u>#ifdef ELF_USES_RELOCA</u></td></tr>
<tr><th id="1542">1542</th><td><u># define ELF_RELOC      Elf32_Rela</u></td></tr>
<tr><th id="1543">1543</th><td><u>#else</u></td></tr>
<tr><th id="1544">1544</th><td><u># define ELF_RELOC      Elf32_Rel</u></td></tr>
<tr><th id="1545">1545</th><td><u>#endif</u></td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td><u>#else</u></td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td><u>#define elfhdr		elf64_hdr</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define elf_phdr	elf64_phdr</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define elf_note	elf64_note</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define elf_shdr	elf64_shdr</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define elf_sym		elf64_sym</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define elf_addr_t	Elf64_Off</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define elf_rela  elf64_rela</u></td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td><u>#ifdef ELF_USES_RELOCA</u></td></tr>
<tr><th id="1558">1558</th><td><u># define ELF_RELOC      Elf64_Rela</u></td></tr>
<tr><th id="1559">1559</th><td><u>#else</u></td></tr>
<tr><th id="1560">1560</th><td><u># define ELF_RELOC      Elf64_Rel</u></td></tr>
<tr><th id="1561">1561</th><td><u>#endif</u></td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td><u>#endif /* ELF_CLASS */</u></td></tr>
<tr><th id="1564">1564</th><td></td></tr>
<tr><th id="1565">1565</th><td><u>#ifndef ElfW</u></td></tr>
<tr><th id="1566">1566</th><td><u># if ELF_CLASS == ELFCLASS32</u></td></tr>
<tr><th id="1567">1567</th><td><u>#  define ElfW(x)  Elf32_ ## x</u></td></tr>
<tr><th id="1568">1568</th><td><u>#  define ELFW(x)  ELF32_ ## x</u></td></tr>
<tr><th id="1569">1569</th><td><u># else</u></td></tr>
<tr><th id="1570">1570</th><td><u>#  define ElfW(x)  Elf64_ ## x</u></td></tr>
<tr><th id="1571">1571</th><td><u>#  define ELFW(x)  ELF64_ ## x</u></td></tr>
<tr><th id="1572">1572</th><td><u># endif</u></td></tr>
<tr><th id="1573">1573</th><td><u>#endif</u></td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td><u>#<span data-ppcond="1530">endif</span> /* ELF_CLASS */</u></td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td><u>#<span data-ppcond="1">endif</span> /* QEMU_ELF_H */</u></td></tr>
<tr><th id="1579">1579</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../disas.c.html'>codebrowser/disas.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
