$date
	Sun Oct 23 09:21:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#521533
b10 !
1"
#521534
b10 &
b10 %
1$
#521535
0"
#521538
b1 &
b1 %
1#
#521542
b0 &
0#
b0 %
0$
#1515607
b11110 !
1"
#1515610
b11110 &
b11110 %
1$
#1515611
0"
#1515614
b1111 &
b1111 %
#1515618
b101110 &
b101110 %
#1515622
b10111 &
b10111 %
#1515626
b1000110 &
b1000110 %
#1515630
b100011 &
b100011 %
#1515634
b1101010 &
b1101010 %
#1515638
b110101 &
b110101 %
#1515642
b10100000 &
b10100000 %
#1515646
b1010000 &
b1010000 %
#1515650
b101000 &
b101000 %
#1515654
b10100 &
b10100 %
#1515658
b1010 &
b1010 %
#1515662
b101 &
b101 %
#1515666
b10000 &
b10000 %
#1515670
b1000 &
b1000 %
#1515674
b100 &
b100 %
#1515678
b10 &
b10 %
#1515682
b1 &
b1 %
1#
#1515686
b0 &
0#
b0 %
0$
#2598749
b100 !
1"
#2598750
b100 &
b100 %
1$
#2598751
0"
#2598754
b10 &
b10 %
#2598758
b1 &
1#
b1 %
#2598762
b0 &
b0 %
0#
0$
#4500012
