0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/ALU.v,1582319066,verilog,,C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/DataMem.v,,alu_32,,,,,,,,
C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/DataMem.v,1582561758,verilog,,C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/Datapath.v,,DataMem,,,,,,,,
C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/Datapath.v,1583812862,verilog,,C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/FlipFlop.v,,Datapath,,,,,,,,
C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/FlipFlop.v,1582580342,verilog,,C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/Imm_Gen.v,,FlipFlop,,,,,,,,
C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/Imm_Gen.v,1582319194,verilog,,C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/InstMem.v,,ImmGen,,,,,,,,
,,,,C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/Mux.v,,InstMem,,,,,,,,
,,,,,,,,,,,,,,
C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/Mux.v,1582582338,verilog,,C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/RegFile.v,,Mux,,,,,,,,
C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/RegFile.v,1582595528,verilog,,C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/tb_Datapath.v,,RegFile,,,,,,,,
C:/Users/huimin Chen/project_example/project_example.srcs/sources_1/new/tb_Datapath.v,1583116502,verilog,,,,tb_Datapath,,,,,,,,
C:/Users/huimin Chen/project_example_lab5_final/project_example_lab5_final.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
