Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 17 12:33:34 2019
| Host         : DESKTOP-0L5OS35 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file codec_system_wrapper_timing_summary_routed.rpt -pb codec_system_wrapper_timing_summary_routed.pb -rpx codec_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : codec_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.019       -0.019                      1                 2331        0.099        0.000                      0                 2331        4.020        0.000                       0                  1118  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.019       -0.019                      1                 2331        0.099        0.000                      0                 2331        4.020        0.000                       0                  1118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.019ns,  Total Violation       -0.019ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.732ns  (logic 4.853ns (49.868%)  route 4.879ns (50.132%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 12.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.634     2.928    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X46Y72         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.518     3.446 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/Q
                         net (fo=7, routed)           0.284     3.730    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg_n_0_[1]
    SLICE_X47Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.854 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_i_4/O
                         net (fo=1, routed)           0.000     3.854    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.386 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.699 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry__0/O[3]
                         net (fo=1, routed)           0.989     5.688    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4[8]
    SLICE_X45Y76         LUT6 (Prop_lut6_I4_O)        0.306     5.994 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_4/O
                         net (fo=1, routed)           0.433     6.427    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_4_n_0
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_3/O
                         net (fo=78, routed)          0.583     7.135    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.259 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[25]_i_2/O
                         net (fo=12, routed)          0.486     7.744    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[25]_i_2_n_0
    SLICE_X46Y75         LUT3 (Prop_lut3_I1_O)        0.124     7.868 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/i__carry_i_1__7/O
                         net (fo=1, routed)           0.344     8.212    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/i__carry_i_1__7_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.792 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.792    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.906 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.906    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__0_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.020 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.020    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.259 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__2/O[2]
                         net (fo=2, routed)           0.824    10.084    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2[16]
    SLICE_X47Y81         LUT5 (Prop_lut5_I3_O)        0.302    10.386 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_15/O
                         net (fo=1, routed)           0.000    10.386    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_15_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.936 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.936    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_7_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.164 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_4/CO[2]
                         net (fo=3, routed)           0.474    11.637    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_4_n_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.313    11.950 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_2/O
                         net (fo=2, routed)           0.161    12.111    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_2_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I4_O)        0.124    12.235 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[3]_i_4/O
                         net (fo=1, routed)           0.301    12.536    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[3]_i_4_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000    12.660    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[3]
    SLICE_X51Y82         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.458    12.637    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X51Y82         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[3]/C
                         clock pessimism              0.129    12.766    
                         clock uncertainty           -0.154    12.612    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)        0.029    12.641    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 4.729ns (49.253%)  route 4.872ns (50.747%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.634     2.928    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X46Y72         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.518     3.446 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/Q
                         net (fo=7, routed)           0.284     3.730    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg_n_0_[1]
    SLICE_X47Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.854 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_i_4/O
                         net (fo=1, routed)           0.000     3.854    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.386 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.699 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry__0/O[3]
                         net (fo=1, routed)           0.989     5.688    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4[8]
    SLICE_X45Y76         LUT6 (Prop_lut6_I4_O)        0.306     5.994 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_4/O
                         net (fo=1, routed)           0.433     6.427    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_4_n_0
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_3/O
                         net (fo=78, routed)          0.583     7.135    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.259 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[25]_i_2/O
                         net (fo=12, routed)          0.486     7.744    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[25]_i_2_n_0
    SLICE_X46Y75         LUT3 (Prop_lut3_I1_O)        0.124     7.868 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/i__carry_i_1__7/O
                         net (fo=1, routed)           0.344     8.212    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/i__carry_i_1__7_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.792 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.792    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.906 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.906    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__0_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.020 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.020    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.259 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__2/O[2]
                         net (fo=2, routed)           0.824    10.084    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2[16]
    SLICE_X47Y81         LUT5 (Prop_lut5_I3_O)        0.302    10.386 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_15/O
                         net (fo=1, routed)           0.000    10.386    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_15_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.936 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.936    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_7_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.164 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_4/CO[2]
                         net (fo=3, routed)           0.474    11.637    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_4_n_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.313    11.950 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_2/O
                         net (fo=2, routed)           0.455    12.405    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_2_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I3_O)        0.124    12.529 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.529    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]
    SLICE_X51Y80         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.455    12.634    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X51Y80         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X51Y80         FDRE (Setup_fdre_C_D)        0.031    12.640    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 4.942ns (51.831%)  route 4.593ns (48.168%))
  Logic Levels:           18  (CARRY4=10 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.634     2.928    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X46Y72         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.518     3.446 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/Q
                         net (fo=7, routed)           0.284     3.730    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg_n_0_[1]
    SLICE_X47Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.854 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_i_4/O
                         net (fo=1, routed)           0.000     3.854    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.386 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.699 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry__0/O[3]
                         net (fo=1, routed)           0.989     5.688    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4[8]
    SLICE_X45Y76         LUT6 (Prop_lut6_I4_O)        0.306     5.994 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_4/O
                         net (fo=1, routed)           0.433     6.427    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_4_n_0
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_3/O
                         net (fo=78, routed)          0.583     7.135    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.259 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[25]_i_2/O
                         net (fo=12, routed)          0.486     7.744    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[25]_i_2_n_0
    SLICE_X46Y75         LUT3 (Prop_lut3_I1_O)        0.124     7.868 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/i__carry_i_1__7/O
                         net (fo=1, routed)           0.344     8.212    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/i__carry_i_1__7_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.792 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.792    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.906 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.906    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__0_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.020 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.020    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.134 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.134    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.248 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.248    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__3_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.362 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.362    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__4_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.675 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__5/O[3]
                         net (fo=2, routed)           0.631    10.306    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2[29]
    SLICE_X46Y80         LUT3 (Prop_lut3_I1_O)        0.306    10.612 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[0]_i_12/O
                         net (fo=1, routed)           0.000    10.612    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[0]_i_12_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.186 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.287    11.473    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[0]_i_7_n_1
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.310    11.783 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[0]_i_4/O
                         net (fo=1, routed)           0.556    12.339    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[0]_i_4_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.463 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.463    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[0]
    SLICE_X44Y82         FDSE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.470    12.649    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X44Y82         FDSE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[0]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X44Y82         FDSE (Setup_fdse_C_D)        0.029    12.753    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 4.819ns (52.299%)  route 4.395ns (47.701%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.634     2.928    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X46Y72         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.518     3.446 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg[1]/Q
                         net (fo=7, routed)           0.284     3.730    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/k_reg_n_0_[1]
    SLICE_X47Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.854 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_i_4/O
                         net (fo=1, routed)           0.000     3.854    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.386 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.386    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.699 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4_carry__0/O[3]
                         net (fo=1, routed)           0.989     5.688    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state4[8]
    SLICE_X45Y76         LUT6 (Prop_lut6_I4_O)        0.306     5.994 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_4/O
                         net (fo=1, routed)           0.433     6.427    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_4_n_0
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_3/O
                         net (fo=78, routed)          0.583     7.135    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[31]_i_3_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.259 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[25]_i_2/O
                         net (fo=12, routed)          0.486     7.744    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bit_pos[25]_i_2_n_0
    SLICE_X46Y75         LUT3 (Prop_lut3_I1_O)        0.124     7.868 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/i__carry_i_1__7/O
                         net (fo=1, routed)           0.344     8.212    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/i__carry_i_1__7_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.792 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.792    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.906 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.906    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__0_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.020 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.020    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__1_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.259 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2_inferred__1/i__carry__2/O[2]
                         net (fo=2, routed)           0.824    10.084    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state2[16]
    SLICE_X47Y81         LUT5 (Prop_lut5_I3_O)        0.302    10.386 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_15/O
                         net (fo=1, routed)           0.000    10.386    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[2]_i_15_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.936 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.936    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_7_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.164 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_4/CO[2]
                         net (fo=3, routed)           0.452    11.615    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[2]_i_4_n_1
    SLICE_X46Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.928 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[1]_i_3/O
                         net (fo=1, routed)           0.000    11.928    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[1]_i_3_n_0
    SLICE_X46Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.142 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.142    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state[1]
    SLICE_X46Y83         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.471    12.650    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X46Y83         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[1]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.113    12.838    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 2.163ns (27.486%)  route 5.707ns (72.514%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.641     2.935    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X39Y81         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/Q
                         net (fo=43, routed)          1.132     4.523    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg_n_0_[0]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.673 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17/O
                         net (fo=4, routed)           0.402     5.076    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.326     5.402 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16/O
                         net (fo=27, routed)          0.717     6.118    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16_n_0
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.242 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14/O
                         net (fo=4, routed)           0.725     6.967    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.091 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3/O
                         net (fo=1, routed)           0.612     7.703    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.210 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2/CO[3]
                         net (fo=6, routed)           1.037     9.476    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.600 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[7]_i_2/O
                         net (fo=9, routed)           0.694    10.293    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[7]_i_2_n_0
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.417 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[7]_i_1/O
                         net (fo=2, routed)           0.387    10.805    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[7]_i_1_n_0
    SLICE_X35Y75         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.463    12.642    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X35Y75         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[5]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y75         FDRE (Setup_fdre_C_R)       -0.429    12.288    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[5]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 2.163ns (27.486%)  route 5.707ns (72.514%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.641     2.935    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X39Y81         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/Q
                         net (fo=43, routed)          1.132     4.523    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg_n_0_[0]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.673 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17/O
                         net (fo=4, routed)           0.402     5.076    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.326     5.402 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16/O
                         net (fo=27, routed)          0.717     6.118    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16_n_0
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.242 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14/O
                         net (fo=4, routed)           0.725     6.967    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.091 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3/O
                         net (fo=1, routed)           0.612     7.703    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.210 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2/CO[3]
                         net (fo=6, routed)           1.037     9.476    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.600 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[7]_i_2/O
                         net (fo=9, routed)           0.694    10.293    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[7]_i_2_n_0
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.417 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[7]_i_1/O
                         net (fo=2, routed)           0.387    10.805    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[7]_i_1_n_0
    SLICE_X35Y75         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.463    12.642    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X35Y75         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[7]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y75         FDRE (Setup_fdre_C_R)       -0.429    12.288    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[7]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 2.163ns (27.861%)  route 5.600ns (72.138%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.641     2.935    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X39Y81         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/Q
                         net (fo=43, routed)          1.132     4.523    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg_n_0_[0]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.673 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17/O
                         net (fo=4, routed)           0.402     5.076    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.326     5.402 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16/O
                         net (fo=27, routed)          0.717     6.118    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16_n_0
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.242 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14/O
                         net (fo=4, routed)           0.725     6.967    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.091 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3/O
                         net (fo=1, routed)           0.612     7.703    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.210 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2/CO[3]
                         net (fo=6, routed)           1.037     9.476    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.600 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[7]_i_2/O
                         net (fo=9, routed)           0.786    10.385    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[7]_i_2_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I2_O)        0.124    10.509 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[1]_i_1/O
                         net (fo=1, routed)           0.189    10.698    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num[1]_i_1_n_0
    SLICE_X34Y75         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.463    12.642    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X34Y75         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[1]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X34Y75         FDRE (Setup_fdre_C_D)       -0.031    12.686    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[1]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 2.039ns (26.692%)  route 5.600ns (73.308%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.641     2.935    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X39Y81         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/Q
                         net (fo=43, routed)          1.132     4.523    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg_n_0_[0]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.673 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17/O
                         net (fo=4, routed)           0.402     5.076    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.326     5.402 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16/O
                         net (fo=27, routed)          0.717     6.118    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16_n_0
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.242 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14/O
                         net (fo=4, routed)           0.725     6.967    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.091 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3/O
                         net (fo=1, routed)           0.612     7.703    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.210 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2/CO[3]
                         net (fo=6, routed)           1.040     9.478    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.602 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length[31]_i_1/O
                         net (fo=32, routed)          0.972    10.574    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length[31]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.514    12.693    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X31Y79         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[12]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y79         FDRE (Setup_fdre_C_CE)      -0.205    12.563    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[12]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 2.039ns (26.692%)  route 5.600ns (73.308%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.641     2.935    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X39Y81         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/Q
                         net (fo=43, routed)          1.132     4.523    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg_n_0_[0]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.673 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17/O
                         net (fo=4, routed)           0.402     5.076    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.326     5.402 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16/O
                         net (fo=27, routed)          0.717     6.118    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16_n_0
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.242 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14/O
                         net (fo=4, routed)           0.725     6.967    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.091 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3/O
                         net (fo=1, routed)           0.612     7.703    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.210 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2/CO[3]
                         net (fo=6, routed)           1.040     9.478    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.602 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length[31]_i_1/O
                         net (fo=32, routed)          0.972    10.574    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length[31]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.514    12.693    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X31Y79         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[14]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y79         FDRE (Setup_fdre_C_CE)      -0.205    12.563    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[14]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 2.039ns (26.692%)  route 5.600ns (73.308%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.641     2.935    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X39Y81         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg[0]/Q
                         net (fo=43, routed)          1.132     4.523    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/parity_bits_num_reg_n_0_[0]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.150     4.673 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17/O
                         net (fo=4, routed)           0.402     5.076    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_17_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.326     5.402 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16/O
                         net (fo=27, routed)          0.717     6.118    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry_i_16_n_0
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.242 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14/O
                         net (fo=4, routed)           0.725     6.967    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_14_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.091 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3/O
                         net (fo=1, routed)           0.612     7.703    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.210 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__0_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__1_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 f  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2/CO[3]
                         net (fo=6, routed)           1.040     9.478    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/state1_carry__2_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.602 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length[31]_i_1/O
                         net (fo=32, routed)          0.972    10.574    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length[31]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        1.514    12.693    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/s1_axi_aclk
    SLICE_X31Y79         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[15]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y79         FDRE (Setup_fdre_C_CE)      -0.205    12.563    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/code_length_reg[15]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.575     0.911    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.175     1.227    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y93         SRLC32E                                      r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.843     1.209    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.136%)  route 0.178ns (55.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.576     0.912    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.178     1.231    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y94         SRLC32E                                      r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.843     1.209    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.576     0.912    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y93         FDRE                                         r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.115     1.168    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y93         SRLC32E                                      r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.843     1.209    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.062    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.564     0.900    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/s1_axi_aclk
    SLICE_X31Y76         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=1, routed)           0.054     1.095    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/slv_reg5[6]
    SLICE_X30Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.140 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.140    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/reg_data_out[6]
    SLICE_X30Y76         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.829     1.195    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/s1_axi_aclk
    SLICE_X30Y76         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.121     1.034    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.652%)  route 0.173ns (51.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.554     0.890    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/s1_axi_aclk
    SLICE_X32Y86         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.173     1.227    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y87         SRLC32E                                      r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.821     1.187    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.923    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.544     0.880    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y80         FDRE                                         r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.076    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X53Y80         FDRE                                         r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.810     1.176    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y80         FDRE                                         r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.880    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.075     0.955    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.556     0.892    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/s1_axi_aclk
    SLICE_X35Y89         FDRE                                         r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.183     1.216    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y90         SRLC32E                                      r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.824     1.190    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.544     0.880    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y80         FDRE                                         r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.088    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/p_3_out[1]
    SLICE_X53Y80         FDRE                                         r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.810     1.176    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y80         FDRE                                         r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.296     0.880    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.078     0.958    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.577     0.913    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.113     1.167    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y98         SRL16E                                       r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.845     1.211    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.037    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.547     0.883    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y83         FDRE                                         r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.089    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X52Y83         FDRE                                         r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    codec_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1118, routed)        0.813     1.179    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y83         FDRE                                         r  codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.883    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.075     0.958    codec_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { codec_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  codec_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y80    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y80    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y80    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y80    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y90    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y90    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y74    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/j_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y74    codec_system_i/Codec/inst/Codec_v1_0_S1_AXI_inst/hamming_codec_rtl_inst/j_reg[8]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    codec_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



