"""
AMD/Xilinx Resmi DokÃ¼man Ä°ndirme Scripti
Ã–nemli User Guide, Product Guide ve Datasheet'leri indirir
"""
import requests
from pathlib import Path
from tqdm import tqdm
import time

# Ä°ndirme dizinleri
DOWNLOAD_DIRS = {
    'user_guides': Path('../official_docs/Design_Tools'),
    'product_guides': Path('../official_docs/IP_Cores'),
    'datasheets': Path('../official_docs/Datasheets'),
}

# Dizinleri oluÅŸtur
for dir_path in DOWNLOAD_DIRS.values():
    dir_path.mkdir(parents=True, exist_ok=True)

# AMD/Xilinx DokÃ¼man URL'leri
DOCUMENTS = {
    # ========== USER GUIDES (Design Tools) ==========
    'user_guides': {
        'UG835': {
            'name': 'Vivado Design Suite Tcl Command Reference Guide',
            'url': 'https://docs.amd.com/r/en-US/ug835-vivado-tcl-commands/Introduction'
        },
        'UG892': {
            'name': 'Vivado Design Suite User Guide - Design Flows Overview',
            'url': 'https://docs.amd.com/r/en-US/ug892-vivado-design-flows-overview/Introduction'
        },
        'UG893': {
            'name': 'Vivado Design Suite User Guide - Using the Vivado IDE',
            'url': 'https://docs.amd.com/r/en-US/ug893-vivado-ide/Introduction'
        },
        'UG894': {
            'name': 'Vivado Design Suite User Guide - Using Constraints',
            'url': 'https://docs.amd.com/r/en-US/ug894-vivado-tcl-scripting/Introduction'
        },
        'UG896': {
            'name': 'Vivado Design Suite User Guide - Getting Started',
            'url': 'https://docs.amd.com/r/en-US/ug896-vivado-ip/Introduction'
        },
        'UG901': {
            'name': 'Vivado Design Suite User Guide - Synthesis',
            'url': 'https://docs.amd.com/r/en-US/ug901-vivado-synthesis/Introduction'
        },
        'UG904': {
            'name': 'Vivado Design Suite User Guide - Implementation',
            'url': 'https://docs.amd.com/r/en-US/ug904-vivado-implementation/Introduction'
        },
        'UG906': {
            'name': 'Vivado Design Suite User Guide - Design Analysis and Closure',
            'url': 'https://docs.amd.com/r/en-US/ug906-vivado-design-analysis/Introduction'
        },
    },
    
    # ========== PRODUCT GUIDES (IP Cores) ==========
    'product_guides': {
        'PG021': {
            'name': 'AXI DMA Product Guide',
            'url': 'https://docs.amd.com/r/en-US/pg021_axi_dma/Introduction'
        },
        'PG144': {
            'name': 'AXI GPIO Product Guide',
            'url': 'https://docs.amd.com/r/en-US/pg144-axi-gpio/Introduction'
        },
        'PG142': {
            'name': 'AXI UART Lite Product Guide',
            'url': 'https://docs.amd.com/r/en-US/pg142-axi-uartlite/Introduction'
        },
        'PG090': {
            'name': 'AXI IIC Bus Interface Product Guide',
            'url': 'https://docs.amd.com/r/en-US/pg090-axi-iic/Introduction'
        },
        'PG065': {
            'name': 'Clocking Wizard Product Guide',
            'url': 'https://docs.amd.com/r/en-US/pg065-clk-wiz/Introduction'
        },
        'PG058': {
            'name': 'Block Memory Generator Product Guide',
            'url': 'https://docs.amd.com/r/en-US/pg058-blk-mem-gen/Introduction'
        },
        'PG157': {
            'name': 'AXI Interconnect Product Guide',
            'url': 'https://docs.amd.com/r/en-US/pg157-axi-interconnect/Introduction'
        },
        'PG247': {
            'name': 'SmartConnect Product Guide',
            'url': 'https://docs.amd.com/r/en-US/pg247-smartconnect/Introduction'
        },
        'PG117': {
            'name': 'FIFO Generator Product Guide',
            'url': 'https://docs.amd.com/r/en-US/pg057-fifo-generator/Introduction'
        },
    },
    
    # ========== DATASHEETS ==========
    'datasheets': {
        'DS180': {
            'name': '7 Series FPGAs Overview',
            'url': 'https://docs.amd.com/v/u/en-US/ds180_7Series_Overview'
        },
        'DS190': {
            'name': 'Zynq-7000 SoC Overview',
            'url': 'https://docs.amd.com/v/u/en-US/ds190-Zynq-7000-Overview'
        },
        'DS925': {
            'name': 'UltraScale Architecture and Product Data Sheet - Overview',
            'url': 'https://docs.amd.com/v/u/en-US/ds925-zynq-ultrascale-plus'
        },
    },
}

# GitHub Xilinx Example Designs
GITHUB_EXAMPLES = {
    'tcl_store': {
        'name': 'Xilinx Tcl Store (Utility Scripts)',
        'url': 'https://github.com/Xilinx/XilinxTclStore/archive/refs/heads/master.zip',
    },
    'design_tutorials': {
        'name': 'Vivado Design Tutorials',
        'url': 'https://github.com/Xilinx/Vivado-Design-Tutorials/archive/refs/heads/master.zip',
    },
    'hdl_examples': {
        'name': 'Xilinx HDL Examples',
        'url': 'https://github.com/Xilinx/Vivado-Design-Tutorials/archive/refs/heads/master.zip',
    },
}

def download_file(url, dest_path, desc="Downloading"):
    """Dosya indir (progress bar ile)"""
    try:
        print(f"\nğŸ“¥ {desc}...")
        print(f"   URL: {url}")
        print(f"   Hedef: {dest_path}")
        
        response = requests.get(url, stream=True, timeout=30)
        response.raise_for_status()
        
        total_size = int(response.headers.get('content-length', 0))
        
        with open(dest_path, 'wb') as f:
            with tqdm(total=total_size, unit='B', unit_scale=True, desc=f"   {desc}") as pbar:
                for chunk in response.iter_content(chunk_size=8192):
                    if chunk:
                        f.write(chunk)
                        pbar.update(len(chunk))
        
        print(f"   âœ… BaÅŸarÄ±yla indirildi!")
        return True
    except Exception as e:
        print(f"   âŒ Hata: {e}")
        return False

def main():
    print("=" * 100)
    print("ğŸ“¥ AMD/XILINX RESMI DOKÃœMANLARI Ä°NDÄ°RME ARACI")
    print("=" * 100)
    
    print("\nâš ï¸  NOT: AMD docs.amd.com sitesi PDF doÄŸrudan indirme sunmuyor.")
    print("Bu dokÃ¼manlar web sayfasÄ± olarak mevcut. Manuel indirme iÃ§in URL'ler listeleniyor.\n")
    
    total_docs = sum(len(docs) for docs in DOCUMENTS.values())
    
    # URL listesini dosyaya kaydet
    urls_file = Path('../official_docs/DOWNLOAD_LINKS.md')
    
    with open(urls_file, 'w', encoding='utf-8') as f:
        f.write("# AMD/Xilinx Resmi DokÃ¼manlar - Ä°ndirme Linkleri\n\n")
        f.write("Bu dokÃ¼manlar AMD/Xilinx'in resmi docs.amd.com sitesinde bulunur.\n")
        f.write("PDF indirmek iÃ§in her sayfanÄ±n saÄŸ Ã¼st kÃ¶ÅŸesindeki **Download PDF** butonunu kullanÄ±n.\n\n")
        f.write(f"**Toplam: {total_docs} dokÃ¼man**\n\n")
        f.write("---\n\n")
        
        for category, docs in DOCUMENTS.items():
            category_name = category.replace('_', ' ').title()
            dir_path = DOWNLOAD_DIRS[category]
            
            f.write(f"## {category_name}\n\n")
            f.write(f"**Hedef KlasÃ¶r**: `{dir_path}`\n\n")
            
            for doc_id, info in docs.items():
                f.write(f"### {doc_id} - {info['name']}\n")
                f.write(f"- **URL**: {info['url']}\n")
                f.write(f"- **Ä°ndirme**: SayfayÄ± aÃ§Ä±n â†’ SaÄŸ Ã¼stten 'Download PDF' â†’ `{dir_path}/{doc_id}.pdf`\n\n")
        
        # GitHub Examples
        f.write("---\n\n## GitHub Ã–rnek KodlarÄ± (Otomatik Ä°ndirilebilir)\n\n")
        for repo_id, info in GITHUB_EXAMPLES.items():
            f.write(f"### {info['name']}\n")
            f.write(f"- **URL**: {info['url']}\n")
            f.write(f"- **KullanÄ±m**: Bu script ile otomatik indirilebilir\n\n")
    
    print(f"âœ… Ä°ndirme linkleri kaydedildi: {urls_file}")
    
    # Otomatik indirilebilecek kaynaklar
    print("\n" + "=" * 100)
    print("ğŸ“¦ OTOMATÄ°K Ä°NDÄ°RÄ°LEBÄ°LECEK KAYNAKLAR (GitHub)")
    print("=" * 100)
    
    # Xilinx GitHub Tcl Store
    print("\nğŸ”§ 1. Xilinx Tcl Store")
    print("   Vivado iÃ§in TCL utility scriptleri ve araÃ§lar")
    tcl_store_url = GITHUB_EXAMPLES['tcl_store']['url']
    tcl_store_path = Path('../code_examples/XilinxTclStore-master.zip')
    
    download = input("\n   Ä°ndirmek ister misiniz? (y/n): ")
    if download.lower() == 'y':
        tcl_store_path.parent.mkdir(parents=True, exist_ok=True)
        download_file(tcl_store_url, tcl_store_path, desc="Xilinx Tcl Store")
    
    # Vivado Example Designs
    print("\nğŸ”§ 2. Vivado Design Tutorials")
    print("   Vivado design tutorial'larÄ± ve Ã¶rnek projeler")
    example_url = GITHUB_EXAMPLES['design_tutorials']['url']
    example_path = Path('../vivado-examples/Vivado-Design-Tutorials-master.zip')
    
    download = input("\n   Ä°ndirmek ister misiniz? (y/n): ")
    if download.lower() == 'y':
        example_path.parent.mkdir(parents=True, exist_ok=True)
        download_file(example_url, example_path, desc="Vivado Design Tutorials")
    
    print("\n" + "=" * 100)
    print("âœ… Ä°ÅLEM TAMAMLANDI")
    print("=" * 100)
    
    print(f"""
ğŸ“‹ SONUÃ‡:
   â€¢ Ä°ndirme linkleri: {urls_file}
   â€¢ Manuel PDF indirme: docs.amd.com'dan 'Download PDF' ile
   â€¢ Otomatik indirilen: GitHub repolarÄ± (seÃ§ildiyse)
   
ğŸ”„ SONRAKI ADIMLAR:
   
   ğŸ“– Manuel PDF Ä°ndirme:
   1. {urls_file} dosyasÄ±nÄ± aÃ§Ä±n
   2. Her dokÃ¼man iÃ§in URL'i ziyaret edin
   3. SayfanÄ±n saÄŸ Ã¼st kÃ¶ÅŸesindeki "Download PDF" butonunu tÄ±klayÄ±n
   4. Ä°lgili klasÃ¶re kaydedin (UG'ler â†’ Design_Tools, PG'ler â†’ IP_Cores, DS'ler â†’ Datasheets)
   
   ğŸ“¦ Ä°ndirilen ZIP'leri Extract Etme:
   1. cd ../code_examples (veya ../vivado-examples)
   2. unzip *.zip  (veya Extract Here)
   
   ğŸ¤– RAG Sistemine Ekleme:
   1. cd ai_assistant
   2. python train_rag_full_system.py
   
   Bu dokÃ¼manlar RAG sisteminize eklenecek ve AI asistanÄ±nÄ±z
   Vivado, IP Core'lar ve FPGA tasarÄ±mÄ± hakkÄ±nda Ã§ok daha detaylÄ±
   bilgi verebilecek!
    """)

if __name__ == "__main__":
    try:
        main()
    except KeyboardInterrupt:
        print("\n\nâš ï¸  Ä°ÅŸlem iptal edildi")
    except Exception as e:
        print(f"\nâŒ HATA: {e}")
        import traceback
        traceback.print_exc()
