// Seed: 3711603574
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output uwire id_2,
    output wor id_3,
    output tri id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    input uwire id_12,
    output supply1 id_13,
    output wand id_14,
    input tri id_15,
    input wor id_16
);
  assign id_14 = id_16 == -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1
);
  assign id_3 = id_3 & id_3;
  wire id_4;
  always id_3 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0
  );
endmodule
