
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.427559                       # Number of seconds simulated
sim_ticks                                427559279000                       # Number of ticks simulated
final_tick                               927659359000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 387055                       # Simulator instruction rate (inst/s)
host_op_rate                                   387055                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55162980                       # Simulator tick rate (ticks/s)
host_mem_usage                                2207704                       # Number of bytes of host memory used
host_seconds                                  7750.84                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       173056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      3900160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4073216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       173056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        173056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2988416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2988416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        60940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               63644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         46694                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46694                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       404753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      9121916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9526670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       404753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           404753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6989478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6989478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6989478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       404753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      9121916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16516147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       63644                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                      46694                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                     63644                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                    46694                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    4073216                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 2988416                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              4073216                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              2988416                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                4101                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                4053                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                3393                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                4061                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                3995                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                3463                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                3509                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                4027                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                4014                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                4031                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               3353                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               3896                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               4337                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               5023                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               4002                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               4375                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                3098                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                2717                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                2748                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                2983                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                2835                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                2627                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                2721                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                2916                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                2978                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                2848                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               2762                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               2995                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               3166                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               3330                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               2969                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               3001                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  427413358000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                 63644                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                46694                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   49770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    2027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.387577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.904581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.815149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64           21054     46.64%     46.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          11137     24.67%     71.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192           7020     15.55%     86.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           2161      4.79%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320            880      1.95%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384            858      1.90%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448            324      0.72%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512            311      0.69%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            244      0.54%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            201      0.45%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            105      0.23%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            119      0.26%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832             76      0.17%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             47      0.10%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960             61      0.14%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024            41      0.09%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088            32      0.07%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152            40      0.09%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            18      0.04%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280            29      0.06%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            25      0.06%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            19      0.04%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            57      0.13%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536            68      0.15%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            22      0.05%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            24      0.05%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728            11      0.02%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792            54      0.12%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            11      0.02%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             7      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984             6      0.01%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048            20      0.04%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             4      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176             7      0.02%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240             3      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304            10      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368             3      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432             3      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496             1      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560             5      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624             1      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688             2      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816             2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880             1      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             4      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328             4      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45142                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1661876500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3192447750                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  318165000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                1212406250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     26116.58                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19053.11                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                50169.69                       # Average memory access latency
system.mem_ctrls.avgRdBW                         9.53                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         6.99                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 9.53                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 6.99                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.83                       # Average write queue length over time
system.mem_ctrls.readRowHits                    44744                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20437                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3873673.24                       # Average gap between requests
system.membus.throughput                     16516147                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               30094                       # Transaction distribution
system.membus.trans_dist::ReadResp              30094                       # Transaction distribution
system.membus.trans_dist::Writeback             46694                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33550                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33550                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       173982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 173982                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      7061632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             7061632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                7061632                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           241945000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          301730250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       196234072                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    139912593                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4915839                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    137517961                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       128776530                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.643426                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22183463                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        33009                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            627267123                       # DTB read hits
system.switch_cpus.dtb.read_misses             650678                       # DTB read misses
system.switch_cpus.dtb.read_acv                   199                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        627917801                       # DTB read accesses
system.switch_cpus.dtb.write_hits           160095464                       # DTB write hits
system.switch_cpus.dtb.write_misses            117650                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       160213114                       # DTB write accesses
system.switch_cpus.dtb.data_hits            787362587                       # DTB hits
system.switch_cpus.dtb.data_misses             768328                       # DTB misses
system.switch_cpus.dtb.data_acv                   199                       # DTB access violations
system.switch_cpus.dtb.data_accesses        788130915                       # DTB accesses
system.switch_cpus.itb.fetch_hits           250517660                       # ITB hits
system.switch_cpus.itb.fetch_misses              3491                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       250521151                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles                855118559                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    257685803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2229131559                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           196234072                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    150959993                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             384006046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21701138                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      193453437                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          262                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        21949                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         250517660                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1813351                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    851393222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.618216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.374894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        467387176     54.90%     54.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         36795479      4.32%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         34588513      4.06%     63.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22233542      2.61%     65.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         36092360      4.24%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16945747      1.99%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19244529      2.26%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32953929      3.87%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        185151947     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    851393222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.229482                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.606810                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        286716868                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     167938870                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         352894703                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27801849                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       16040931                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     23655690                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        201411                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2209805301                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        253991                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       16040931                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        300543605                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8168621                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     96803863                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         367031350                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      62804851                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2192192986                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2716                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         166321                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      47600433                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1803418898                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3076675128                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3030477111                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     46198017                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        119648223                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8249345                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          564                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         172431363                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    638419522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    166843373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     27480995                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18325966                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2117764074                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1094                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2076352079                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1118581                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    116754902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     77857371                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          102                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    851393222                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.438770                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.018295                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    197790830     23.23%     23.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    130310052     15.31%     38.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    137670563     16.17%     54.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    129464319     15.21%     69.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    100232578     11.77%     81.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     82966301      9.74%     91.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     47672627      5.60%     97.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     21777251      2.56%     99.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3508701      0.41%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    851393222                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5519720     24.07%     24.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           2440      0.01%     24.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           625      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1060      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult          119      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             8      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          104      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13757113     60.00%     84.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3648155     15.91%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1248949693     60.15%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9407368      0.45%     60.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12034309      0.58%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       390386      0.02%     61.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6513221      0.31%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       189204      0.01%     61.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2062004      0.10%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          369      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    631733696     30.43%     92.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    160957384      7.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2076352079                       # Type of FU issued
system.switch_cpus.iq.rate                   2.428145                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            22929344                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011043                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4958123324                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2198614858                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2023479371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     70021980                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     36121006                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34814022                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2060112038                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        35054940                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     24761340                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30772802                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       140548                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       218405                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9832839                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3373                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        43738                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       16040931                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2501544                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        197663                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2160646476                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2621917                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     638419522                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    166843373                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          564                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         139741                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         18919                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       218405                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3446587                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1647293                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5093880                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2066409604                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     627928703                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9942474                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42881308                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            788141881                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        180906588                       # Number of branches executed
system.switch_cpus.iew.exec_stores          160213178                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.416518                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2061226121                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2058293393                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1276350035                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1537760821                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.407027                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.830006                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    109311876                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4731109                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    835352291                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.441790                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.740659                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    285658212     34.20%     34.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    161521667     19.34%     53.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     88094462     10.55%     64.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     49558366      5.93%     70.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     59207278      7.09%     77.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41773882      5.00%     82.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31330984      3.75%     85.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     25974554      3.11%     88.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     92232886     11.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    835352291                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      92232886                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2887232621                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4314201468                       # The number of ROB writes
system.switch_cpus.timesIdled                   40529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3725337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.427559                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.427559                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.338857                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.338857                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2928836711                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1709836490                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25181241                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23518084                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4344311                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               193                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 3                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.005890                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.000092                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  522941913                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  324943651                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         488338.442173                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         380081.849390                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          868420.291563                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  97                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  96                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 5391153.742268                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 3384829.697917                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.616760                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.383240                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg             327.558442                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1          291                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2          288                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            1                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1          5703                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2           5702                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      3172501                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      3139738                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1     0.010309                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                     58218                       # number of replacements
system.l2.tags.tagsinuse                 32326.416349                       # Cycle average of tags in use
system.l2.tags.total_refs                     5861792                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     90590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     64.706833                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    23069.393666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1167.472936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6513.902000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        953.584209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        622.063538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.704022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.198789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.029101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.018984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986524                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       389602                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1974246                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2363848                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2456297                       # number of Writeback hits
system.l2.Writeback_hits::total               2456297                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       924093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                924093                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        389602                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2898339                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3287941                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       389602                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2898339                       # number of overall hits
system.l2.overall_hits::total                 3287941                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         2704                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        27390                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 30094                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        33550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33550                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         2704                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        60940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  63644                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2704                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        60940                       # number of overall misses
system.l2.overall_misses::total                 63644                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    215394750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2075853500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2291248250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3224108500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3224108500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    215394750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   5299962000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5515356750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    215394750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   5299962000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5515356750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       392306                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2001636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2393942                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2456297                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2456297                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       957643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            957643                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       392306                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2959279                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3351585                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       392306                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2959279                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3351585                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.013684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.012571                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.035034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035034                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006893                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.020593                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018989                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006893                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.020593                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018989                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79657.821746                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 75788.736765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76136.381006                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 96098.614009                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96098.614009                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79657.821746                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86970.167378                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86659.492647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79657.821746                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86970.167378                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86659.492647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                46694                       # number of writebacks
system.l2.writebacks::total                     46694                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         2704                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        27390                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            30094                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        33550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          33550                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        60940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             63644                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        60940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            63644                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    184342250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1761285500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1945627750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2838980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2838980500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    184342250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4600266000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4784608250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    184342250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4600266000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4784608250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.013684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.012571                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.035034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035034                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.020593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018989                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.020593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018989                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68173.909024                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 64303.961300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64651.683060                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 84619.388972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84619.388972                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68173.909024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75488.447653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75177.679750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68173.909024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75488.447653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75177.679750                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   869363389                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2393942                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2393942                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2456297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           957643                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          957642                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       784612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8374854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9159466                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     25107584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    346596800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          371704384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             371704384                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5360238000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         589676360                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4453545946                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1855318717                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6313045.014090                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6313045.014090                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      53.224000                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            392306                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           378689008                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            393330                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            962.776824                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   949.735550                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    74.264450                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.927476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.072524                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    250116082                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       250116082                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    250116082                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        250116082                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    250116082                       # number of overall hits
system.cpu.icache.overall_hits::total       250116082                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       401577                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        401577                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       401577                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         401577                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       401577                       # number of overall misses
system.cpu.icache.overall_misses::total        401577                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3560754643                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3560754643                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3560754643                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3560754643                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3560754643                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3560754643                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    250517659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    250517659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    250517659                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    250517659                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    250517659                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    250517659                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001603                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001603                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001603                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001603                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001603                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001603                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  8866.928741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8866.928741                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  8866.928741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8866.928741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  8866.928741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8866.928741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          478                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          694                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          694                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         9271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9271                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         9271                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9271                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         9271                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9271                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       392306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       392306                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       392306                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       392306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       392306                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       392306                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2633762639                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2633762639                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2633762639                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2633762639                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2633762639                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2633762639                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001566                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001566                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001566                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001566                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001566                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001566                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  6713.541570                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6713.541570                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  6713.541570                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6713.541570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  6713.541570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6713.541570                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           34                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.033203                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          647418571                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          208666739                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 11945113.114180                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 3343694.452198                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  15288807.566378                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          581                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          582                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1114317.678141                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 358533.915808                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.756255                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.243745                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      10.219191                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         8724                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        11030                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        19788                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       575190                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       576180                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    15.015491                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2946048                       # number of replacements
system.cpu.dcache.tags.tagsinuse           997.112754                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           753130720                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2947072                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            255.552196                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   995.409944                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     1.702809                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.972080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973743                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    597928301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       597928301                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    154310795                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      154310795                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          489                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          489                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    752239096                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        752239096                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    752239096                       # number of overall hits
system.cpu.dcache.overall_hits::total       752239096                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4541163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4541163                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2699247                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2699247                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      7240410                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7240410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      7240410                       # number of overall misses
system.cpu.dcache.overall_misses::total       7240410                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  37661526439                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37661526439                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  30560535260                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30560535260                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        40500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        40500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  68222061699                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68222061699                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  68222061699                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68222061699                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    602469464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    602469464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    759479506                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759479506                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    759479506                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759479506                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007538                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017192                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.010121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009533                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009533                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009533                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009533                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8293.365915                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8293.365915                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11321.874308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11321.874308                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         8100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         8100                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  9422.403110                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9422.403110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  9422.403110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9422.403110                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       314315                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5426                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             25873                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              70                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.148379                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    77.514286                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2456297                       # number of writebacks
system.cpu.dcache.writebacks::total           2456297                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2539434                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2539434                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1741701                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1741701                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4281135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4281135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4281135                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4281135                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2001729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2001729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       957546                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       957546                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2959275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2959275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2959275                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2959275                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  14475319054                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14475319054                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9175233852                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9175233852                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  23650552906                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23650552906                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  23650552906                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23650552906                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008097                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008097                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003896                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003896                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003896                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  7231.407975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7231.407975                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  9582.029325                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9582.029325                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  7992.009160                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7992.009160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  7992.009160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7992.009160                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
