<profile>

<section name = "Vivado HLS Report for 'matmul'" level="0">
<item name = "Date">Sat Oct 30 19:27:46 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">DiagMatMul</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu28dr-ffvg1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.419 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">36296, 36296, 0.363 ms, 0.363 ms, 36296, 36296, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_DiagMatMul_fu_589">DiagMatMul, 2370, 2370, 23.700 us, 23.700 us, 2370, 2370, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">255, 255, 1, -, -, 256, no</column>
<column name="- loop_input_A1">16896, 16896, 66, -, -, 256, no</column>
<column name=" + loop_input_A2">64, 64, 1, -, -, 64, no</column>
<column name="- loop_input_B1">16512, 16512, 258, -, -, 64, no</column>
<column name=" + loop_input_B2">256, 256, 1, -, -, 256, no</column>
<column name="- loop_out1">257, 257, 3, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 213, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 160, 39964, 20635, -</column>
<column name="Memory">136, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1073, -</column>
<column name="Register">-, -, 91, -, -</column>
<specialColumn name="Available">2160, 4272, 850560, 425280, 80</specialColumn>
<specialColumn name="Utilization (%)">6, 3, 4, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_DiagMatMul_fu_589">DiagMatMul, 0, 160, 39928, 20561, 0</column>
<column name="matmul_control_s_axi_U">matmul_control_s_axi, 0, 0, 36, 40, 0</column>
<column name="matmul_mux_432_32CeG_U44">matmul_mux_432_32CeG, 0, 0, 0, 17, 0</column>
<column name="matmul_mux_432_32CeG_U45">matmul_mux_432_32CeG, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="mulOut_M_real_0_U">matmul_mulOut_M_rudo, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="mulOut_M_real_1_U">matmul_mulOut_M_rudo, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="mulOut_M_real_2_U">matmul_mulOut_M_rudo, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="mulOut_M_real_3_U">matmul_mulOut_M_rudo, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="mulOut_M_imag_0_U">matmul_mulOut_M_rudo, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="mulOut_M_imag_1_U">matmul_mulOut_M_rudo, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="mulOut_M_imag_2_U">matmul_mulOut_M_rudo, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="mulOut_M_imag_3_U">matmul_mulOut_M_rudo, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="rxmat_M_real_0_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="rxmat_M_real_1_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="rxmat_M_real_2_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="rxmat_M_real_3_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="rxmat_M_imag_0_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="rxmat_M_imag_1_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="rxmat_M_imag_2_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="rxmat_M_imag_3_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="xmat_M_real_0_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="xmat_M_real_1_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="xmat_M_real_2_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="xmat_M_real_3_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="xmat_M_imag_0_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="xmat_M_imag_1_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="xmat_M_imag_2_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="xmat_M_imag_3_U">matmul_rxmat_M_reeOg, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln36_fu_655_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln60_fu_799_p2">+, 0, 0, 21, 14, 14</column>
<column name="i_3_fu_842_p2">+, 0, 0, 16, 9, 1</column>
<column name="i_4_fu_751_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_fu_673_p2">+, 0, 0, 16, 9, 1</column>
<column name="j_2_fu_789_p2">+, 0, 0, 16, 9, 1</column>
<column name="j_fu_685_p2">+, 0, 0, 15, 7, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln36_fu_661_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln45_fu_667_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln46_fu_679_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln56_fu_745_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln57_fu_783_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln71_fu_836_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="valOut_last_V_fu_874_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_0_reg_533">9, 2, 9, 18</column>
<column name="i_1_reg_556">9, 2, 7, 14</column>
<column name="i_2_reg_578">9, 2, 9, 18</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="j_0_reg_545">9, 2, 7, 14</column>
<column name="j_1_reg_567">9, 2, 9, 18</column>
<column name="mulOut_M_imag_0_address0">15, 3, 6, 18</column>
<column name="mulOut_M_imag_0_ce0">15, 3, 1, 3</column>
<column name="mulOut_M_imag_0_we0">9, 2, 1, 2</column>
<column name="mulOut_M_imag_1_address0">15, 3, 6, 18</column>
<column name="mulOut_M_imag_1_ce0">15, 3, 1, 3</column>
<column name="mulOut_M_imag_1_we0">9, 2, 1, 2</column>
<column name="mulOut_M_imag_2_address0">15, 3, 6, 18</column>
<column name="mulOut_M_imag_2_ce0">15, 3, 1, 3</column>
<column name="mulOut_M_imag_2_we0">9, 2, 1, 2</column>
<column name="mulOut_M_imag_3_address0">15, 3, 6, 18</column>
<column name="mulOut_M_imag_3_ce0">15, 3, 1, 3</column>
<column name="mulOut_M_imag_3_we0">9, 2, 1, 2</column>
<column name="mulOut_M_real_0_address0">15, 3, 6, 18</column>
<column name="mulOut_M_real_0_ce0">15, 3, 1, 3</column>
<column name="mulOut_M_real_0_we0">9, 2, 1, 2</column>
<column name="mulOut_M_real_1_address0">15, 3, 6, 18</column>
<column name="mulOut_M_real_1_ce0">15, 3, 1, 3</column>
<column name="mulOut_M_real_1_we0">9, 2, 1, 2</column>
<column name="mulOut_M_real_2_address0">15, 3, 6, 18</column>
<column name="mulOut_M_real_2_ce0">15, 3, 1, 3</column>
<column name="mulOut_M_real_2_we0">9, 2, 1, 2</column>
<column name="mulOut_M_real_3_address0">15, 3, 6, 18</column>
<column name="mulOut_M_real_3_ce0">15, 3, 1, 3</column>
<column name="mulOut_M_real_3_we0">9, 2, 1, 2</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="phi_ln36_reg_522">9, 2, 8, 16</column>
<column name="rxmat_M_imag_0_address0">15, 3, 12, 36</column>
<column name="rxmat_M_imag_0_ce0">15, 3, 1, 3</column>
<column name="rxmat_M_imag_0_ce1">9, 2, 1, 2</column>
<column name="rxmat_M_imag_1_address0">15, 3, 12, 36</column>
<column name="rxmat_M_imag_1_ce0">15, 3, 1, 3</column>
<column name="rxmat_M_imag_1_ce1">9, 2, 1, 2</column>
<column name="rxmat_M_imag_2_address0">15, 3, 12, 36</column>
<column name="rxmat_M_imag_2_ce0">15, 3, 1, 3</column>
<column name="rxmat_M_imag_2_ce1">9, 2, 1, 2</column>
<column name="rxmat_M_imag_3_address0">15, 3, 12, 36</column>
<column name="rxmat_M_imag_3_ce0">15, 3, 1, 3</column>
<column name="rxmat_M_imag_3_ce1">9, 2, 1, 2</column>
<column name="rxmat_M_real_0_address0">15, 3, 12, 36</column>
<column name="rxmat_M_real_0_ce0">15, 3, 1, 3</column>
<column name="rxmat_M_real_0_ce1">9, 2, 1, 2</column>
<column name="rxmat_M_real_1_address0">15, 3, 12, 36</column>
<column name="rxmat_M_real_1_ce0">15, 3, 1, 3</column>
<column name="rxmat_M_real_1_ce1">9, 2, 1, 2</column>
<column name="rxmat_M_real_2_address0">15, 3, 12, 36</column>
<column name="rxmat_M_real_2_ce0">15, 3, 1, 3</column>
<column name="rxmat_M_real_2_ce1">9, 2, 1, 2</column>
<column name="rxmat_M_real_3_address0">15, 3, 12, 36</column>
<column name="rxmat_M_real_3_ce0">15, 3, 1, 3</column>
<column name="rxmat_M_real_3_ce1">9, 2, 1, 2</column>
<column name="xmat_M_imag_0_address0">15, 3, 12, 36</column>
<column name="xmat_M_imag_0_ce0">15, 3, 1, 3</column>
<column name="xmat_M_imag_0_ce1">9, 2, 1, 2</column>
<column name="xmat_M_imag_1_address0">15, 3, 12, 36</column>
<column name="xmat_M_imag_1_ce0">15, 3, 1, 3</column>
<column name="xmat_M_imag_1_ce1">9, 2, 1, 2</column>
<column name="xmat_M_imag_2_address0">15, 3, 12, 36</column>
<column name="xmat_M_imag_2_ce0">15, 3, 1, 3</column>
<column name="xmat_M_imag_2_ce1">9, 2, 1, 2</column>
<column name="xmat_M_imag_3_address0">15, 3, 12, 36</column>
<column name="xmat_M_imag_3_ce0">15, 3, 1, 3</column>
<column name="xmat_M_imag_3_ce1">9, 2, 1, 2</column>
<column name="xmat_M_real_0_address0">15, 3, 12, 36</column>
<column name="xmat_M_real_0_ce0">15, 3, 1, 3</column>
<column name="xmat_M_real_0_ce1">9, 2, 1, 2</column>
<column name="xmat_M_real_1_address0">15, 3, 12, 36</column>
<column name="xmat_M_real_1_ce0">15, 3, 1, 3</column>
<column name="xmat_M_real_1_ce1">9, 2, 1, 2</column>
<column name="xmat_M_real_2_address0">15, 3, 12, 36</column>
<column name="xmat_M_real_2_ce0">15, 3, 1, 3</column>
<column name="xmat_M_real_2_ce1">9, 2, 1, 2</column>
<column name="xmat_M_real_3_address0">15, 3, 12, 36</column>
<column name="xmat_M_real_3_ce0">15, 3, 1, 3</column>
<column name="xmat_M_real_3_ce1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="grp_DiagMatMul_fu_589_ap_start_reg">1, 0, 1, 0</column>
<column name="i_0_reg_533">9, 0, 9, 0</column>
<column name="i_1_reg_556">7, 0, 7, 0</column>
<column name="i_2_reg_578">9, 0, 9, 0</column>
<column name="i_4_reg_958">7, 0, 7, 0</column>
<column name="i_reg_939">9, 0, 9, 0</column>
<column name="icmp_ln71_reg_980">1, 0, 1, 0</column>
<column name="icmp_ln71_reg_980_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="j_0_reg_545">7, 0, 7, 0</column>
<column name="j_1_reg_567">9, 0, 9, 0</column>
<column name="lshr_ln1_reg_989">3, 0, 3, 0</column>
<column name="phi_ln36_reg_522">8, 0, 8, 0</column>
<column name="trunc_ln60_reg_963">2, 0, 2, 0</column>
<column name="valOut_last_V_reg_1034">1, 0, 1, 0</column>
<column name="zext_ln57_reg_967">5, 0, 14, 9</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, matmul, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, matmul, return value</column>
<column name="in_stream_TDATA">in, 64, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TKEEP">in, 8, axis, in_stream_V_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 8, axis, in_stream_V_strb_V, pointer</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TKEEP">out, 8, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 8, axis, out_stream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
