Fitter report for TOP
Wed Mar 21 22:51:38 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Mar 21 22:51:38 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; TOP                                         ;
; Top-level Entity Name              ; TOP                                         ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M16SCE144I7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,490 / 15,840 ( 35 % )                     ;
;     Total combinational functions  ; 4,609 / 15,840 ( 29 % )                     ;
;     Dedicated logic registers      ; 4,844 / 15,840 ( 31 % )                     ;
; Total registers                    ; 4844                                        ;
; Total pins                         ; 70 / 101 ( 69 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,704 / 562,176 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 12 / 90 ( 13 % )                            ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M16SCE144I7G                        ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.4%      ;
;     Processor 3            ;  12.0%      ;
;     Processor 4            ;  11.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9855 ) ; 0.00 % ( 0 / 9855 )        ; 0.00 % ( 0 / 9855 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9855 ) ; 0.00 % ( 0 / 9855 )        ; 0.00 % ( 0 / 9855 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 9835 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 20 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 5,490 / 15,840 ( 35 % )    ;
;     -- Combinational with no register       ; 646                        ;
;     -- Register only                        ; 881                        ;
;     -- Combinational with a register        ; 3963                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 745                        ;
;     -- 3 input functions                    ; 2164                       ;
;     -- <=2 input functions                  ; 1700                       ;
;     -- Register only                        ; 881                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2468                       ;
;     -- arithmetic mode                      ; 2141                       ;
;                                             ;                            ;
; Total registers*                            ; 4,844 / 16,306 ( 30 % )    ;
;     -- Dedicated logic registers            ; 4,844 / 15,840 ( 31 % )    ;
;     -- I/O registers                        ; 0 / 466 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 500 / 990 ( 51 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 70 / 101 ( 69 % )          ;
;     -- Clock pins                           ; 6 / 6 ( 100 % )            ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 32 / 61 ( 52 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 8,704 / 562,176 ( 2 % )    ;
; Total block memory implementation bits      ; 294,912 / 562,176 ( 52 % ) ;
; Embedded Multiplier 9-bit elements          ; 12 / 90 ( 13 % )           ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global signals                              ; 20                         ;
;     -- Global clocks                        ; 20 / 20 ( 100 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 12.5% / 12.7% / 12.4%      ;
; Peak interconnect usage (total/H/V)         ; 29.8% / 30.8% / 28.4%      ;
; Maximum fan-out                             ; 4334                       ;
; Highest non-global fan-out                  ; 4315                       ;
; Total fan-out                               ; 30872                      ;
; Average fan-out                             ; 2.99                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 5490 / 15840 ( 35 % ) ; 0 / 15840 ( 0 % )              ;
;     -- Combinational with no register       ; 646                   ; 0                              ;
;     -- Register only                        ; 881                   ; 0                              ;
;     -- Combinational with a register        ; 3963                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 745                   ; 0                              ;
;     -- 3 input functions                    ; 2164                  ; 0                              ;
;     -- <=2 input functions                  ; 1700                  ; 0                              ;
;     -- Register only                        ; 881                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 2468                  ; 0                              ;
;     -- arithmetic mode                      ; 2141                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 4844                  ; 0                              ;
;     -- Dedicated logic registers            ; 4844 / 15840 ( 31 % ) ; 0 / 15840 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 500 / 990 ( 51 % )    ; 0 / 990 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 70                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 12 / 90 ( 13 % )      ; 0 / 90 ( 0 % )                 ;
; Total memory bits                           ; 8704                  ; 0                              ;
; Total RAM block bits                        ; 294912                ; 0                              ;
; PLL                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M9K                                         ; 32 / 61 ( 52 % )      ; 0 / 61 ( 0 % )                 ;
; Clock control block                         ; 17 / 24 ( 70 % )      ; 3 / 24 ( 12 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 4375                  ; 1                              ;
;     -- Registered Input Connections         ; 4358                  ; 0                              ;
;     -- Output Connections                   ; 1                     ; 4375                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 31280                 ; 4388                           ;
;     -- Registered Connections               ; 20756                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 4376                           ;
;     -- hard_block:auto_generated_inst       ; 4376                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 16                    ; 1                              ;
;     -- Output Ports                         ; 54                    ; 4                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; MIC[10] ; 76    ; 5        ; 50           ; 2            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[11] ; 75    ; 5        ; 50           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[12] ; 119   ; 7        ; 28           ; 30           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[1]  ; 118   ; 7        ; 30           ; 30           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[2]  ; 127   ; 8        ; 14           ; 17           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[3]  ; 124   ; 8        ; 14           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[4]  ; 131   ; 8        ; 12           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[5]  ; 130   ; 8        ; 12           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[6]  ; 81    ; 5        ; 50           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[7]  ; 79    ; 5        ; 50           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[8]  ; 78    ; 5        ; 50           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MIC[9]  ; 77    ; 5        ; 50           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; PCKO    ; 57    ; 3        ; 21           ; 0            ; 0            ; 82                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RXD     ; 66    ; 4        ; 41           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SCK     ; 64    ; 4        ; 38           ; 0            ; 21           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; clk24   ; 29    ; 2        ; 0            ; 8            ; 21           ; 31                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HSYNC        ; 39    ; 3        ; 6            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]       ; 122   ; 8        ; 16           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]       ; 121   ; 8        ; 19           ; 17           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]       ; 120   ; 8        ; 19           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MICCLK[0]    ; 132   ; 8        ; 12           ; 17           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MICCLK[1]    ; 74    ; 5        ; 50           ; 2            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PIXCLK       ; 58    ; 3        ; 24           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PIXD[0]      ; 55    ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PIXD[1]      ; 54    ; 3        ; 19           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PIXD[2]      ; 48    ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PIXD[3]      ; 47    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PIXD[4]      ; 46    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PIXD[5]      ; 45    ; 3        ; 8            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PIXD[6]      ; 44    ; 3        ; 8            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PIXD[7]      ; 43    ; 3        ; 6            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD          ; 65    ; 4        ; 38           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VSYNC        ; 38    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[10] ; 7     ; 1A       ; 25           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[11] ; 8     ; 1A       ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[12] ; 10    ; 1A       ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[13] ; 100   ; 6        ; 50           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[14] ; 99    ; 6        ; 50           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[15] ; 98    ; 6        ; 50           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[16] ; 11    ; 1A       ; 25           ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[17] ; 12    ; 1A       ; 25           ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[18] ; 13    ; 1A       ; 25           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[19] ; 14    ; 1A       ; 25           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[1]  ; 134   ; 8        ; 10           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[20] ; 96    ; 6        ; 50           ; 21           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[21] ; 93    ; 6        ; 50           ; 16           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[22] ; 92    ; 6        ; 50           ; 16           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[23] ; 21    ; 1B       ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[24] ; 22    ; 1B       ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[25] ; 24    ; 1B       ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[26] ; 91    ; 6        ; 50           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[27] ; 90    ; 6        ; 50           ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[28] ; 89    ; 6        ; 50           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[29] ; 25    ; 1B       ; 0            ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[2]  ; 135   ; 8        ; 10           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[30] ; 26    ; 2        ; 0            ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[31] ; 88    ; 6        ; 50           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[32] ; 87    ; 5        ; 50           ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[33] ; 86    ; 5        ; 50           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[34] ; 27    ; 2        ; 0            ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[35] ; 32    ; 2        ; 0            ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[36] ; 85    ; 5        ; 50           ; 11           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[37] ; 84    ; 5        ; 50           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[3]  ; 106   ; 6        ; 50           ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[4]  ; 105   ; 6        ; 50           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[5]  ; 140   ; 8        ; 8            ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[6]  ; 141   ; 8        ; 8            ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[7]  ; 6     ; 1A       ; 25           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[8]  ; 102   ; 6        ; 50           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; speakers[9]  ; 101   ; 6        ; 50           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; 121      ; DIFFIO_RX_T28n, DIFFOUT_T28n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; LED[1]              ; Dual Purpose Pin ;
; 122      ; DEV_OE                                             ; Use as regular IO              ; LED[0]              ; Dual Purpose Pin ;
; 126      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; 134      ; DIFFIO_RX_T34n, DIFFOUT_T34n, CRC_ERROR, Low_Speed ; Use as regular IO              ; speakers[1]         ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T36p, DIFFOUT_T36p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T36n, DIFFOUT_T36n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 8 / 8 ( 100 % )  ; 2.5V          ; --           ;
; 1B       ; 8 / 10 ( 80 % )  ; 2.5V          ; --           ;
; 2        ; 4 / 7 ( 57 % )   ; 2.5V          ; --           ;
; 3        ; 12 / 18 ( 67 % ) ; 2.5V          ; --           ;
; 4        ; 3 / 7 ( 43 % )   ; 2.5V          ; --           ;
; 5        ; 11 / 12 ( 92 % ) ; 2.5V          ; --           ;
; 6        ; 14 / 15 ( 93 % ) ; 2.5V          ; --           ;
; 7        ; 2 / 7 ( 29 % )   ; 2.5V          ; --           ;
; 8        ; 16 / 17 ( 94 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; speakers[7]                                    ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 2          ; 1A       ; speakers[10]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 4          ; 1A       ; speakers[11]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; speakers[12]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 8          ; 1A       ; speakers[16]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 10         ; 1A       ; speakers[17]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ; 12         ; 1A       ; speakers[18]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 14         ; 1A       ; speakers[19]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 20       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; speakers[23]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 30         ; 1B       ; speakers[24]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; speakers[25]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 34         ; 1B       ; speakers[29]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ; 40         ; 2        ; speakers[30]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 27       ; 42         ; 2        ; speakers[34]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 46         ; 2        ; clk24                                          ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 30       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 32       ; 64         ; 2        ; speakers[35]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 68         ; 3        ; VSYNC                                          ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 70         ; 3        ; HSYNC                                          ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 41       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 43       ; 74         ; 3        ; PIXD[7]                                        ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 76         ; 3        ; PIXD[6]                                        ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 45       ; 78         ; 3        ; PIXD[5]                                        ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 46       ; 92         ; 3        ; PIXD[4]                                        ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 47       ; 94         ; 3        ; PIXD[3]                                        ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 97         ; 3        ; PIXD[2]                                        ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 49       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 50       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 51       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 53       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 54       ; 100        ; 3        ; PIXD[1]                                        ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 104        ; 3        ; PIXD[0]                                        ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 56       ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 57       ; 108        ; 3        ; PCKO                                           ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 110        ; 3        ; PIXCLK                                         ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 60       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 61       ; 133        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 62       ; 134        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 63       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 64       ; 140        ; 4        ; SCK                                            ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 142        ; 4        ; TXD                                            ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 144        ; 4        ; RXD                                            ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 67       ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 70       ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 71       ;            ; --       ; VCCA5                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 157        ; 5        ; MICCLK[1]                                      ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 156        ; 5        ; MIC[11]                                        ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 159        ; 5        ; MIC[10]                                        ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 158        ; 5        ; MIC[9]                                         ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ; 177        ; 5        ; MIC[8]                                         ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 79       ; 176        ; 5        ; MIC[7]                                         ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 81       ; 178        ; 5        ; MIC[6]                                         ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 82       ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 84       ; 185        ; 5        ; speakers[37]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 184        ; 5        ; speakers[36]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 187        ; 5        ; speakers[33]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 186        ; 5        ; speakers[32]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 192        ; 6        ; speakers[31]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 194        ; 6        ; speakers[28]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 196        ; 6        ; speakers[27]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 198        ; 6        ; speakers[26]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 200        ; 6        ; speakers[22]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 93       ; 202        ; 6        ; speakers[21]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 94       ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 216        ; 6        ; speakers[20]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 97       ; 217        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 98       ; 218        ; 6        ; speakers[15]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 220        ; 6        ; speakers[14]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 221        ; 6        ; speakers[13]                                   ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 222        ; 6        ; speakers[9]                                    ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ; 223        ; 6        ; speakers[8]                                    ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 103      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 232        ; 6        ; speakers[4]                                    ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 234        ; 6        ; speakers[3]                                    ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 236        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 111      ; 238        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 112      ; 255        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 113      ; 258        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 114      ; 260        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 118      ; 280        ; 7        ; MIC[1]                                         ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 282        ; 7        ; MIC[12]                                        ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 292        ; 8        ; LED[2]                                         ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 294        ; 8        ; LED[1]                                         ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 122      ; 296        ; 8        ; LED[0]                                         ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 123      ; 299        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 124      ; 301        ; 8        ; MIC[3]                                         ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 125      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 126      ; 300        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 303        ; 8        ; MIC[2]                                         ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 128      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 129      ; 302        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 130      ; 304        ; 8        ; MIC[5]                                         ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 131      ; 306        ; 8        ; MIC[4]                                         ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 132      ; 308        ; 8        ; MICCLK[0]                                      ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 133      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 134      ; 310        ; 8        ; speakers[1]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 311        ; 8        ; speakers[2]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 312        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 137      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 314        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 140      ; 316        ; 8        ; speakers[5]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 141      ; 318        ; 8        ; speakers[6]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 142      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                    ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------+
; SDC pin name                  ; pll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                         ;
; Compensate clock              ; clock0                                                         ;
; Compensated input/output pins ; --                                                             ;
; Switchover type               ; --                                                             ;
; Input frequency 0             ; 24.0 MHz                                                       ;
; Input frequency 1             ; --                                                             ;
; Nominal PFD frequency         ; 24.0 MHz                                                       ;
; Nominal VCO frequency         ; 624.0 MHz                                                      ;
; VCO post scale K counter      ; 2                                                              ;
; VCO frequency control         ; Auto                                                           ;
; VCO phase shift step          ; 200 ps                                                         ;
; VCO multiply                  ; --                                                             ;
; VCO divide                    ; --                                                             ;
; Freq min lock                 ; 11.54 MHz                                                      ;
; Freq max lock                 ; 25.01 MHz                                                      ;
; M VCO Tap                     ; 0                                                              ;
; M Initial                     ; 1                                                              ;
; M value                       ; 26                                                             ;
; N value                       ; 1                                                              ;
; Charge pump current           ; setting 1                                                      ;
; Loop filter resistance        ; setting 24                                                     ;
; Loop filter capacitance       ; setting 0                                                      ;
; Bandwidth                     ; 450 kHz to 980 kHz                                             ;
; Bandwidth type                ; Medium                                                         ;
; Real time reconfigurable      ; Off                                                            ;
; Scan chain MIF file           ; --                                                             ;
; Preserve PLL counter order    ; Off                                                            ;
; PLL location                  ; PLL_1                                                          ;
; Inclk0 signal                 ; clk24                                                          ;
; Inclk1 signal                 ; --                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                  ;
; Inclk1 signal type            ; --                                                             ;
+-------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------+
; Name                                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                    ;
+---------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------+
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 2    ; 75  ; 0.64 MHz         ; 0 (0 ps)    ; 0.14 (200 ps)    ; 50/50      ; C1      ; 325           ; 163/162 Odd  ; C0            ; 1       ; 0       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 1    ; 5   ; 4.8 MHz          ; 0 (0 ps)    ; 0.35 (200 ps)    ; 50/50      ; C2      ; 130           ; 65/65 Even   ; --            ; 1       ; 0       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2]            ; clock2       ; 1    ; 80  ; 0.3 MHz          ; 0 (0 ps)    ; 0.11 (200 ps)    ; 50/50      ; C4      ; 416           ; 208/208 Even ; C3            ; 1       ; 0       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2]~cascade_in ; --           ; --   ; --  ; --               ; --          ; --               ; --         ; C3      ; 5             ; 2/3 Odd      ; --            ; 1       ; 0       ;                                                 ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --  ; --               ; --          ; --               ; --         ; C0      ; 3             ; 1/2 Odd      ; --            ; 1       ; 0       ;                                                 ;
+---------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; speakers[1]  ; Incomplete set of assignments ;
; speakers[2]  ; Incomplete set of assignments ;
; speakers[3]  ; Incomplete set of assignments ;
; speakers[4]  ; Incomplete set of assignments ;
; speakers[5]  ; Incomplete set of assignments ;
; speakers[6]  ; Incomplete set of assignments ;
; speakers[7]  ; Incomplete set of assignments ;
; speakers[8]  ; Incomplete set of assignments ;
; speakers[9]  ; Incomplete set of assignments ;
; speakers[10] ; Incomplete set of assignments ;
; speakers[11] ; Incomplete set of assignments ;
; speakers[12] ; Incomplete set of assignments ;
; speakers[13] ; Incomplete set of assignments ;
; speakers[14] ; Incomplete set of assignments ;
; speakers[15] ; Incomplete set of assignments ;
; speakers[16] ; Incomplete set of assignments ;
; speakers[17] ; Incomplete set of assignments ;
; speakers[18] ; Incomplete set of assignments ;
; speakers[19] ; Incomplete set of assignments ;
; speakers[20] ; Incomplete set of assignments ;
; speakers[21] ; Incomplete set of assignments ;
; speakers[22] ; Incomplete set of assignments ;
; speakers[23] ; Incomplete set of assignments ;
; speakers[24] ; Incomplete set of assignments ;
; speakers[25] ; Incomplete set of assignments ;
; speakers[26] ; Incomplete set of assignments ;
; speakers[27] ; Incomplete set of assignments ;
; speakers[28] ; Incomplete set of assignments ;
; speakers[29] ; Incomplete set of assignments ;
; speakers[30] ; Incomplete set of assignments ;
; speakers[31] ; Incomplete set of assignments ;
; speakers[32] ; Incomplete set of assignments ;
; speakers[33] ; Incomplete set of assignments ;
; speakers[34] ; Incomplete set of assignments ;
; speakers[35] ; Incomplete set of assignments ;
; speakers[36] ; Incomplete set of assignments ;
; speakers[37] ; Incomplete set of assignments ;
; TXD          ; Incomplete set of assignments ;
; VSYNC        ; Incomplete set of assignments ;
; HSYNC        ; Incomplete set of assignments ;
; PIXCLK       ; Incomplete set of assignments ;
; PIXD[0]      ; Incomplete set of assignments ;
; PIXD[1]      ; Incomplete set of assignments ;
; PIXD[2]      ; Incomplete set of assignments ;
; PIXD[3]      ; Incomplete set of assignments ;
; PIXD[4]      ; Incomplete set of assignments ;
; PIXD[5]      ; Incomplete set of assignments ;
; PIXD[6]      ; Incomplete set of assignments ;
; PIXD[7]      ; Incomplete set of assignments ;
; MICCLK[0]    ; Incomplete set of assignments ;
; MICCLK[1]    ; Incomplete set of assignments ;
; LED[0]       ; Incomplete set of assignments ;
; LED[1]       ; Incomplete set of assignments ;
; LED[2]       ; Incomplete set of assignments ;
; PCKO         ; Incomplete set of assignments ;
; clk24        ; Incomplete set of assignments ;
; SCK          ; Incomplete set of assignments ;
; RXD          ; Incomplete set of assignments ;
; MIC[1]       ; Incomplete set of assignments ;
; MIC[2]       ; Incomplete set of assignments ;
; MIC[3]       ; Incomplete set of assignments ;
; MIC[4]       ; Incomplete set of assignments ;
; MIC[5]       ; Incomplete set of assignments ;
; MIC[6]       ; Incomplete set of assignments ;
; MIC[7]       ; Incomplete set of assignments ;
; MIC[8]       ; Incomplete set of assignments ;
; MIC[9]       ; Incomplete set of assignments ;
; MIC[10]      ; Incomplete set of assignments ;
; MIC[11]      ; Incomplete set of assignments ;
; MIC[12]      ; Incomplete set of assignments ;
+--------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                           ; Entity Name                             ; Library Name ;
+----------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |TOP                                                                             ; 5490 (236)  ; 4844 (171)                ; 0 (0)         ; 8704        ; 32   ; 1          ; 12           ; 12      ; 0         ; 70   ; 0            ; 646 (65)     ; 881 (14)          ; 3963 (22)        ; 0          ; |TOP                                                                                                                                                                                                                                                                          ; TOP                                     ; work         ;
;    |FIFO:fifo|                                                                   ; 95 (0)      ; 83 (0)                    ; 0 (0)         ; 4096        ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 31 (0)            ; 52 (0)           ; 0          ; |TOP|FIFO:fifo                                                                                                                                                                                                                                                                ; FIFO                                    ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                        ; 95 (0)      ; 83 (0)                    ; 0 (0)         ; 4096        ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 31 (0)            ; 52 (0)           ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                              ; dcfifo_mixed_widths                     ; work         ;
;          |dcfifo_lde1:auto_generated|                                            ; 95 (39)     ; 83 (29)                   ; 0 (0)         ; 4096        ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (2)       ; 31 (15)           ; 52 (13)          ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated                                                                                                                                                                                   ; dcfifo_lde1                             ; work         ;
;             |a_gray2bin_gra:rdptr_g_gray2bin|                                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_gray2bin_gra:rdptr_g_gray2bin                                                                                                                                                   ; a_gray2bin_gra                          ; work         ;
;             |a_gray2bin_gra:rs_dgwp_gray2bin|                                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_gray2bin_gra:rs_dgwp_gray2bin                                                                                                                                                   ; a_gray2bin_gra                          ; work         ;
;             |a_graycounter_9gb:wrptr_g1p|                                        ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p                                                                                                                                                       ; a_graycounter_9gb                       ; work         ;
;             |a_graycounter_c26:rdptr_g1p|                                        ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 7 (7)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_c26:rdptr_g1p                                                                                                                                                       ; a_graycounter_c26                       ; work         ;
;             |alt_synch_pipe_d9l:rs_dgwp|                                         ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 2 (0)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp                                                                                                                                                        ; alt_synch_pipe_d9l                      ; work         ;
;                |dffpipe_uu8:dffpipe14|                                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 2 (2)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14                                                                                                                                  ; dffpipe_uu8                             ; work         ;
;             |alt_synch_pipe_g9l:ws_dgrp|                                         ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 3 (0)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp                                                                                                                                                        ; alt_synch_pipe_g9l                      ; work         ;
;                |dffpipe_1v8:dffpipe17|                                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 3 (3)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17                                                                                                                                  ; dffpipe_1v8                             ; work         ;
;             |altsyncram_2b01:fifo_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram                                                                                                                                                          ; altsyncram_2b01                         ; work         ;
;             |cntr_i0d:cntr_b|                                                    ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cntr_i0d:cntr_b                                                                                                                                                                   ; cntr_i0d                                ; work         ;
;             |dffpipe_909:rs_brp|                                                 ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp                                                                                                                                                                ; dffpipe_909                             ; work         ;
;             |dffpipe_tu8:rs_bwp|                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp                                                                                                                                                                ; dffpipe_tu8                             ; work         ;
;             |mux_9d7:rdemp_eq_comp_lsb_mux|                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                     ; mux_9d7                                 ; work         ;
;             |mux_9d7:rdemp_eq_comp_msb_mux|                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                     ; mux_9d7                                 ; work         ;
;             |mux_9d7:wrfull_eq_comp_lsb_mux|                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux                                                                                                                                                    ; mux_9d7                                 ; work         ;
;             |mux_9d7:wrfull_eq_comp_msb_mux|                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux                                                                                                                                                    ; mux_9d7                                 ; work         ;
;    |Mic:GeneratedMics[10].mic|                                                   ; 466 (22)    ; 424 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 42 (0)       ; 78 (21)           ; 346 (1)          ; 0          ; |TOP|Mic:GeneratedMics[10].mic                                                                                                                                                                                                                                                ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 242 (242)   ; 228 (228)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 227 (227)        ; 0          ; |TOP|Mic:GeneratedMics[10].mic|CIC:cic                                                                                                                                                                                                                                        ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 202 (0)     ; 174 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 28 (0)       ; 56 (0)            ; 118 (0)          ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir                                                                                                                                                                                                                                        ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 202 (0)     ; 174 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 28 (0)       ; 56 (0)            ; 118 (0)          ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 202 (0)     ; 174 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 28 (0)       ; 56 (0)            ; 118 (0)          ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                       ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 180 (146)   ; 152 (118)                 ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 28 (28)      ; 34 (1)            ; 118 (117)        ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                       ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                          ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_13|                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_15|                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_16|                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 1 (1)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_compute|                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                         ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_memread|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                         ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                            ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated    ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                        ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[11].mic|                                                   ; 397 (22)    ; 374 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 23 (0)       ; 67 (21)           ; 307 (1)          ; 0          ; |TOP|Mic:GeneratedMics[11].mic                                                                                                                                                                                                                                                ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 230 (230)   ; 220 (220)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 220 (220)        ; 0          ; |TOP|Mic:GeneratedMics[11].mic|CIC:cic                                                                                                                                                                                                                                        ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir                                                                                                                                                                                                                                        ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                       ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (13)      ; 24 (0)            ; 86 (86)          ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                       ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                            ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated    ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                        ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[12].mic|                                                   ; 395 (23)    ; 370 (23)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 24 (0)       ; 68 (22)           ; 303 (1)          ; 0          ; |TOP|Mic:GeneratedMics[12].mic                                                                                                                                                                                                                                                ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 227 (227)   ; 215 (215)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 215 (215)        ; 0          ; |TOP|Mic:GeneratedMics[12].mic|CIC:cic                                                                                                                                                                                                                                        ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 12 (0)       ; 46 (0)            ; 87 (0)           ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir                                                                                                                                                                                                                                        ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 12 (0)       ; 46 (0)            ; 87 (0)           ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 12 (0)       ; 46 (0)            ; 87 (0)           ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                       ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 12 (12)      ; 24 (0)            ; 87 (87)          ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                       ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                            ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated    ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                        ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[1].mic|                                                    ; 396 (22)    ; 373 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 23 (0)       ; 67 (21)           ; 306 (1)          ; 0          ; |TOP|Mic:GeneratedMics[1].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)   ; 219 (219)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 219 (219)        ; 0          ; |TOP|Mic:GeneratedMics[1].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (13)      ; 24 (0)            ; 86 (86)          ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[2].mic|                                                    ; 396 (22)    ; 373 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 23 (0)       ; 67 (21)           ; 306 (1)          ; 0          ; |TOP|Mic:GeneratedMics[2].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)   ; 219 (219)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 219 (219)        ; 0          ; |TOP|Mic:GeneratedMics[2].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (13)      ; 24 (0)            ; 86 (86)          ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[3].mic|                                                    ; 396 (22)    ; 372 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 24 (0)       ; 65 (20)           ; 307 (2)          ; 0          ; |TOP|Mic:GeneratedMics[3].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)   ; 218 (218)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 218 (218)        ; 0          ; |TOP|Mic:GeneratedMics[3].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 45 (0)            ; 87 (0)           ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 45 (0)            ; 87 (0)           ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 45 (0)            ; 87 (0)           ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (13)      ; 24 (0)            ; 86 (86)          ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 1 (1)            ; 0          ; |TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[4].mic|                                                    ; 396 (22)    ; 371 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 25 (0)       ; 67 (21)           ; 304 (1)          ; 0          ; |TOP|Mic:GeneratedMics[4].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)   ; 217 (217)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 217 (217)        ; 0          ; |TOP|Mic:GeneratedMics[4].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (13)      ; 24 (0)            ; 86 (86)          ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[5].mic|                                                    ; 396 (22)    ; 371 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 25 (0)       ; 67 (21)           ; 304 (1)          ; 0          ; |TOP|Mic:GeneratedMics[5].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)   ; 217 (217)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 217 (217)        ; 0          ; |TOP|Mic:GeneratedMics[5].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (13)      ; 24 (0)            ; 86 (86)          ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[6].mic|                                                    ; 394 (22)    ; 368 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 26 (0)       ; 67 (21)           ; 301 (1)          ; 0          ; |TOP|Mic:GeneratedMics[6].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 227 (227)   ; 214 (214)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 214 (214)        ; 0          ; |TOP|Mic:GeneratedMics[6].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (13)      ; 24 (0)            ; 86 (86)          ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[7].mic|                                                    ; 396 (22)    ; 371 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 25 (0)       ; 67 (21)           ; 304 (1)          ; 0          ; |TOP|Mic:GeneratedMics[7].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)   ; 217 (217)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 217 (217)        ; 0          ; |TOP|Mic:GeneratedMics[7].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (13)      ; 24 (0)            ; 86 (86)          ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[8].mic|                                                    ; 396 (22)    ; 372 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 24 (0)       ; 67 (21)           ; 305 (1)          ; 0          ; |TOP|Mic:GeneratedMics[8].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)   ; 218 (218)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 218 (218)        ; 0          ; |TOP|Mic:GeneratedMics[8].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (13)      ; 24 (0)            ; 86 (86)          ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |Mic:GeneratedMics[9].mic|                                                    ; 396 (22)    ; 373 (22)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 23 (0)       ; 67 (21)           ; 306 (1)          ; 0          ; |TOP|Mic:GeneratedMics[9].mic                                                                                                                                                                                                                                                 ; Mic                                     ; work         ;
;       |CIC:cic|                                                                  ; 229 (229)   ; 219 (219)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 219 (219)        ; 0          ; |TOP|Mic:GeneratedMics[9].mic|CIC:cic                                                                                                                                                                                                                                         ; CIC                                     ; work         ;
;       |FIR:fir|                                                                  ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir                                                                                                                                                                                                                                         ; FIR                                     ; FIR          ;
;          |FIR_fir_compiler_ii_0:fir_compiler_ii_0|                               ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0                                                                                                                                                                                                 ; FIR_fir_compiler_ii_0                   ; fir          ;
;             |FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|           ; 145 (0)     ; 132 (0)                   ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (0)       ; 46 (0)            ; 86 (0)           ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst                                                                                                                                        ; FIR_fir_compiler_ii_0_ast               ; fir          ;
;                |FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core| ; 123 (99)    ; 110 (86)                  ; 0 (0)         ; 384         ; 2    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 13 (13)      ; 24 (0)            ; 86 (86)          ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core                                                                        ; FIR_fir_compiler_ii_0_rtl_core          ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_etm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated  ; altsyncram_etm3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_ctm3:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated  ; altsyncram_ctm3                         ; work         ;
;                   |dspba_delay:d_xIn_0_13|                                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                 ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                             ; lpm_mult                                ; work         ;
;                      |mult_1mt:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated     ; mult_1mt                                ; work         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; 0          ; |TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                         ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;    |PDC:pdc|                                                                     ; 47 (47)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 22 (22)          ; 0          ; |TOP|PDC:pdc                                                                                                                                                                                                                                                                  ; PDC                                     ; work         ;
;    |PLL:pll|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|PLL:pll                                                                                                                                                                                                                                                                  ; PLL                                     ; work         ;
;       |altpll:altpll_component|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|PLL:pll|altpll:altpll_component                                                                                                                                                                                                                                          ; altpll                                  ; work         ;
;          |PLL_altpll:auto_generated|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                ; PLL_altpll                              ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[10].ps|                                  ; 26 (26)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 2 (2)             ; 18 (18)          ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[10].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[11].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[11].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[12].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[12].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[13].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[13].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[14].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[14].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[15].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[15].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[16].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[16].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[17].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[17].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[18].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[18].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[19].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[19].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[1].ps|                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 5 (5)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[1].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[20].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[20].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[21].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[21].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[22].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[22].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[23].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[23].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[24].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[24].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[25].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[25].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[26].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[26].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[27].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[27].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[28].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[28].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[29].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[29].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[2].ps|                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[2].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[30].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[30].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[31].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[31].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[32].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[32].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[33].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[33].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[34].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[34].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[35].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[35].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[36].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[36].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[37].ps|                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[37].ps                                                                                                                                                                                                                               ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[3].ps|                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[3].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[4].ps|                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[4].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[5].ps|                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[5].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[6].ps|                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[6].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[7].ps|                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[7].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[8].ps|                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[8].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PhaseShifter:GeneratedPhaseShifters[9].ps|                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |TOP|PhaseShifter:GeneratedPhaseShifters[9].ps                                                                                                                                                                                                                                ; PhaseShifter                            ; work         ;
;    |PowerOnReset:por|                                                            ; 22 (22)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 14 (14)          ; 0          ; |TOP|PowerOnReset:por                                                                                                                                                                                                                                                         ; PowerOnReset                            ; work         ;
;    |SerialSlave:ss|                                                              ; 38 (38)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 20 (20)           ; 8 (8)            ; 0          ; |TOP|SerialSlave:ss                                                                                                                                                                                                                                                           ; SerialSlave                             ; work         ;
+----------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; speakers[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[32] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[33] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[34] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[35] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[36] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; speakers[37] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TXD          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VSYNC        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSYNC        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIXCLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIXD[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIXD[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIXD[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIXD[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIXD[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIXD[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIXD[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIXD[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MICCLK[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MICCLK[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCKO         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk24        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SCK          ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RXD          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; MIC[1]       ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; MIC[2]       ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; MIC[3]       ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; MIC[4]       ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; MIC[5]       ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; MIC[6]       ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; MIC[7]       ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; MIC[8]       ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; MIC[9]       ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; MIC[10]      ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; MIC[11]      ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; MIC[12]      ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                            ;
+---------------------------------------------+-------------------+---------+
; Source Pin / Fanout                         ; Pad To Core Index ; Setting ;
+---------------------------------------------+-------------------+---------+
; PCKO                                        ;                   ;         ;
; clk24                                       ;                   ;         ;
; SCK                                         ;                   ;         ;
;      - SerialSlave:ss|recieveBuffer[3]~1    ; 1                 ; 6       ;
;      - SerialSlave:ss|BitCounter~0          ; 1                 ; 6       ;
;      - SerialSlave:ss|BitCounter[2]~2       ; 1                 ; 6       ;
;      - SerialSlave:ss|BitCounter~3          ; 1                 ; 6       ;
;      - SerialSlave:ss|BitCounter~4          ; 1                 ; 6       ;
;      - SerialSlave:ss|BitCounter~5          ; 1                 ; 6       ;
;      - SerialSlave:ss|preSCK[0]~feeder      ; 1                 ; 6       ;
; RXD                                         ;                   ;         ;
;      - SerialSlave:ss|recieveBuffer[7]      ; 0                 ; 6       ;
; MIC[1]                                      ;                   ;         ;
;      - Mic:GeneratedMics[1].mic|inputBuf~0  ; 0                 ; 6       ;
; MIC[2]                                      ;                   ;         ;
;      - Mic:GeneratedMics[2].mic|inputBuf~0  ; 1                 ; 6       ;
; MIC[3]                                      ;                   ;         ;
;      - Mic:GeneratedMics[3].mic|inputBuf~0  ; 0                 ; 6       ;
; MIC[4]                                      ;                   ;         ;
;      - Mic:GeneratedMics[4].mic|inputBuf~0  ; 1                 ; 6       ;
; MIC[5]                                      ;                   ;         ;
;      - Mic:GeneratedMics[5].mic|inputBuf~0  ; 0                 ; 6       ;
; MIC[6]                                      ;                   ;         ;
;      - Mic:GeneratedMics[6].mic|inputBuf~0  ; 0                 ; 6       ;
; MIC[7]                                      ;                   ;         ;
;      - Mic:GeneratedMics[7].mic|inputBuf~0  ; 1                 ; 6       ;
; MIC[8]                                      ;                   ;         ;
;      - Mic:GeneratedMics[8].mic|inputBuf~0  ; 0                 ; 6       ;
; MIC[9]                                      ;                   ;         ;
;      - Mic:GeneratedMics[9].mic|inputBuf~0  ; 0                 ; 6       ;
; MIC[10]                                     ;                   ;         ;
;      - Mic:GeneratedMics[10].mic|inputBuf~0 ; 0                 ; 6       ;
; MIC[11]                                     ;                   ;         ;
;      - Mic:GeneratedMics[11].mic|inputBuf~0 ; 0                 ; 6       ;
; MIC[12]                                     ;                   ;         ;
;      - Mic:GeneratedMics[12].mic|inputBuf~0 ; 0                 ; 6       ;
+---------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                     ; Location           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Decoder0~10                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y18_N16 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~11                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y20_N10 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~12                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y19_N26 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~15                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y17_N6  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~16                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y21_N16 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~17                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y21_N18 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~18                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y21_N30 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~2                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y21_N24 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~20                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y17_N2  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~22                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y20_N4  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~24                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y19_N14 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~25                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y20_N2  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~27                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y21_N30 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~29                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y20_N26 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~31                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y18_N12 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~32                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y17_N20 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~34                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y18_N8  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~36                                                                                                                                                                                                                                                              ; LCCOMB_X33_Y19_N4  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~38                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y18_N30 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~4                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y20_N16 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~40                                                                                                                                                                                                                                                              ; LCCOMB_X33_Y17_N28 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~41                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y19_N16 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~42                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y20_N28 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~43                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y18_N2  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~44                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y19_N2  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~46                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y17_N4  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~47                                                                                                                                                                                                                                                              ; LCCOMB_X33_Y17_N22 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~48                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y18_N14 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~49                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y20_N14 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~51                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y21_N26 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~53                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y17_N14 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~54                                                                                                                                                                                                                                                              ; LCCOMB_X33_Y19_N30 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~55                                                                                                                                                                                                                                                              ; LCCOMB_X33_Y20_N14 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~56                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y21_N26 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~58                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y19_N2  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~6                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y19_N8  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~62                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y18_N18 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Decoder0~8                                                                                                                                                                                                                                                               ; LCCOMB_X30_Y19_N4  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|_~0                                                                                                                                                                               ; LCCOMB_X30_Y9_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|valid_rdreq~0                                                                                                                                                                     ; LCCOMB_X26_Y5_N30  ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|valid_wrreq~0                                                                                                                                                                     ; LCCOMB_X24_Y6_N30  ; 23      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|CIC:cic|count[7]~10                                                                                                                                                                                                                            ; LCCOMB_X37_Y24_N26 ; 210     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                           ; FF_X37_Y11_N17     ; 254     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5] ; FF_X39_Y9_N15      ; 110     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]      ; FF_X44_Y17_N5      ; 60      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]              ; FF_X39_Y9_N17      ; 49      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]              ; FF_X37_Y11_N31     ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]              ; FF_X37_Y10_N27     ; 253     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                     ; FF_X39_Y9_N31      ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                     ; FF_X43_Y15_N25     ; 217     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                ; FF_X43_Y17_N5      ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                ; FF_X42_Y12_N13     ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                 ; LCCOMB_X42_Y12_N0  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_q[0]                                         ; FF_X39_Y9_N27      ; 72      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                             ; FF_X25_Y1_N31      ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; Mic:GeneratedMics[11].mic|CIC:cic|d_d7[0]~0                                                                                                                                                                                                                              ; LCCOMB_X37_Y16_N18 ; 1618    ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                ; FF_X39_Y11_N31     ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                 ; LCCOMB_X39_Y11_N14 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                             ; FF_X27_Y29_N5      ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                ; FF_X42_Y15_N25     ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                 ; LCCOMB_X43_Y15_N22 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                             ; FF_X49_Y17_N9      ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                 ; FF_X28_Y8_N11      ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                  ; LCCOMB_X28_Y10_N14 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                              ; FF_X27_Y29_N19     ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                 ; FF_X9_Y6_N15       ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                  ; LCCOMB_X9_Y6_N16   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                              ; FF_X1_Y16_N15      ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                 ; FF_X46_Y17_N25     ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                  ; LCCOMB_X46_Y16_N16 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                              ; FF_X49_Y17_N13     ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                 ; FF_X38_Y8_N29      ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                  ; LCCOMB_X41_Y8_N12  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                              ; FF_X25_Y1_N1       ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                 ; FF_X41_Y15_N27     ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                  ; LCCOMB_X41_Y11_N0  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                              ; FF_X49_Y17_N5      ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                 ; FF_X6_Y12_N29      ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                  ; LCCOMB_X6_Y12_N10  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                              ; FF_X27_Y29_N23     ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                 ; FF_X8_Y9_N23       ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                  ; LCCOMB_X8_Y10_N10  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                              ; FF_X1_Y16_N5       ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                 ; FF_X7_Y7_N17       ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                  ; LCCOMB_X7_Y7_N2    ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                              ; FF_X49_Y17_N11     ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                 ; FF_X43_Y6_N29      ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count0_clkproc~0                                  ; LCCOMB_X43_Y6_N18  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                              ; FF_X1_Y16_N11      ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; PCKO                                                                                                                                                                                                                                                                     ; PIN_57             ; 81      ; Clock                                   ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; PDC:pdc|clkCounter[2]~22                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y9_N20  ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; PDC:pdc|clkCounter[2]~23                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y9_N26  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                               ; PLL_1              ; 24      ; Clock                                   ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                               ; PLL_1              ; 4310    ; Clock                                   ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                               ; PLL_1              ; 1       ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                               ; PLL_1              ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; PowerOnReset:por|por                                                                                                                                                                                                                                                     ; FF_X26_Y9_N9       ; 4315    ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; PowerOnReset:por|por_counter[7]~18                                                                                                                                                                                                                                       ; LCCOMB_X26_Y9_N10  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SerialSlave:ss|BitCounter[0]~1                                                                                                                                                                                                                                           ; LCCOMB_X26_Y17_N24 ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; SerialSlave:ss|BitCounter[2]~2                                                                                                                                                                                                                                           ; LCCOMB_X26_Y17_N8  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SerialSlave:ss|Equal0                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y17_N12 ; 10      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; SerialSlave:ss|Equal0                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y17_N12 ; 154     ; Clock                                   ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; SerialSlave:ss|SCK_edge                                                                                                                                                                                                                                                  ; LCCOMB_X26_Y17_N10 ; 6       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; SerialSlave:ss|SCK_edge                                                                                                                                                                                                                                                  ; LCCOMB_X26_Y17_N10 ; 7       ; Clock                                   ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; SerialSlave:ss|recieveBuffer[3]~1                                                                                                                                                                                                                                        ; LCCOMB_X28_Y17_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SerialSlave:ss|recieveBuffer[7]                                                                                                                                                                                                                                          ; FF_X28_Y17_N29     ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; clk24                                                                                                                                                                                                                                                                    ; PIN_29             ; 3       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clk24                                                                                                                                                                                                                                                                    ; PIN_29             ; 29      ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pulseCounter[3]~1                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y16_N26 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sampleClockState                                                                                                                                                                                                                                                         ; FF_X49_Y17_N3      ; 38      ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; speakersOn_clr                                                                                                                                                                                                                                                           ; FF_X28_Y16_N13     ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; speakersOn_recieved                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y17_N28 ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid ; FF_X25_Y1_N31      ; 21      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid ; FF_X27_Y29_N5      ; 21      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid ; FF_X49_Y17_N9      ; 21      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; FF_X27_Y29_N19     ; 21      ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; FF_X1_Y16_N15      ; 21      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; FF_X49_Y17_N13     ; 21      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; FF_X25_Y1_N1       ; 21      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; FF_X49_Y17_N5      ; 21      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; FF_X27_Y29_N23     ; 21      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; FF_X1_Y16_N5       ; 21      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; FF_X49_Y17_N11     ; 21      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; FF_X1_Y16_N11      ; 21      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; PCKO                                                                                                                                                                                         ; PIN_57             ; 81      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                   ; PLL_1              ; 24      ; 2                                    ; Global Clock         ; GCLK19           ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                   ; PLL_1              ; 4310    ; 4                                    ; Global Clock         ; GCLK17           ; --                        ;
; PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                   ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; SerialSlave:ss|Equal0                                                                                                                                                                        ; LCCOMB_X26_Y17_N12 ; 154     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; SerialSlave:ss|SCK_edge                                                                                                                                                                      ; LCCOMB_X26_Y17_N10 ; 7       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; clk24                                                                                                                                                                                        ; PIN_29             ; 29      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sampleClockState                                                                                                                                                                             ; FF_X49_Y17_N3      ; 38      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------+
; Non-Global High Fan-Out Signals                       ;
+---------------------------------------------+---------+
; Name                                        ; Fan-Out ;
+---------------------------------------------+---------+
; PowerOnReset:por|por                        ; 4315    ;
; Mic:GeneratedMics[11].mic|CIC:cic|d_d7[0]~0 ; 1618    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 256          ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 16                          ; 256                         ; 512                         ; 8                           ; 4096                ; 8    ; None ; M9K_X23_Y8_N0, M9K_X23_Y6_N0, M9K_X23_Y5_N0, M9K_X23_Y7_N0, M9K_X23_Y4_N0, M9K_X23_Y3_N0, M9K_X23_Y9_N0, M9K_X23_Y2_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X45_Y17_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X45_Y13_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X45_Y10_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X45_Y9_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X45_Y18_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X45_Y14_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X23_Y12_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X23_Y10_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X5_Y8_N0                                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X5_Y5_N0                                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X45_Y16_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X45_Y15_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X45_Y8_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X45_Y5_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X45_Y11_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X45_Y12_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X5_Y11_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X5_Y9_N0                                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X5_Y13_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X5_Y10_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X5_Y6_N0                                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X5_Y7_N0                                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X45_Y7_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X45_Y6_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 12          ; 2                   ; 90                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 45                ;
; Embedded Multiplier Blocks            ; 12          ; --                  ; 45                ;
; Embedded Multiplier 9-bit elements    ; 12          ; 2                   ; 90                ;
; Signed Embedded Multipliers           ; 12          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                               ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]     ; Simple Multiplier (9-bit) ; DSPOUT_X18_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1  ;                           ; DSPMULT_X18_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]     ; Simple Multiplier (9-bit) ; DSPOUT_X18_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1  ;                           ; DSPMULT_X18_Y3_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]     ; Simple Multiplier (9-bit) ; DSPOUT_X18_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1  ;                           ; DSPMULT_X18_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]     ; Simple Multiplier (9-bit) ; DSPOUT_X40_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1  ;                           ; DSPMULT_X40_Y5_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]     ; Simple Multiplier (9-bit) ; DSPOUT_X40_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1  ;                           ; DSPMULT_X40_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]     ; Simple Multiplier (9-bit) ; DSPOUT_X18_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1  ;                           ; DSPMULT_X18_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]     ; Simple Multiplier (9-bit) ; DSPOUT_X18_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1  ;                           ; DSPMULT_X18_Y8_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]     ; Simple Multiplier (9-bit) ; DSPOUT_X18_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1  ;                           ; DSPMULT_X18_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]     ; Simple Multiplier (9-bit) ; DSPOUT_X18_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1  ;                           ; DSPMULT_X18_Y5_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X40_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1 ;                           ; DSPMULT_X40_Y4_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X40_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1 ;                           ; DSPMULT_X40_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X40_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated|mac_mult1 ;                           ; DSPMULT_X40_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,641 / 49,625 ( 13 % ) ;
; C16 interconnects     ; 183 / 2,250 ( 8 % )     ;
; C4 interconnects      ; 4,610 / 39,600 ( 12 % ) ;
; Direct links          ; 1,710 / 49,625 ( 3 % )  ;
; Global clocks         ; 20 / 20 ( 100 % )       ;
; Local interconnects   ; 2,489 / 15,840 ( 16 % ) ;
; NSLEEPs               ; 0 / 320 ( 0 % )         ;
; R24 interconnects     ; 264 / 2,146 ( 12 % )    ;
; R4 interconnects      ; 6,101 / 53,244 ( 11 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 10.98) ; Number of LABs  (Total = 500) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 11                            ;
; 3                                           ; 15                            ;
; 4                                           ; 13                            ;
; 5                                           ; 21                            ;
; 6                                           ; 14                            ;
; 7                                           ; 4                             ;
; 8                                           ; 41                            ;
; 9                                           ; 50                            ;
; 10                                          ; 37                            ;
; 11                                          ; 30                            ;
; 12                                          ; 25                            ;
; 13                                          ; 11                            ;
; 14                                          ; 21                            ;
; 15                                          ; 13                            ;
; 16                                          ; 170                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.28) ; Number of LABs  (Total = 500) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 217                           ;
; 1 Clock                            ; 425                           ;
; 1 Clock enable                     ; 265                           ;
; 1 Sync. clear                      ; 110                           ;
; 1 Sync. load                       ; 36                            ;
; 2 Clock enables                    ; 20                            ;
; 2 Clocks                           ; 67                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.87) ; Number of LABs  (Total = 500) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 18                            ;
; 3                                            ; 3                             ;
; 4                                            ; 10                            ;
; 5                                            ; 2                             ;
; 6                                            ; 12                            ;
; 7                                            ; 2                             ;
; 8                                            ; 13                            ;
; 9                                            ; 5                             ;
; 10                                           ; 19                            ;
; 11                                           ; 4                             ;
; 12                                           ; 14                            ;
; 13                                           ; 5                             ;
; 14                                           ; 26                            ;
; 15                                           ; 7                             ;
; 16                                           ; 36                            ;
; 17                                           ; 2                             ;
; 18                                           ; 49                            ;
; 19                                           ; 10                            ;
; 20                                           ; 27                            ;
; 21                                           ; 7                             ;
; 22                                           ; 24                            ;
; 23                                           ; 14                            ;
; 24                                           ; 25                            ;
; 25                                           ; 10                            ;
; 26                                           ; 11                            ;
; 27                                           ; 14                            ;
; 28                                           ; 5                             ;
; 29                                           ; 4                             ;
; 30                                           ; 17                            ;
; 31                                           ; 3                             ;
; 32                                           ; 96                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.70) ; Number of LABs  (Total = 500) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 12                            ;
; 1                                               ; 34                            ;
; 2                                               ; 21                            ;
; 3                                               ; 28                            ;
; 4                                               ; 48                            ;
; 5                                               ; 39                            ;
; 6                                               ; 24                            ;
; 7                                               ; 34                            ;
; 8                                               ; 88                            ;
; 9                                               ; 98                            ;
; 10                                              ; 33                            ;
; 11                                              ; 25                            ;
; 12                                              ; 3                             ;
; 13                                              ; 4                             ;
; 14                                              ; 3                             ;
; 15                                              ; 1                             ;
; 16                                              ; 4                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.27) ; Number of LABs  (Total = 500) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 5                             ;
; 3                                            ; 64                            ;
; 4                                            ; 36                            ;
; 5                                            ; 27                            ;
; 6                                            ; 29                            ;
; 7                                            ; 31                            ;
; 8                                            ; 18                            ;
; 9                                            ; 10                            ;
; 10                                           ; 22                            ;
; 11                                           ; 72                            ;
; 12                                           ; 41                            ;
; 13                                           ; 27                            ;
; 14                                           ; 11                            ;
; 15                                           ; 46                            ;
; 16                                           ; 8                             ;
; 17                                           ; 5                             ;
; 18                                           ; 3                             ;
; 19                                           ; 9                             ;
; 20                                           ; 7                             ;
; 21                                           ; 1                             ;
; 22                                           ; 1                             ;
; 23                                           ; 2                             ;
; 24                                           ; 1                             ;
; 25                                           ; 2                             ;
; 26                                           ; 2                             ;
; 27                                           ; 2                             ;
; 28                                           ; 3                             ;
; 29                                           ; 3                             ;
; 30                                           ; 6                             ;
; 31                                           ; 1                             ;
; 32                                           ; 2                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 70        ; 0            ; 70        ; 0            ; 0            ; 70        ; 70        ; 0            ; 70        ; 70        ; 0            ; 54           ; 0            ; 0            ; 16           ; 0            ; 54           ; 16           ; 0            ; 0            ; 0            ; 54           ; 0            ; 0            ; 0            ; 0            ; 0            ; 70        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 70           ; 0         ; 70           ; 70           ; 0         ; 0         ; 70           ; 0         ; 0         ; 70           ; 16           ; 70           ; 70           ; 54           ; 70           ; 16           ; 54           ; 70           ; 70           ; 70           ; 16           ; 70           ; 70           ; 70           ; 70           ; 70           ; 0         ; 70           ; 70           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; speakers[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[16]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[17]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[18]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[19]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[20]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[21]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[22]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[23]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[24]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[25]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[26]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[27]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[28]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[29]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[30]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[31]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[32]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[33]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[34]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[35]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[36]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; speakers[37]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TXD                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VSYNC              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HSYNC              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIXCLK             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIXD[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIXD[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIXD[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIXD[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIXD[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIXD[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIXD[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIXD[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICCLK[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICCLK[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCKO               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk24              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCK                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                              ; Destination Clock(s)                                                                                                                                                                         ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; 121.8             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; 116.6             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; 115.9             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid ; 115.8             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid ; 112.1             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; 111.3             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; 110.6             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; 110.6             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; 109.6             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; 109.6             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid ; 109.5             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; 109.0             ;
; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                              ; 85.0              ;
; SerialSlave:ss|BitCounter[0]                                                                                                                                                                 ; SerialSlave:ss|BitCounter[0]                                                                                                                                                                 ; 58.2              ;
; SerialSlave:ss|preSCK[0]                                                                                                                                                                     ; SerialSlave:ss|BitCounter[0]                                                                                                                                                                 ; 53.2              ;
; SerialSlave:ss|BitCounter[0],SerialSlave:ss|preSCK[0]                                                                                                                                        ; SerialSlave:ss|BitCounter[0]                                                                                                                                                                 ; 31.3              ;
; Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; sampleClockState                                                                                                                                                                             ; 13.9              ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; sampleClockState                                                                                                                                                                             ; 13.8              ;
; Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; sampleClockState                                                                                                                                                                             ; 12.0              ;
; Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid ; sampleClockState                                                                                                                                                                             ; 10.9              ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; sampleClockState                                                                                                                                                                             ; 10.3              ;
; Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  ; sampleClockState                                                                                                                                                                             ; 9.9               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                ; Destination Register                         ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------+
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]   ; Mic:GeneratedMics[4].mic|fir_result_buf[0]   ; 5.886             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]  ; Mic:GeneratedMics[4].mic|fir_result_buf[16]  ; 5.886             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]   ; Mic:GeneratedMics[4].mic|fir_result_buf[6]   ; 5.886             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]  ; Mic:GeneratedMics[4].mic|fir_result_buf[14]  ; 5.886             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]  ; Mic:GeneratedMics[4].mic|fir_result_buf[13]  ; 5.886             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]  ; Mic:GeneratedMics[4].mic|fir_result_buf[20]  ; 5.886             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]  ; Mic:GeneratedMics[4].mic|fir_result_buf[18]  ; 5.886             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]   ; Mic:GeneratedMics[4].mic|fir_result_buf[1]   ; 5.886             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]  ; Mic:GeneratedMics[4].mic|fir_result_buf[17]  ; 5.886             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]   ; Mic:GeneratedMics[4].mic|fir_result_buf[8]   ; 5.885             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]   ; Mic:GeneratedMics[4].mic|fir_result_buf[7]   ; 5.885             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]  ; Mic:GeneratedMics[4].mic|fir_result_buf[15]  ; 5.885             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]   ; Mic:GeneratedMics[4].mic|fir_result_buf[4]   ; 5.885             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]  ; Mic:GeneratedMics[4].mic|fir_result_buf[12]  ; 5.885             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]  ; Mic:GeneratedMics[4].mic|fir_result_buf[19]  ; 5.885             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]   ; Mic:GeneratedMics[4].mic|fir_result_buf[2]   ; 5.885             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10] ; Mic:GeneratedMics[10].mic|fir_result_buf[10] ; 5.852             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]  ; Mic:GeneratedMics[10].mic|fir_result_buf[1]  ; 5.852             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14] ; Mic:GeneratedMics[10].mic|fir_result_buf[14] ; 5.852             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12] ; Mic:GeneratedMics[10].mic|fir_result_buf[12] ; 5.852             ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]  ; Mic:GeneratedMics[11].mic|fir_result_buf[3]  ; 5.652             ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11] ; Mic:GeneratedMics[11].mic|fir_result_buf[11] ; 5.652             ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19] ; Mic:GeneratedMics[11].mic|fir_result_buf[19] ; 5.652             ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]  ; Mic:GeneratedMics[11].mic|fir_result_buf[2]  ; 5.652             ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10] ; Mic:GeneratedMics[11].mic|fir_result_buf[10] ; 5.652             ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18] ; Mic:GeneratedMics[11].mic|fir_result_buf[18] ; 5.652             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]   ; Mic:GeneratedMics[6].mic|fir_result_buf[6]   ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]  ; Mic:GeneratedMics[6].mic|fir_result_buf[13]  ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]   ; Mic:GeneratedMics[6].mic|fir_result_buf[4]   ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]  ; Mic:GeneratedMics[6].mic|fir_result_buf[20]  ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]   ; Mic:GeneratedMics[6].mic|fir_result_buf[3]   ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]  ; Mic:GeneratedMics[6].mic|fir_result_buf[19]  ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]   ; Mic:GeneratedMics[6].mic|fir_result_buf[2]   ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]  ; Mic:GeneratedMics[6].mic|fir_result_buf[10]  ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]   ; Mic:GeneratedMics[6].mic|fir_result_buf[1]   ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]   ; Mic:GeneratedMics[6].mic|fir_result_buf[9]   ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]   ; Mic:GeneratedMics[6].mic|fir_result_buf[0]   ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]   ; Mic:GeneratedMics[6].mic|fir_result_buf[8]   ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]  ; Mic:GeneratedMics[6].mic|fir_result_buf[16]  ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]   ; Mic:GeneratedMics[6].mic|fir_result_buf[7]   ; 5.649             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]  ; Mic:GeneratedMics[6].mic|fir_result_buf[15]  ; 5.649             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]   ; Mic:GeneratedMics[4].mic|fir_result_buf[5]   ; 5.643             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]   ; Mic:GeneratedMics[4].mic|fir_result_buf[9]   ; 5.643             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]  ; Mic:GeneratedMics[4].mic|fir_result_buf[11]  ; 5.642             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]   ; Mic:GeneratedMics[1].mic|fir_result_buf[7]   ; 5.633             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]   ; Mic:GeneratedMics[1].mic|fir_result_buf[5]   ; 5.633             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]   ; Mic:GeneratedMics[1].mic|fir_result_buf[4]   ; 5.633             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]   ; Mic:GeneratedMics[1].mic|fir_result_buf[1]   ; 5.633             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]   ; Mic:GeneratedMics[1].mic|fir_result_buf[9]   ; 5.633             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]  ; Mic:GeneratedMics[1].mic|fir_result_buf[17]  ; 5.633             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]  ; Mic:GeneratedMics[1].mic|fir_result_buf[14]  ; 5.632             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]  ; Mic:GeneratedMics[1].mic|fir_result_buf[12]  ; 5.632             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]  ; Mic:GeneratedMics[1].mic|fir_result_buf[20]  ; 5.632             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]   ; Mic:GeneratedMics[1].mic|fir_result_buf[3]   ; 5.632             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]  ; Mic:GeneratedMics[1].mic|fir_result_buf[11]  ; 5.632             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]  ; Mic:GeneratedMics[1].mic|fir_result_buf[19]  ; 5.632             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]   ; Mic:GeneratedMics[1].mic|fir_result_buf[0]   ; 5.632             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]   ; Mic:GeneratedMics[1].mic|fir_result_buf[8]   ; 5.632             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18] ; Mic:GeneratedMics[10].mic|fir_result_buf[18] ; 5.610             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]  ; Mic:GeneratedMics[10].mic|fir_result_buf[8]  ; 5.610             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]  ; Mic:GeneratedMics[10].mic|fir_result_buf[4]  ; 5.610             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]  ; Mic:GeneratedMics[10].mic|fir_result_buf[2]  ; 5.609             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]  ; Mic:GeneratedMics[10].mic|fir_result_buf[0]  ; 5.609             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20] ; Mic:GeneratedMics[10].mic|fir_result_buf[20] ; 5.609             ;
; Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]  ; Mic:GeneratedMics[4].mic|fir_result_buf[10]  ; 5.475             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]  ; Mic:GeneratedMics[6].mic|fir_result_buf[18]  ; 5.460             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]   ; Mic:GeneratedMics[1].mic|fir_result_buf[6]   ; 5.443             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]   ; Mic:GeneratedMics[1].mic|fir_result_buf[2]   ; 5.443             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19] ; Mic:GeneratedMics[10].mic|fir_result_buf[19] ; 5.436             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]  ; Mic:GeneratedMics[10].mic|fir_result_buf[7]  ; 5.435             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]  ; Mic:GeneratedMics[10].mic|fir_result_buf[5]  ; 5.435             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11] ; Mic:GeneratedMics[10].mic|fir_result_buf[11] ; 5.435             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13] ; Mic:GeneratedMics[10].mic|fir_result_buf[13] ; 5.434             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]  ; Mic:GeneratedMics[6].mic|fir_result_buf[11]  ; 5.428             ;
; Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]  ; Mic:GeneratedMics[6].mic|fir_result_buf[17]  ; 5.428             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]  ; Mic:GeneratedMics[1].mic|fir_result_buf[10]  ; 5.411             ;
; Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]  ; Mic:GeneratedMics[1].mic|fir_result_buf[16]  ; 5.411             ;
; Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17] ; Mic:GeneratedMics[10].mic|fir_result_buf[17] ; 5.397             ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]  ; Mic:GeneratedMics[11].mic|fir_result_buf[1]  ; 5.397             ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]  ; Mic:GeneratedMics[11].mic|fir_result_buf[8]  ; 5.397             ;
; Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15] ; Mic:GeneratedMics[11].mic|fir_result_buf[15] ; 5.397             ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]   ; Mic:GeneratedMics[7].mic|fir_result_buf[1]   ; 5.389             ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]   ; Mic:GeneratedMics[7].mic|fir_result_buf[9]   ; 5.389             ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]  ; Mic:GeneratedMics[7].mic|fir_result_buf[17]  ; 5.389             ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]   ; Mic:GeneratedMics[7].mic|fir_result_buf[8]   ; 5.389             ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]  ; Mic:GeneratedMics[7].mic|fir_result_buf[16]  ; 5.389             ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]   ; Mic:GeneratedMics[7].mic|fir_result_buf[7]   ; 5.389             ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]  ; Mic:GeneratedMics[7].mic|fir_result_buf[20]  ; 5.389             ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]  ; Mic:GeneratedMics[7].mic|fir_result_buf[19]  ; 5.389             ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]   ; Mic:GeneratedMics[7].mic|fir_result_buf[2]   ; 5.389             ;
; Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]  ; Mic:GeneratedMics[7].mic|fir_result_buf[10]  ; 5.389             ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]   ; Mic:GeneratedMics[2].mic|fir_result_buf[2]   ; 5.379             ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]  ; Mic:GeneratedMics[2].mic|fir_result_buf[10]  ; 5.379             ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]  ; Mic:GeneratedMics[2].mic|fir_result_buf[18]  ; 5.379             ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]   ; Mic:GeneratedMics[2].mic|fir_result_buf[1]   ; 5.379             ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]   ; Mic:GeneratedMics[2].mic|fir_result_buf[9]   ; 5.379             ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]  ; Mic:GeneratedMics[2].mic|fir_result_buf[17]  ; 5.379             ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]   ; Mic:GeneratedMics[2].mic|fir_result_buf[0]   ; 5.379             ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]   ; Mic:GeneratedMics[2].mic|fir_result_buf[8]   ; 5.379             ;
; Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]  ; Mic:GeneratedMics[2].mic|fir_result_buf[16]  ; 5.379             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M16SCE144I7G for design "TOP"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" as MAX 10 PLL type File: F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 75, and phase shift of 0 degrees (0 ps) for PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] port File: F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] port File: F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 80, and phase shift of 0 degrees (0 ps) for PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] port File: F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v Line: 45
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SCE144A7G is compatible
    Info (176445): Device 10M08SCE144I7G is compatible
    Info (176445): Device 10M04SCE144A7G is compatible
    Info (176445): Device 10M04SCE144I7G is compatible
    Info (176445): Device 10M16SCE144A7G is compatible
    Info (176445): Device 10M25SCE144A7G is compatible
    Info (176445): Device 10M25SCE144I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location 16
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location 18
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location 19
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location 20
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_lde1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1v8:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_uu8:dffpipe14|dffe15a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ss|SCK_edge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk24~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed)) File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SerialSlave:ss|preSCK[1] File: F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v Line: 26
Info (176353): Automatically promoted node PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1) File: F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1) File: F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C4 of PLL_1) File: F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node PCKO~input (placed in PIN 57 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PIXCLK~output File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 10
Info (176353): Automatically promoted node SerialSlave:ss|Equal0  File: F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v Line: 60
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node addressBuf[0] File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 68
        Info (176357): Destination node addressBuf[1] File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 68
        Info (176357): Destination node addressBuf[2] File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 68
        Info (176357): Destination node addressBuf[3] File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 68
        Info (176357): Destination node addressBuf[4] File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 68
        Info (176357): Destination node addressBuf[5] File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 68
        Info (176357): Destination node addressBuf[6] File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 68
        Info (176357): Destination node speakersOn_recieved File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 88
        Info (176357): Destination node SerialSlave:ss|BitCounter[2]~2 File: F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v Line: 50
Info (176353): Automatically promoted node sampleClockState  File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 198
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sampleClockState~0 File: F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v Line: 198
Info (176353): Automatically promoted node Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid  File: F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 448
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SerialSlave:ss|SCK_edge  File: F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v Line: 12
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SerialSlave:ss|BitCounter[1] File: F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v Line: 50
        Info (176357): Destination node SerialSlave:ss|BitCounter[2] File: F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v Line: 50
        Info (176357): Destination node SerialSlave:ss|BitCounter[3] File: F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v Line: 50
        Info (176357): Destination node SerialSlave:ss|recieveBuffer[0] File: F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v Line: 50
        Info (176357): Destination node SerialSlave:ss|recieveBuffer[7] File: F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v Line: 50
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" output port clk[1] feeds output pin "MICCLK[1]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v Line: 45
Warning (15064): PLL "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" output port clk[1] feeds output pin "MICCLK[0]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v Line: 45
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 4.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X12_Y0 to location X24_Y9
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:14
Info (11888): Total time spent on timing analysis during the Fitter is 7.30 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Info (144001): Generated suppressed messages file F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1565 megabytes
    Info: Processing ended: Wed Mar 21 22:51:40 2018
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:01:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.fit.smsg.


