// Generated by CIRCT unknown git version
module ddr_rx(	// file.cleaned.mlir:2:3
  input        rst_i,	// file.cleaned.mlir:2:24
               data_i,	// file.cleaned.mlir:2:40
               clk_i,	// file.cleaned.mlir:2:57
  output [1:0] data_o,	// file.cleaned.mlir:2:74
  output       sclk_o	// file.cleaned.mlir:2:91
);

  assign data_o = 2'h0;	// file.cleaned.mlir:3:14, :5:5
  assign sclk_o = 1'h0;	// file.cleaned.mlir:4:14, :5:5
endmodule

