<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4333' type='4318'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11972'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11978'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='26548'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='90'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='264754' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='264754' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='264825' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='264825' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1720'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5047' c='_ZL17hasUndefRegUpdatejjb'/>
