Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Oct  6 15:33:31 2023
| Host         : guido-Neptune-series-i9 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           15 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |              37 |           18 |
| Yes          | No                    | No                     |              14 |            6 |
| Yes          | No                    | Yes                    |              66 |           14 |
| Yes          | Yes                   | No                     |              37 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                   Enable Signal                   |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/DivideBy50_2MHz/U0/clk_out_BUFG              |                                                   |                                                      |                1 |              1 |         1.00 |
|  design_1_i/DivideBy50_2MHz/U0/clk_out_BUFG              |                                                   | design_1_i/AD9851_0/U0/serial_clock_i_2_n_0          |                2 |              2 |         1.00 |
|  design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg_n_0_BUFG |                                                   |                                                      |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                   | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                   | design_1_i/DivideBy50_2MHz/U0/clk_track_i_2_n_0      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                   | design_1_i/ad9851gfsk_0/U0/pwm_counter               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en     | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear |                1 |              6 |         6.00 |
|  design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg_n_0_BUFG | design_1_i/ad9851gfsk_0/U0/pwm_dc[5]_i_1_n_0      | design_1_i/ad9851gfsk_0/U0/valid_i_1_n_0             |                6 |              6 |         1.00 |
|  design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg_n_0_BUFG |                                                   | design_1_i/ad9851gfsk_0/U0/sample_counter[6]_i_1_n_0 |                6 |              7 |         1.17 |
|  design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg_n_0_BUFG | design_1_i/ad9851gfsk_0/U0/sym_counter[6]_i_1_n_0 | design_1_i/ad9851gfsk_0/U0/valid_i_1_n_0             |                5 |              7 |         1.40 |
|  design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg_n_0_BUFG | design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_2_n_0 |                                                      |                6 |             14 |         2.33 |
|  design_1_i/ad9851gfsk_0/U0/read_data_out_t_reg_n_0_BUFG | design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_2_n_0 | design_1_i/ad9851gfsk_0/U0/data_out_t[31]_i_1_n_0    |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                   | design_1_i/ad9851gfsk_0/U0/valid_i_1_n_0             |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                   |                                                      |               12 |             28 |         2.33 |
|  design_1_i/DivideBy50_2MHz/U0/clk_out_BUFG              | design_1_i/AD9851_0/U0/shift_counter[31]_i_1_n_0  | design_1_i/AD9851_0/U0/serial_clock_i_2_n_0          |                6 |             32 |         5.33 |
|  design_1_i/DivideBy50_2MHz/U0/clk_out_BUFG              | design_1_i/AD9851_0/U0/serial_data[38]_i_1_n_0    | design_1_i/AD9851_0/U0/serial_clock_i_2_n_0          |                8 |             34 |         4.25 |
+----------------------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


