--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Education\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 5 -n 3 -fastpaths -xml top_lvl.twx top_lvl.ncd -o top_lvl.twr
top_lvl.pcf -ucf GenIO.ucf -ucf PS2_USB_SDC.ucf

Design file:              top_lvl.ncd
Physical constraint file: top_lvl.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_13_path" TIG; ignored during 
   timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: XLXI_1/CLKIN
  Logical resource: XLXI_1/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Clk_50MHz_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: XLXI_1/CLKIN
  Logical resource: XLXI_1/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Clk_50MHz_IBUFG
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: XLXI_1/CLKIN
  Logical resource: XLXI_1/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Clk_50MHz_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "XLXN_2" derived from  NET 
"Clk_50MHz_IBUFG" PERIOD = 20 ns HIGH 50%;  duty cycle corrected to 20 nS  HIGH 
10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1825 paths analyzed, 309 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.266ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_115/XLXI_155/PixOut (SLICE_X55Y57.F1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/XLXI_147/Mrom_DO_rom0000.A (RAM)
  Destination:          XLXI_8/XLXI_115/XLXI_155/PixOut (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.262ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.025 - 0.029)
  Source Clock:         Clk_50 rising at 0.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/XLXI_147/Mrom_DO_rom0000.A to XLXI_8/XLXI_115/XLXI_155/PixOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOA7     Tbcko                 2.446   XLXI_8/XLXI_147/Mrom_DO_rom0000
                                                       XLXI_8/XLXI_147/Mrom_DO_rom0000.A
    SLICE_X39Y63.G1      net (fanout=1)        1.004   XLXI_8/XLXN_899<7>
    SLICE_X39Y63.F5      Tif5                  0.759   XLXI_8/XLXI_115/XLXI_1/I_M03/O
                                                       XLXI_8/XLXI_115/XLXI_1/I_M01/I_36_38
                                                       XLXI_8/XLXI_115/XLXI_1/I_M03
    SLICE_X39Y62.FXINB   net (fanout=1)        0.000   XLXI_8/XLXI_115/XLXI_1/I_M03/O
    SLICE_X39Y62.Y       Tif6y                 0.451   XLXI_8/XLXI_115/XLXN_724
                                                       XLXI_8/XLXI_115/XLXI_1/I_O
    SLICE_X38Y57.F4      net (fanout=1)        0.488   XLXI_8/XLXI_115/XLXN_724
    SLICE_X38Y57.X       Tilo                  0.660   XLXI_8/XLXI_115/XLXN_762
                                                       XLXI_8/XLXI_115/XLXI_154
    SLICE_X55Y57.F1      net (fanout=1)        0.726   XLXI_8/XLXI_115/XLXN_762
    SLICE_X55Y57.CLK     Tfck                  0.728   XLXN_7
                                                       XLXI_8/XLXI_115/XLXI_155/iPixOut103
                                                       XLXI_8/XLXI_115/XLXI_155/PixOut
    -------------------------------------------------  ---------------------------
    Total                                      7.262ns (5.044ns logic, 2.218ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/XLXI_147/Mrom_DO_rom0000.A (RAM)
  Destination:          XLXI_8/XLXI_115/XLXI_155/PixOut (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.244ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.025 - 0.029)
  Source Clock:         Clk_50 rising at 0.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/XLXI_147/Mrom_DO_rom0000.A to XLXI_8/XLXI_115/XLXI_155/PixOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOA2     Tbcko                 2.446   XLXI_8/XLXI_147/Mrom_DO_rom0000
                                                       XLXI_8/XLXI_147/Mrom_DO_rom0000.A
    SLICE_X39Y62.G1      net (fanout=1)        0.986   XLXI_8/XLXN_899<2>
    SLICE_X39Y62.F5      Tif5                  0.759   XLXI_8/XLXI_115/XLXN_724
                                                       XLXI_8/XLXI_115/XLXI_1/I_M45/I_36_38
                                                       XLXI_8/XLXI_115/XLXI_1/I_M47
    SLICE_X39Y62.FXINA   net (fanout=1)        0.000   XLXI_8/XLXI_115/XLXI_1/I_M47/O
    SLICE_X39Y62.Y       Tif6y                 0.451   XLXI_8/XLXI_115/XLXN_724
                                                       XLXI_8/XLXI_115/XLXI_1/I_O
    SLICE_X38Y57.F4      net (fanout=1)        0.488   XLXI_8/XLXI_115/XLXN_724
    SLICE_X38Y57.X       Tilo                  0.660   XLXI_8/XLXI_115/XLXN_762
                                                       XLXI_8/XLXI_115/XLXI_154
    SLICE_X55Y57.F1      net (fanout=1)        0.726   XLXI_8/XLXI_115/XLXN_762
    SLICE_X55Y57.CLK     Tfck                  0.728   XLXN_7
                                                       XLXI_8/XLXI_115/XLXI_155/iPixOut103
                                                       XLXI_8/XLXI_115/XLXI_155/PixOut
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (5.044ns logic, 2.200ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/XLXI_147/Mrom_DO_rom0000.A (RAM)
  Destination:          XLXI_8/XLXI_115/XLXI_155/PixOut (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.235ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.025 - 0.029)
  Source Clock:         Clk_50 rising at 0.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/XLXI_147/Mrom_DO_rom0000.A to XLXI_8/XLXI_115/XLXI_155/PixOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOA4     Tbcko                 2.446   XLXI_8/XLXI_147/Mrom_DO_rom0000
                                                       XLXI_8/XLXI_147/Mrom_DO_rom0000.A
    SLICE_X39Y63.F1      net (fanout=1)        0.977   XLXI_8/XLXN_899<4>
    SLICE_X39Y63.F5      Tif5                  0.759   XLXI_8/XLXI_115/XLXI_1/I_M03/O
                                                       XLXI_8/XLXI_115/XLXI_1/I_M23/I_36_38
                                                       XLXI_8/XLXI_115/XLXI_1/I_M03
    SLICE_X39Y62.FXINB   net (fanout=1)        0.000   XLXI_8/XLXI_115/XLXI_1/I_M03/O
    SLICE_X39Y62.Y       Tif6y                 0.451   XLXI_8/XLXI_115/XLXN_724
                                                       XLXI_8/XLXI_115/XLXI_1/I_O
    SLICE_X38Y57.F4      net (fanout=1)        0.488   XLXI_8/XLXI_115/XLXN_724
    SLICE_X38Y57.X       Tilo                  0.660   XLXI_8/XLXI_115/XLXN_762
                                                       XLXI_8/XLXI_115/XLXI_154
    SLICE_X55Y57.F1      net (fanout=1)        0.726   XLXI_8/XLXI_115/XLXN_762
    SLICE_X55Y57.CLK     Tfck                  0.728   XLXN_7
                                                       XLXI_8/XLXI_115/XLXI_155/iPixOut103
                                                       XLXI_8/XLXI_115/XLXI_155/PixOut
    -------------------------------------------------  ---------------------------
    Total                                      7.235ns (5.044ns logic, 2.191ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/I_ModeCtrl/cntY_0 (SLICE_X43Y56.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_8/I_ModeCtrl/cntY_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.030 - 0.048)
  Source Clock:         Clk_50 rising at 0.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_ModeCtrl/cntX_9 to XLXI_8/I_ModeCtrl/cntY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.YQ      Tcko                  0.511   XLXI_8/I_ModeCtrl/cntX<8>
                                                       XLXI_8/I_ModeCtrl/cntX_9
    SLICE_X34Y48.G2      net (fanout=8)        1.058   XLXI_8/I_ModeCtrl/cntX<9>
    SLICE_X34Y48.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X34Y48.F4      net (fanout=1)        0.020   XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X34Y48.X       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X36Y49.G2      net (fanout=2)        0.400   XLXI_8/I_ModeCtrl/N5
    SLICE_X36Y49.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X43Y55.F2      net (fanout=19)       1.288   XLXI_8/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X43Y55.X       Tilo                  0.612   XLXI_8/I_ModeCtrl/VActive
                                                       XLXI_8/I_ModeCtrl/iLineNo_and00001
    SLICE_X43Y56.SR      net (fanout=8)        0.538   XLXI_8/I_ModeCtrl/iLineNo_and0000
    SLICE_X43Y56.CLK     Tsrck                 0.794   XLXI_8/I_ModeCtrl/cntY<0>
                                                       XLXI_8/I_ModeCtrl/cntY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.201ns (3.897ns logic, 3.304ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_8/I_ModeCtrl/cntY_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.851ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.030 - 0.048)
  Source Clock:         Clk_50 rising at 0.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_ModeCtrl/cntX_7 to XLXI_8/I_ModeCtrl/cntY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y50.YQ      Tcko                  0.511   XLXI_8/I_ModeCtrl/cntX<6>
                                                       XLXI_8/I_ModeCtrl/cntX_7
    SLICE_X34Y48.G4      net (fanout=9)        0.708   XLXI_8/I_ModeCtrl/cntX<7>
    SLICE_X34Y48.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X34Y48.F4      net (fanout=1)        0.020   XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X34Y48.X       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X36Y49.G2      net (fanout=2)        0.400   XLXI_8/I_ModeCtrl/N5
    SLICE_X36Y49.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X43Y55.F2      net (fanout=19)       1.288   XLXI_8/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X43Y55.X       Tilo                  0.612   XLXI_8/I_ModeCtrl/VActive
                                                       XLXI_8/I_ModeCtrl/iLineNo_and00001
    SLICE_X43Y56.SR      net (fanout=8)        0.538   XLXI_8/I_ModeCtrl/iLineNo_and0000
    SLICE_X43Y56.CLK     Tsrck                 0.794   XLXI_8/I_ModeCtrl/cntY<0>
                                                       XLXI_8/I_ModeCtrl/cntY_0
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (3.897ns logic, 2.954ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_8/I_ModeCtrl/cntY_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.852ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.030 - 0.046)
  Source Clock:         Clk_50 rising at 0.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_ModeCtrl/cntX_10 to XLXI_8/I_ModeCtrl/cntY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y52.XQ      Tcko                  0.514   XLXI_8/I_ModeCtrl/cntX<10>
                                                       XLXI_8/I_ModeCtrl/cntX_10
    SLICE_X34Y48.G1      net (fanout=4)        0.706   XLXI_8/I_ModeCtrl/cntX<10>
    SLICE_X34Y48.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X34Y48.F4      net (fanout=1)        0.020   XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X34Y48.X       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X36Y49.G2      net (fanout=2)        0.400   XLXI_8/I_ModeCtrl/N5
    SLICE_X36Y49.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X43Y55.F2      net (fanout=19)       1.288   XLXI_8/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X43Y55.X       Tilo                  0.612   XLXI_8/I_ModeCtrl/VActive
                                                       XLXI_8/I_ModeCtrl/iLineNo_and00001
    SLICE_X43Y56.SR      net (fanout=8)        0.538   XLXI_8/I_ModeCtrl/iLineNo_and0000
    SLICE_X43Y56.CLK     Tsrck                 0.794   XLXI_8/I_ModeCtrl/cntY<0>
                                                       XLXI_8/I_ModeCtrl/cntY_0
    -------------------------------------------------  ---------------------------
    Total                                      6.852ns (3.900ns logic, 2.952ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/I_ModeCtrl/cntY_1 (SLICE_X43Y56.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_8/I_ModeCtrl/cntY_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.030 - 0.048)
  Source Clock:         Clk_50 rising at 0.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_ModeCtrl/cntX_9 to XLXI_8/I_ModeCtrl/cntY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.YQ      Tcko                  0.511   XLXI_8/I_ModeCtrl/cntX<8>
                                                       XLXI_8/I_ModeCtrl/cntX_9
    SLICE_X34Y48.G2      net (fanout=8)        1.058   XLXI_8/I_ModeCtrl/cntX<9>
    SLICE_X34Y48.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X34Y48.F4      net (fanout=1)        0.020   XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X34Y48.X       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X36Y49.G2      net (fanout=2)        0.400   XLXI_8/I_ModeCtrl/N5
    SLICE_X36Y49.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X43Y55.F2      net (fanout=19)       1.288   XLXI_8/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X43Y55.X       Tilo                  0.612   XLXI_8/I_ModeCtrl/VActive
                                                       XLXI_8/I_ModeCtrl/iLineNo_and00001
    SLICE_X43Y56.SR      net (fanout=8)        0.538   XLXI_8/I_ModeCtrl/iLineNo_and0000
    SLICE_X43Y56.CLK     Tsrck                 0.794   XLXI_8/I_ModeCtrl/cntY<0>
                                                       XLXI_8/I_ModeCtrl/cntY_1
    -------------------------------------------------  ---------------------------
    Total                                      7.201ns (3.897ns logic, 3.304ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_8/I_ModeCtrl/cntY_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.851ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.030 - 0.048)
  Source Clock:         Clk_50 rising at 0.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_ModeCtrl/cntX_7 to XLXI_8/I_ModeCtrl/cntY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y50.YQ      Tcko                  0.511   XLXI_8/I_ModeCtrl/cntX<6>
                                                       XLXI_8/I_ModeCtrl/cntX_7
    SLICE_X34Y48.G4      net (fanout=9)        0.708   XLXI_8/I_ModeCtrl/cntX<7>
    SLICE_X34Y48.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X34Y48.F4      net (fanout=1)        0.020   XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X34Y48.X       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X36Y49.G2      net (fanout=2)        0.400   XLXI_8/I_ModeCtrl/N5
    SLICE_X36Y49.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X43Y55.F2      net (fanout=19)       1.288   XLXI_8/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X43Y55.X       Tilo                  0.612   XLXI_8/I_ModeCtrl/VActive
                                                       XLXI_8/I_ModeCtrl/iLineNo_and00001
    SLICE_X43Y56.SR      net (fanout=8)        0.538   XLXI_8/I_ModeCtrl/iLineNo_and0000
    SLICE_X43Y56.CLK     Tsrck                 0.794   XLXI_8/I_ModeCtrl/cntY<0>
                                                       XLXI_8/I_ModeCtrl/cntY_1
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (3.897ns logic, 2.954ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_8/I_ModeCtrl/cntY_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.852ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.030 - 0.046)
  Source Clock:         Clk_50 rising at 0.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_ModeCtrl/cntX_10 to XLXI_8/I_ModeCtrl/cntY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y52.XQ      Tcko                  0.514   XLXI_8/I_ModeCtrl/cntX<10>
                                                       XLXI_8/I_ModeCtrl/cntX_10
    SLICE_X34Y48.G1      net (fanout=4)        0.706   XLXI_8/I_ModeCtrl/cntX<10>
    SLICE_X34Y48.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X34Y48.F4      net (fanout=1)        0.020   XLXI_8/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X34Y48.X       Tilo                  0.660   XLXI_8/I_ModeCtrl/N5
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X36Y49.G2      net (fanout=2)        0.400   XLXI_8/I_ModeCtrl/N5
    SLICE_X36Y49.Y       Tilo                  0.660   XLXI_8/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_8/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X43Y55.F2      net (fanout=19)       1.288   XLXI_8/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X43Y55.X       Tilo                  0.612   XLXI_8/I_ModeCtrl/VActive
                                                       XLXI_8/I_ModeCtrl/iLineNo_and00001
    SLICE_X43Y56.SR      net (fanout=8)        0.538   XLXI_8/I_ModeCtrl/iLineNo_and0000
    SLICE_X43Y56.CLK     Tsrck                 0.794   XLXI_8/I_ModeCtrl/cntY<0>
                                                       XLXI_8/I_ModeCtrl/cntY_1
    -------------------------------------------------  ---------------------------
    Total                                      6.852ns (3.900ns logic, 2.952ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXN_2" derived from
 NET "Clk_50MHz_IBUFG" PERIOD = 20 ns HIGH 50%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_115/XLXI_151/O (SLICE_X39Y50.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.904ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/XLXI_115/XLXI_151/Q (FF)
  Destination:          XLXI_8/XLXI_115/XLXI_151/O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.044 - 0.048)
  Source Clock:         Clk_50 rising at 20.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/XLXI_115/XLXI_151/Q to XLXI_8/XLXI_115/XLXI_151/O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y50.YQ      Tcko                  0.454   XLXI_8/XLXI_115/XLXI_151/Q
                                                       XLXI_8/XLXI_115/XLXI_151/Q
    SLICE_X39Y50.BY      net (fanout=1)        0.329   XLXI_8/XLXI_115/XLXI_151/Q
    SLICE_X39Y50.CLK     Tckdi       (-Th)    -0.117   XLXI_8/XLXI_115/XLXI_151/O
                                                       XLXI_8/XLXI_115/XLXI_151/O
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.571ns logic, 0.329ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_115/XLXI_147/O (SLICE_X36Y52.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/XLXI_115/XLXI_147/Q (FF)
  Destination:          XLXI_8/XLXI_115/XLXI_147/O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.916ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.046 - 0.042)
  Source Clock:         Clk_50 rising at 20.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/XLXI_115/XLXI_147/Q to XLXI_8/XLXI_115/XLXI_147/O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y52.YQ      Tcko                  0.454   XLXI_8/XLXI_115/XLXI_147/Q
                                                       XLXI_8/XLXI_115/XLXI_147/Q
    SLICE_X36Y52.BY      net (fanout=1)        0.330   XLXI_8/XLXI_115/XLXI_147/Q
    SLICE_X36Y52.CLK     Tckdi       (-Th)    -0.132   XLXI_8/XLXI_115/XLXI_147/O
                                                       XLXI_8/XLXI_115/XLXI_147/O
    -------------------------------------------------  ---------------------------
    Total                                      0.916ns (0.586ns logic, 0.330ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_115/XLXI_155/cntCol_5 (SLICE_X54Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/XLXI_115/XLXI_155/ActiveX (FF)
  Destination:          XLXI_8/XLXI_115/XLXI_155/cntCol_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.019ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.009 - 0.007)
  Source Clock:         Clk_50 rising at 20.000ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/XLXI_115/XLXI_155/ActiveX to XLXI_8/XLXI_115/XLXI_155/cntCol_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y56.YQ      Tcko                  0.409   XLXI_8/XLXI_115/XLXI_155/ActiveX
                                                       XLXI_8/XLXI_115/XLXI_155/ActiveX
    SLICE_X54Y55.CE      net (fanout=5)        0.539   XLXI_8/XLXI_115/XLXI_155/ActiveX
    SLICE_X54Y55.CLK     Tckce       (-Th)    -0.071   XLXI_8/XLXI_115/XLXI_155/cntCol<5>
                                                       XLXI_8/XLXI_115/XLXI_155/cntCol_5
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (0.480ns logic, 0.539ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXN_2" derived from
 NET "Clk_50MHz_IBUFG" PERIOD = 20 ns HIGH 50%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: XLXI_1/CLK0
  Logical resource: XLXI_1/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: XLXN_2
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: XLXI_8/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_8/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: XLXI_8/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_8/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "XLXN_3" derived from  NET 
"Clk_50MHz_IBUFG" PERIOD = 20 ns HIGH 50%;  divided by 1.20 to 16.667 nS and 
duty cycle corrected to HIGH 8.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1679 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.064ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_8/I_CursorCnt/ScrollBase_4 (SLICE_X28Y61.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_CursorCnt/ScrollBase_3 (FF)
  Destination:          XLXI_8/I_CursorCnt/ScrollBase_4 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.064ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_3 to XLXI_8/I_CursorCnt/ScrollBase_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.XQ      Tcko                  0.514   XLXI_8/I_CursorCnt/ScrollBase<3>
                                                       XLXI_8/I_CursorCnt/ScrollBase_3
    SLICE_X31Y62.G4      net (fanout=8)        1.051   XLXI_8/I_CursorCnt/ScrollBase<3>
    SLICE_X31Y62.Y       Tilo                  0.612   XLXI_8/Rd_A<10>
                                                       XLXI_8/I_CursorCnt/LastLine52_SW1
    SLICE_X29Y63.F2      net (fanout=1)        0.373   XLXI_8/N38
    SLICE_X29Y63.X       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52
    SLICE_X28Y64.G3      net (fanout=2)        0.289   XLXI_8/I_CursorCnt/N5
    SLICE_X28Y64.Y       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580_SW0
    SLICE_X28Y64.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine580_SW0/O
    SLICE_X28Y64.X       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.F3      net (fanout=2)        0.358   XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.X       Tilo                  0.612   XLXI_8/N56
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X24Y65.G2      net (fanout=1)        0.377   XLXI_8/N56
    SLICE_X24Y65.Y       Tilo                  0.660   XLXN_101
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031
    SLICE_X28Y61.CE      net (fanout=4)        0.783   XLXI_8/I_CursorCnt/ScrollStart
    SLICE_X28Y61.CLK     Tceck                 0.483   XLXI_8/I_CursorCnt/ScrollBase<4>
                                                       XLXI_8/I_CursorCnt/ScrollBase_4
    -------------------------------------------------  ---------------------------
    Total                                      8.064ns (4.813ns logic, 3.251ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_CursorCnt/LineCnt_3 (FF)
  Destination:          XLXI_8/I_CursorCnt/ScrollBase_4 (FF)
  Requirement:          16.666ns
  Data Path Delay:      7.878ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/LineCnt_3 to XLXI_8/I_CursorCnt/ScrollBase_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.XQ      Tcko                  0.514   XLXI_8/I_CursorCnt/LineCnt<3>
                                                       XLXI_8/I_CursorCnt/LineCnt_3
    SLICE_X31Y62.G1      net (fanout=7)        0.865   XLXI_8/I_CursorCnt/LineCnt<3>
    SLICE_X31Y62.Y       Tilo                  0.612   XLXI_8/Rd_A<10>
                                                       XLXI_8/I_CursorCnt/LastLine52_SW1
    SLICE_X29Y63.F2      net (fanout=1)        0.373   XLXI_8/N38
    SLICE_X29Y63.X       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52
    SLICE_X28Y64.G3      net (fanout=2)        0.289   XLXI_8/I_CursorCnt/N5
    SLICE_X28Y64.Y       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580_SW0
    SLICE_X28Y64.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine580_SW0/O
    SLICE_X28Y64.X       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.F3      net (fanout=2)        0.358   XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.X       Tilo                  0.612   XLXI_8/N56
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X24Y65.G2      net (fanout=1)        0.377   XLXI_8/N56
    SLICE_X24Y65.Y       Tilo                  0.660   XLXN_101
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031
    SLICE_X28Y61.CE      net (fanout=4)        0.783   XLXI_8/I_CursorCnt/ScrollStart
    SLICE_X28Y61.CLK     Tceck                 0.483   XLXI_8/I_CursorCnt/ScrollBase<4>
                                                       XLXI_8/I_CursorCnt/ScrollBase_4
    -------------------------------------------------  ---------------------------
    Total                                      7.878ns (4.813ns logic, 3.065ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_CursorCnt/LineCnt_4 (FF)
  Destination:          XLXI_8/I_CursorCnt/ScrollBase_4 (FF)
  Requirement:          16.666ns
  Data Path Delay:      7.607ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/LineCnt_4 to XLXI_8/I_CursorCnt/ScrollBase_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.YQ      Tcko                  0.511   XLXI_8/I_CursorCnt/LineCnt<4>
                                                       XLXI_8/I_CursorCnt/LineCnt_4
    SLICE_X29Y63.G4      net (fanout=6)        0.950   XLXI_8/I_CursorCnt/LineCnt<4>
    SLICE_X29Y63.Y       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52_SW0
    SLICE_X29Y63.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine52_SW0/O
    SLICE_X29Y63.X       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52
    SLICE_X28Y64.G3      net (fanout=2)        0.289   XLXI_8/I_CursorCnt/N5
    SLICE_X28Y64.Y       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580_SW0
    SLICE_X28Y64.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine580_SW0/O
    SLICE_X28Y64.X       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.F3      net (fanout=2)        0.358   XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.X       Tilo                  0.612   XLXI_8/N56
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X24Y65.G2      net (fanout=1)        0.377   XLXI_8/N56
    SLICE_X24Y65.Y       Tilo                  0.660   XLXN_101
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031
    SLICE_X28Y61.CE      net (fanout=4)        0.783   XLXI_8/I_CursorCnt/ScrollStart
    SLICE_X28Y61.CLK     Tceck                 0.483   XLXI_8/I_CursorCnt/ScrollBase<4>
                                                       XLXI_8/I_CursorCnt/ScrollBase_4
    -------------------------------------------------  ---------------------------
    Total                                      7.607ns (4.810ns logic, 2.797ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/I_CursorCnt/ScrollBase_0 (SLICE_X26Y60.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_CursorCnt/ScrollBase_3 (FF)
  Destination:          XLXI_8/I_CursorCnt/ScrollBase_0 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.062ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_3 to XLXI_8/I_CursorCnt/ScrollBase_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.XQ      Tcko                  0.514   XLXI_8/I_CursorCnt/ScrollBase<3>
                                                       XLXI_8/I_CursorCnt/ScrollBase_3
    SLICE_X31Y62.G4      net (fanout=8)        1.051   XLXI_8/I_CursorCnt/ScrollBase<3>
    SLICE_X31Y62.Y       Tilo                  0.612   XLXI_8/Rd_A<10>
                                                       XLXI_8/I_CursorCnt/LastLine52_SW1
    SLICE_X29Y63.F2      net (fanout=1)        0.373   XLXI_8/N38
    SLICE_X29Y63.X       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52
    SLICE_X28Y64.G3      net (fanout=2)        0.289   XLXI_8/I_CursorCnt/N5
    SLICE_X28Y64.Y       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580_SW0
    SLICE_X28Y64.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine580_SW0/O
    SLICE_X28Y64.X       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.F3      net (fanout=2)        0.358   XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.X       Tilo                  0.612   XLXI_8/N56
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X24Y65.G2      net (fanout=1)        0.377   XLXI_8/N56
    SLICE_X24Y65.Y       Tilo                  0.660   XLXN_101
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031
    SLICE_X26Y60.CE      net (fanout=4)        0.781   XLXI_8/I_CursorCnt/ScrollStart
    SLICE_X26Y60.CLK     Tceck                 0.483   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_0
    -------------------------------------------------  ---------------------------
    Total                                      8.062ns (4.813ns logic, 3.249ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_CursorCnt/LineCnt_3 (FF)
  Destination:          XLXI_8/I_CursorCnt/ScrollBase_0 (FF)
  Requirement:          16.666ns
  Data Path Delay:      7.876ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/LineCnt_3 to XLXI_8/I_CursorCnt/ScrollBase_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.XQ      Tcko                  0.514   XLXI_8/I_CursorCnt/LineCnt<3>
                                                       XLXI_8/I_CursorCnt/LineCnt_3
    SLICE_X31Y62.G1      net (fanout=7)        0.865   XLXI_8/I_CursorCnt/LineCnt<3>
    SLICE_X31Y62.Y       Tilo                  0.612   XLXI_8/Rd_A<10>
                                                       XLXI_8/I_CursorCnt/LastLine52_SW1
    SLICE_X29Y63.F2      net (fanout=1)        0.373   XLXI_8/N38
    SLICE_X29Y63.X       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52
    SLICE_X28Y64.G3      net (fanout=2)        0.289   XLXI_8/I_CursorCnt/N5
    SLICE_X28Y64.Y       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580_SW0
    SLICE_X28Y64.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine580_SW0/O
    SLICE_X28Y64.X       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.F3      net (fanout=2)        0.358   XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.X       Tilo                  0.612   XLXI_8/N56
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X24Y65.G2      net (fanout=1)        0.377   XLXI_8/N56
    SLICE_X24Y65.Y       Tilo                  0.660   XLXN_101
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031
    SLICE_X26Y60.CE      net (fanout=4)        0.781   XLXI_8/I_CursorCnt/ScrollStart
    SLICE_X26Y60.CLK     Tceck                 0.483   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_0
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (4.813ns logic, 3.063ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_CursorCnt/LineCnt_4 (FF)
  Destination:          XLXI_8/I_CursorCnt/ScrollBase_0 (FF)
  Requirement:          16.666ns
  Data Path Delay:      7.605ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.029 - 0.031)
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/LineCnt_4 to XLXI_8/I_CursorCnt/ScrollBase_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.YQ      Tcko                  0.511   XLXI_8/I_CursorCnt/LineCnt<4>
                                                       XLXI_8/I_CursorCnt/LineCnt_4
    SLICE_X29Y63.G4      net (fanout=6)        0.950   XLXI_8/I_CursorCnt/LineCnt<4>
    SLICE_X29Y63.Y       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52_SW0
    SLICE_X29Y63.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine52_SW0/O
    SLICE_X29Y63.X       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52
    SLICE_X28Y64.G3      net (fanout=2)        0.289   XLXI_8/I_CursorCnt/N5
    SLICE_X28Y64.Y       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580_SW0
    SLICE_X28Y64.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine580_SW0/O
    SLICE_X28Y64.X       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.F3      net (fanout=2)        0.358   XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.X       Tilo                  0.612   XLXI_8/N56
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X24Y65.G2      net (fanout=1)        0.377   XLXI_8/N56
    SLICE_X24Y65.Y       Tilo                  0.660   XLXN_101
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031
    SLICE_X26Y60.CE      net (fanout=4)        0.781   XLXI_8/I_CursorCnt/ScrollStart
    SLICE_X26Y60.CLK     Tceck                 0.483   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_0
    -------------------------------------------------  ---------------------------
    Total                                      7.605ns (4.810ns logic, 2.795ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/I_CursorCnt/ScrollBase_1 (SLICE_X26Y60.CE), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_CursorCnt/ScrollBase_3 (FF)
  Destination:          XLXI_8/I_CursorCnt/ScrollBase_1 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.062ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_3 to XLXI_8/I_CursorCnt/ScrollBase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.XQ      Tcko                  0.514   XLXI_8/I_CursorCnt/ScrollBase<3>
                                                       XLXI_8/I_CursorCnt/ScrollBase_3
    SLICE_X31Y62.G4      net (fanout=8)        1.051   XLXI_8/I_CursorCnt/ScrollBase<3>
    SLICE_X31Y62.Y       Tilo                  0.612   XLXI_8/Rd_A<10>
                                                       XLXI_8/I_CursorCnt/LastLine52_SW1
    SLICE_X29Y63.F2      net (fanout=1)        0.373   XLXI_8/N38
    SLICE_X29Y63.X       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52
    SLICE_X28Y64.G3      net (fanout=2)        0.289   XLXI_8/I_CursorCnt/N5
    SLICE_X28Y64.Y       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580_SW0
    SLICE_X28Y64.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine580_SW0/O
    SLICE_X28Y64.X       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.F3      net (fanout=2)        0.358   XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.X       Tilo                  0.612   XLXI_8/N56
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X24Y65.G2      net (fanout=1)        0.377   XLXI_8/N56
    SLICE_X24Y65.Y       Tilo                  0.660   XLXN_101
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031
    SLICE_X26Y60.CE      net (fanout=4)        0.781   XLXI_8/I_CursorCnt/ScrollStart
    SLICE_X26Y60.CLK     Tceck                 0.483   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_1
    -------------------------------------------------  ---------------------------
    Total                                      8.062ns (4.813ns logic, 3.249ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_CursorCnt/LineCnt_3 (FF)
  Destination:          XLXI_8/I_CursorCnt/ScrollBase_1 (FF)
  Requirement:          16.666ns
  Data Path Delay:      7.876ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/LineCnt_3 to XLXI_8/I_CursorCnt/ScrollBase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.XQ      Tcko                  0.514   XLXI_8/I_CursorCnt/LineCnt<3>
                                                       XLXI_8/I_CursorCnt/LineCnt_3
    SLICE_X31Y62.G1      net (fanout=7)        0.865   XLXI_8/I_CursorCnt/LineCnt<3>
    SLICE_X31Y62.Y       Tilo                  0.612   XLXI_8/Rd_A<10>
                                                       XLXI_8/I_CursorCnt/LastLine52_SW1
    SLICE_X29Y63.F2      net (fanout=1)        0.373   XLXI_8/N38
    SLICE_X29Y63.X       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52
    SLICE_X28Y64.G3      net (fanout=2)        0.289   XLXI_8/I_CursorCnt/N5
    SLICE_X28Y64.Y       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580_SW0
    SLICE_X28Y64.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine580_SW0/O
    SLICE_X28Y64.X       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.F3      net (fanout=2)        0.358   XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.X       Tilo                  0.612   XLXI_8/N56
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X24Y65.G2      net (fanout=1)        0.377   XLXI_8/N56
    SLICE_X24Y65.Y       Tilo                  0.660   XLXN_101
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031
    SLICE_X26Y60.CE      net (fanout=4)        0.781   XLXI_8/I_CursorCnt/ScrollStart
    SLICE_X26Y60.CLK     Tceck                 0.483   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_1
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (4.813ns logic, 3.063ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/I_CursorCnt/LineCnt_4 (FF)
  Destination:          XLXI_8/I_CursorCnt/ScrollBase_1 (FF)
  Requirement:          16.666ns
  Data Path Delay:      7.605ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.029 - 0.031)
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/LineCnt_4 to XLXI_8/I_CursorCnt/ScrollBase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.YQ      Tcko                  0.511   XLXI_8/I_CursorCnt/LineCnt<4>
                                                       XLXI_8/I_CursorCnt/LineCnt_4
    SLICE_X29Y63.G4      net (fanout=6)        0.950   XLXI_8/I_CursorCnt/LineCnt<4>
    SLICE_X29Y63.Y       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52_SW0
    SLICE_X29Y63.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine52_SW0/O
    SLICE_X29Y63.X       Tilo                  0.612   XLXI_8/I_CursorCnt/N5
                                                       XLXI_8/I_CursorCnt/LastLine52
    SLICE_X28Y64.G3      net (fanout=2)        0.289   XLXI_8/I_CursorCnt/N5
    SLICE_X28Y64.Y       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580_SW0
    SLICE_X28Y64.F4      net (fanout=1)        0.020   XLXI_8/I_CursorCnt/LastLine580_SW0/O
    SLICE_X28Y64.X       Tilo                  0.660   XLXI_8/I_CursorCnt/LastLine580
                                                       XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.F3      net (fanout=2)        0.358   XLXI_8/I_CursorCnt/LastLine580
    SLICE_X27Y65.X       Tilo                  0.612   XLXI_8/N56
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031_SW0
    SLICE_X24Y65.G2      net (fanout=1)        0.377   XLXI_8/N56
    SLICE_X24Y65.Y       Tilo                  0.660   XLXN_101
                                                       XLXI_8/I_CursorCnt/NextState_0_mux000031
    SLICE_X26Y60.CE      net (fanout=4)        0.781   XLXI_8/I_CursorCnt/ScrollStart
    SLICE_X26Y60.CLK     Tceck                 0.483   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_1
    -------------------------------------------------  ---------------------------
    Total                                      7.605ns (4.810ns logic, 2.795ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXN_3" derived from
 NET "Clk_50MHz_IBUFG" PERIOD = 20 ns HIGH 50%;
 divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS 

--------------------------------------------------------------------------------

Paths for end point XLXI_45/DIRdy (SLICE_X21Y76.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_45/i_should_block (FF)
  Destination:          XLXI_45/DIRdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.011 - 0.013)
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_45/i_should_block to XLXI_45/DIRdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y78.XQ      Tcko                  0.412   XLXI_45/i_should_block
                                                       XLXI_45/i_should_block
    SLICE_X21Y76.BY      net (fanout=2)        0.331   XLXI_45/i_should_block
    SLICE_X21Y76.CLK     Tckdi       (-Th)    -0.117   XLXI_45/DIRdy
                                                       XLXI_45/DIRdy
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.529ns logic, 0.331ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/high_state_lenght_0 (SLICE_X14Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/high_state_lenght_0 (FF)
  Destination:          XLXI_6/high_state_lenght_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_6/high_state_lenght_0 to XLXI_6/high_state_lenght_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y90.XQ      Tcko                  0.412   XLXI_6/high_state_lenght<0>
                                                       XLXI_6/high_state_lenght_0
    SLICE_X14Y90.BX      net (fanout=4)        0.395   XLXI_6/high_state_lenght<0>
    SLICE_X14Y90.CLK     Tckdi       (-Th)    -0.116   XLXI_6/high_state_lenght<0>
                                                       XLXI_6/high_state_lenght_0
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.528ns logic, 0.395ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_45/i_should_block (SLICE_X20Y78.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_45/first_packet (FF)
  Destination:          XLXI_45/i_should_block (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         Clk_Sys rising at 0.000ns
  Destination Clock:    Clk_Sys rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_45/first_packet to XLXI_45/i_should_block
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y81.YQ      Tcko                  0.409   XLXI_45/first_packet
                                                       XLXI_45/first_packet
    SLICE_X20Y78.CE      net (fanout=2)        0.490   XLXI_45/first_packet
    SLICE_X20Y78.CLK     Tckce       (-Th)    -0.071   XLXI_45/i_should_block
                                                       XLXI_45/i_should_block
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.480ns logic, 0.490ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXN_3" derived from
 NET "Clk_50MHz_IBUFG" PERIOD = 20 ns HIGH 50%;
 divided by 1.20 to 16.667 nS and duty cycle corrected to HIGH 8.333 nS 

--------------------------------------------------------------------------------
Slack: 13.599ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.067ns (326.052MHz) (Tdcmpfx)
  Physical resource: XLXI_1/CLKFX
  Logical resource: XLXI_1/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: XLXN_3
--------------------------------------------------------------------------------
Slack: 13.902ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: XLXI_8/XLXI_3/CLKB
  Logical resource: XLXI_8/XLXI_3.B/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: Clk_Sys
--------------------------------------------------------------------------------
Slack: 13.902ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: XLXI_8/XLXI_3/CLKB
  Logical resource: XLXI_8/XLXI_3.B/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: Clk_Sys
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_12_path" TIG;

 41 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_3.A (RAMB16_X1Y8.ADDRA12), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.138ns (data path - clock path skew + uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_0 (FF)
  Destination:          XLXI_8/XLXI_3.A (RAM)
  Data Path Delay:      7.138ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 16.666ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_0 to XLXI_8/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.XQ      Tcko                  0.515   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_0
    SLICE_X31Y60.F1      net (fanout=10)       1.099   XLXI_8/I_CursorCnt/ScrollBase<0>
    SLICE_X31Y60.COUT    Topcyf                1.011   XLXI_8/Rd_A<6>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<0>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<0>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.Y       Tciny                 0.756   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<2>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<3>
    RAMB16_X1Y8.ADDRA12  net (fanout=2)        3.429   XLXI_8/Rd_A<9>
    RAMB16_X1Y8.CLKA     Tback                 0.328   XLXI_8/XLXI_3
                                                       XLXI_8/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      7.138ns (2.610ns logic, 4.528ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.824ns (data path - clock path skew + uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_2 (FF)
  Destination:          XLXI_8/XLXI_3.A (RAM)
  Data Path Delay:      6.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 16.666ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_2 to XLXI_8/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.YQ      Tcko                  0.511   XLXI_8/I_CursorCnt/ScrollBase<3>
                                                       XLXI_8/I_CursorCnt/ScrollBase_2
    SLICE_X31Y61.F2      net (fanout=8)        1.129   XLXI_8/I_CursorCnt/ScrollBase<2>
    SLICE_X31Y61.Y       Topy                  1.427   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<2>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<2>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<3>
    RAMB16_X1Y8.ADDRA12  net (fanout=2)        3.429   XLXI_8/Rd_A<9>
    RAMB16_X1Y8.CLKA     Tback                 0.328   XLXI_8/XLXI_3
                                                       XLXI_8/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      6.824ns (2.266ns logic, 4.558ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.762ns (data path - clock path skew + uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_1 (FF)
  Destination:          XLXI_8/XLXI_3.A (RAM)
  Data Path Delay:      6.762ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 16.666ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_1 to XLXI_8/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.YQ      Tcko                  0.567   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_1
    SLICE_X31Y60.G3      net (fanout=10)       0.811   XLXI_8/I_CursorCnt/ScrollBase<1>
    SLICE_X31Y60.COUT    Topcyg                0.871   XLXI_8/Rd_A<6>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<1>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.Y       Tciny                 0.756   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<2>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<3>
    RAMB16_X1Y8.ADDRA12  net (fanout=2)        3.429   XLXI_8/Rd_A<9>
    RAMB16_X1Y8.CLKA     Tback                 0.328   XLXI_8/XLXI_3
                                                       XLXI_8/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      6.762ns (2.522ns logic, 4.240ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_115/XLXI_147/Q (SLICE_X38Y52.G1), 26 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.066ns (data path - clock path skew + uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_0 (FF)
  Destination:          XLXI_8/XLXI_115/XLXI_147/Q (FF)
  Data Path Delay:      7.066ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 16.666ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_0 to XLXI_8/XLXI_115/XLXI_147/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.XQ      Tcko                  0.515   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_0
    SLICE_X31Y60.F1      net (fanout=10)       1.099   XLXI_8/I_CursorCnt/ScrollBase<0>
    SLICE_X31Y60.COUT    Topcyf                1.011   XLXI_8/Rd_A<6>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<0>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<0>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.Y       Tciny                 0.756   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<2>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<3>
    SLICE_X35Y63.F2      net (fanout=2)        0.606   XLXI_8/Rd_A<9>
    SLICE_X35Y63.COUT    Topcyf                1.011   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_lut<4>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<4>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<5>
    SLICE_X38Y52.G1      net (fanout=1)        1.292   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
    SLICE_X38Y52.CLK     Tgck                  0.776   XLXI_8/XLXI_115/XLXI_147/Q
                                                       XLXI_8/XLXI_113/CursorActive_and00011
                                                       XLXI_8/XLXI_115/XLXI_147/Q
    -------------------------------------------------  ---------------------------
    Total                                      7.066ns (4.069ns logic, 2.997ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.752ns (data path - clock path skew + uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_2 (FF)
  Destination:          XLXI_8/XLXI_115/XLXI_147/Q (FF)
  Data Path Delay:      6.752ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 16.666ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_2 to XLXI_8/XLXI_115/XLXI_147/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.YQ      Tcko                  0.511   XLXI_8/I_CursorCnt/ScrollBase<3>
                                                       XLXI_8/I_CursorCnt/ScrollBase_2
    SLICE_X31Y61.F2      net (fanout=8)        1.129   XLXI_8/I_CursorCnt/ScrollBase<2>
    SLICE_X31Y61.Y       Topy                  1.427   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<2>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<2>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<3>
    SLICE_X35Y63.F2      net (fanout=2)        0.606   XLXI_8/Rd_A<9>
    SLICE_X35Y63.COUT    Topcyf                1.011   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_lut<4>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<4>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<5>
    SLICE_X38Y52.G1      net (fanout=1)        1.292   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
    SLICE_X38Y52.CLK     Tgck                  0.776   XLXI_8/XLXI_115/XLXI_147/Q
                                                       XLXI_8/XLXI_113/CursorActive_and00011
                                                       XLXI_8/XLXI_115/XLXI_147/Q
    -------------------------------------------------  ---------------------------
    Total                                      6.752ns (3.725ns logic, 3.027ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.726ns (data path - clock path skew + uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_0 (FF)
  Destination:          XLXI_8/XLXI_115/XLXI_147/Q (FF)
  Data Path Delay:      6.726ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 16.666ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_0 to XLXI_8/XLXI_115/XLXI_147/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.XQ      Tcko                  0.515   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_0
    SLICE_X31Y60.F1      net (fanout=10)       1.099   XLXI_8/I_CursorCnt/ScrollBase<0>
    SLICE_X31Y60.COUT    Topcyf                1.011   XLXI_8/Rd_A<6>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<0>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<0>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.X       Tcinx                 0.402   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<2>
    SLICE_X35Y63.F1      net (fanout=2)        0.620   XLXI_8/Rd_A<8>
    SLICE_X35Y63.COUT    Topcyf                1.011   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_lut<4>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<4>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<5>
    SLICE_X38Y52.G1      net (fanout=1)        1.292   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
    SLICE_X38Y52.CLK     Tgck                  0.776   XLXI_8/XLXI_115/XLXI_147/Q
                                                       XLXI_8/XLXI_113/CursorActive_and00011
                                                       XLXI_8/XLXI_115/XLXI_147/Q
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (3.715ns logic, 3.011ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_3.A (RAMB16_X1Y8.ADDRA11), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.277ns (data path - clock path skew + uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_0 (FF)
  Destination:          XLXI_8/XLXI_3.A (RAM)
  Data Path Delay:      6.277ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 16.666ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_0 to XLXI_8/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.XQ      Tcko                  0.515   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_0
    SLICE_X31Y60.F1      net (fanout=10)       1.099   XLXI_8/I_CursorCnt/ScrollBase<0>
    SLICE_X31Y60.COUT    Topcyf                1.011   XLXI_8/Rd_A<6>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<0>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<0>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.X       Tcinx                 0.402   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<2>
    RAMB16_X1Y8.ADDRA11  net (fanout=2)        2.922   XLXI_8/Rd_A<8>
    RAMB16_X1Y8.CLKA     Tback                 0.328   XLXI_8/XLXI_3
                                                       XLXI_8/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      6.277ns (2.256ns logic, 4.021ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.901ns (data path - clock path skew + uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_1 (FF)
  Destination:          XLXI_8/XLXI_3.A (RAM)
  Data Path Delay:      5.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 16.666ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_1 to XLXI_8/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.YQ      Tcko                  0.567   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_1
    SLICE_X31Y60.G3      net (fanout=10)       0.811   XLXI_8/I_CursorCnt/ScrollBase<1>
    SLICE_X31Y60.COUT    Topcyg                0.871   XLXI_8/Rd_A<6>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<1>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.X       Tcinx                 0.402   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<2>
    RAMB16_X1Y8.ADDRA11  net (fanout=2)        2.922   XLXI_8/Rd_A<8>
    RAMB16_X1Y8.CLKA     Tback                 0.328   XLXI_8/XLXI_3
                                                       XLXI_8/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (2.168ns logic, 3.733ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.812ns (data path - clock path skew + uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_2 (FF)
  Destination:          XLXI_8/XLXI_3.A (RAM)
  Data Path Delay:      5.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_Sys rising at 16.666ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_8/I_CursorCnt/ScrollBase_2 to XLXI_8/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.YQ      Tcko                  0.511   XLXI_8/I_CursorCnt/ScrollBase<3>
                                                       XLXI_8/I_CursorCnt/ScrollBase_2
    SLICE_X31Y61.F2      net (fanout=8)        1.129   XLXI_8/I_CursorCnt/ScrollBase<2>
    SLICE_X31Y61.X       Topx                  0.922   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<2>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<2>
    RAMB16_X1Y8.ADDRA11  net (fanout=2)        2.922   XLXI_8/Rd_A<8>
    RAMB16_X1Y8.CLKA     Tback                 0.328   XLXI_8/XLXI_3
                                                       XLXI_8/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (1.761ns logic, 4.051ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_12_path" TIG;
--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_115/XLXI_147/Q (SLICE_X38Y52.G1), 26 paths
--------------------------------------------------------------------------------
Delay (hold path):      3.455ns (datapath - clock path skew - uncertainty)
  Source:               XLXI_8/I_CursorCnt/LineCnt_4 (FF)
  Destination:          XLXI_8/XLXI_115/XLXI_147/Q (FF)
  Data Path Delay:      3.466ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (1.948 - 1.937)
  Source Clock:         Clk_Sys rising at 33.333ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/I_CursorCnt/LineCnt_4 to XLXI_8/XLXI_115/XLXI_147/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.YQ      Tcko                  0.409   XLXI_8/I_CursorCnt/LineCnt<4>
                                                       XLXI_8/I_CursorCnt/LineCnt_4
    SLICE_X35Y63.G1      net (fanout=6)        0.840   XLXI_8/I_CursorCnt/LineCnt<4>
    SLICE_X35Y63.COUT    Topcyg                0.697   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_lut<5>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<5>
    SLICE_X38Y52.G1      net (fanout=1)        1.033   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
    SLICE_X38Y52.CLK     Tckg        (-Th)    -0.487   XLXI_8/XLXI_115/XLXI_147/Q
                                                       XLXI_8/XLXI_113/CursorActive_and00011
                                                       XLXI_8/XLXI_115/XLXI_147/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.593ns logic, 1.873ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.468ns (datapath - clock path skew - uncertainty)
  Source:               XLXI_8/I_CursorCnt/LineCnt_0 (FF)
  Destination:          XLXI_8/XLXI_115/XLXI_147/Q (FF)
  Data Path Delay:      3.481ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (1.948 - 1.935)
  Source Clock:         Clk_Sys rising at 33.333ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/I_CursorCnt/LineCnt_0 to XLXI_8/XLXI_115/XLXI_147/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.XQ      Tcko                  0.412   XLXI_8/I_CursorCnt/LineCnt<0>
                                                       XLXI_8/I_CursorCnt/LineCnt_0
    SLICE_X35Y62.G3      net (fanout=9)        0.770   XLXI_8/I_CursorCnt/LineCnt<0>
    SLICE_X35Y62.COUT    Topcyg                0.697   XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<3>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_lut<3>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<3>
    SLICE_X35Y63.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<3>
    SLICE_X35Y63.COUT    Tbyp                  0.082   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<4>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<5>
    SLICE_X38Y52.G1      net (fanout=1)        1.033   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
    SLICE_X38Y52.CLK     Tckg        (-Th)    -0.487   XLXI_8/XLXI_115/XLXI_147/Q
                                                       XLXI_8/XLXI_113/CursorActive_and00011
                                                       XLXI_8/XLXI_115/XLXI_147/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.678ns logic, 1.803ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.518ns (datapath - clock path skew - uncertainty)
  Source:               XLXI_8/I_CursorCnt/ColCnt_2 (FF)
  Destination:          XLXI_8/XLXI_115/XLXI_147/Q (FF)
  Data Path Delay:      3.543ns (Levels of Logic = 4)
  Clock Path Skew:      0.025ns (1.948 - 1.923)
  Source Clock:         Clk_Sys rising at 33.333ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/I_CursorCnt/ColCnt_2 to XLXI_8/XLXI_115/XLXI_147/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.YQ      Tcko                  0.409   XLXI_8/I_CursorCnt/ColCnt<3>
                                                       XLXI_8/I_CursorCnt/ColCnt_2
    SLICE_X35Y61.G3      net (fanout=8)        0.753   XLXI_8/I_CursorCnt/ColCnt<2>
    SLICE_X35Y61.COUT    Topcyg                0.697   XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<1>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_lut<1>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<1>
    SLICE_X35Y62.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<1>
    SLICE_X35Y62.COUT    Tbyp                  0.082   XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<3>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<2>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<3>
    SLICE_X35Y63.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<3>
    SLICE_X35Y63.COUT    Tbyp                  0.082   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<4>
                                                       XLXI_8/XLXI_113/Mcompar_CursorActive_cmp_eq0000_cy<5>
    SLICE_X38Y52.G1      net (fanout=1)        1.033   XLXI_8/XLXI_113/CursorActive_cmp_eq0000
    SLICE_X38Y52.CLK     Tckg        (-Th)    -0.487   XLXI_8/XLXI_115/XLXI_147/Q
                                                       XLXI_8/XLXI_113/CursorActive_and00011
                                                       XLXI_8/XLXI_115/XLXI_147/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.757ns logic, 1.786ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_3.A (RAMB16_X1Y8.ADDRA13), 5 paths
--------------------------------------------------------------------------------
Delay (hold path):      3.588ns (datapath - clock path skew - uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_4 (FF)
  Destination:          XLXI_8/XLXI_3.A (RAM)
  Data Path Delay:      3.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (1.953 - 1.938)
  Source Clock:         Clk_Sys rising at 33.333ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/I_CursorCnt/ScrollBase_4 to XLXI_8/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.XQ      Tcko                  0.412   XLXI_8/I_CursorCnt/ScrollBase<4>
                                                       XLXI_8/I_CursorCnt/ScrollBase_4
    SLICE_X31Y62.F3      net (fanout=6)        0.432   XLXI_8/I_CursorCnt/ScrollBase<4>
    SLICE_X31Y62.X       Topx                  0.738   XLXI_8/Rd_A<10>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<4>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<4>
    RAMB16_X1Y8.ADDRA13  net (fanout=2)        2.135   XLXI_8/Rd_A<10>
    RAMB16_X1Y8.CLKA     Tbcka       (-Th)     0.114   XLXI_8/XLXI_3
                                                       XLXI_8/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.036ns logic, 2.567ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.207ns (datapath - clock path skew - uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_1 (FF)
  Destination:          XLXI_8/XLXI_3.A (RAM)
  Data Path Delay:      4.225ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (1.953 - 1.935)
  Source Clock:         Clk_Sys rising at 33.333ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/I_CursorCnt/ScrollBase_1 to XLXI_8/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.YQ      Tcko                  0.454   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_1
    SLICE_X31Y60.G3      net (fanout=10)       0.649   XLXI_8/I_CursorCnt/ScrollBase<1>
    SLICE_X31Y60.COUT    Topcyg                0.697   XLXI_8/Rd_A<6>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<1>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<1>
    SLICE_X31Y61.COUT    Tbyp                  0.082   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<2>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<3>
    SLICE_X31Y62.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<3>
    SLICE_X31Y62.X       Tcinx                 0.322   XLXI_8/Rd_A<10>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<4>
    RAMB16_X1Y8.ADDRA13  net (fanout=2)        2.135   XLXI_8/Rd_A<10>
    RAMB16_X1Y8.CLKA     Tbcka       (-Th)     0.114   XLXI_8/XLXI_3
                                                       XLXI_8/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (1.441ns logic, 2.784ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.277ns (datapath - clock path skew - uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_3 (FF)
  Destination:          XLXI_8/XLXI_3.A (RAM)
  Data Path Delay:      4.295ns (Levels of Logic = 2)
  Clock Path Skew:      0.018ns (1.953 - 1.935)
  Source Clock:         Clk_Sys rising at 33.333ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/I_CursorCnt/ScrollBase_3 to XLXI_8/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.XQ      Tcko                  0.411   XLXI_8/I_CursorCnt/ScrollBase<3>
                                                       XLXI_8/I_CursorCnt/ScrollBase_3
    SLICE_X31Y61.G3      net (fanout=8)        0.844   XLXI_8/I_CursorCnt/ScrollBase<3>
    SLICE_X31Y61.COUT    Topcyg                0.697   XLXI_8/Rd_A<8>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<3>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<3>
    SLICE_X31Y62.CIN     net (fanout=1)        0.000   XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_cy<3>
    SLICE_X31Y62.X       Tcinx                 0.322   XLXI_8/Rd_A<10>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<4>
    RAMB16_X1Y8.ADDRA13  net (fanout=2)        2.135   XLXI_8/Rd_A<10>
    RAMB16_X1Y8.CLKA     Tbcka       (-Th)     0.114   XLXI_8/XLXI_3
                                                       XLXI_8/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (1.316ns logic, 2.979ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/XLXI_3.A (RAMB16_X1Y8.ADDRA9), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.052ns (datapath - clock path skew - uncertainty)
  Source:               XLXI_8/I_CursorCnt/ScrollBase_0 (FF)
  Destination:          XLXI_8/XLXI_3.A (RAM)
  Data Path Delay:      4.070ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (1.953 - 1.935)
  Source Clock:         Clk_Sys rising at 33.333ns
  Destination Clock:    Clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/I_CursorCnt/ScrollBase_0 to XLXI_8/XLXI_3.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.XQ      Tcko                  0.412   XLXI_8/I_CursorCnt/ScrollBase<0>
                                                       XLXI_8/I_CursorCnt/ScrollBase_0
    SLICE_X31Y60.F1      net (fanout=10)       0.879   XLXI_8/I_CursorCnt/ScrollBase<0>
    SLICE_X31Y60.X       Topx                  0.738   XLXI_8/Rd_A<6>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_lut<0>
                                                       XLXI_8/XLXI_5/Madd_Rd_Address_10_6_add0000_xor<0>
    RAMB16_X1Y8.ADDRA9   net (fanout=2)        2.155   XLXI_8/Rd_A<6>
    RAMB16_X1Y8.CLKA     Tbcka       (-Th)     0.114   XLXI_8/XLXI_3
                                                       XLXI_8/XLXI_3.A
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (1.036ns logic, 3.034ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_13_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Clk_50MHz_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Clk_50MHz_IBUFG                |     20.000ns|      6.000ns|      9.677ns|            0|            0|            0|         3504|
| XLXN_2                        |     20.000ns|      7.266ns|          N/A|            0|            0|         1825|            0|
| XLXN_3                        |     16.667ns|      8.064ns|          N/A|            0|            0|         1679|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    8.064|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3545 paths, 0 nets, and 1093 connections

Design statistics:
   Minimum period:   8.064ns{1}   (Maximum frequency: 124.008MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 14 21:24:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



