<schema xmlns="http://www.cadence.com/spb/csschema"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://www.cadence.com/spb/csschema CSSchema002.xsd">
  <header>
    <schemaVersion>16.6</schemaVersion>
    <creatorTool>conceptHDL</creatorTool>
    <modifierTool>conceptHDL</modifierTool>
    <modificationTime>2015-03-05T19:47:49</modificationTime>
    <savedLibrary>tubii_tk2_lib</savedLibrary>
  </header>
  <designs>
    <design schemaType="nameBased" name="tubii" view="sch_1">
      <lastids>
        <instanceid>3</instanceid>
        <netid>29</netid>
        <insttermid>106</insttermid>
      </lastids>
      <cells>
        <cell>
          <id>S1</id>
          <library>tubii_tk2_lib</library>
          <name>tubii_pcb</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T31</id>
              <name>lvds_to_ecl_out</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T32</id>
              <name>ttl_to_ecl_out</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T47</id>
              <name>ecl_to_lvds_in</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T48</id>
              <name>ecl_to_lvds_out_n</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T49</id>
              <name>ecl_to_lvds_out_p</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T50</id>
              <name>ecl_to_nim_in</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T51</id>
              <name>ecl_to_nim_out</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T52</id>
              <name>ecl_to_ttl_in</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T53</id>
              <name>ecl_to_ttl_out</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T54</id>
              <name>lvds_to_ecl_in_n</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T55</id>
              <name>lvds_to_ecl_in_p</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T56</id>
              <name>nim_to_ecl_in</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T57</id>
              <name>nim_to_ecl_out</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T58</id>
              <name>ttl_to_ecl_in</name>
              <direction>input</direction>
            </term>
          </terms>
        </cell>
        <cell>
          <id>S2</id>
          <library>tubii_tk2_lib</library>
          <name>front_ports</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T33</id>
              <name>ecl_to_lvds_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T34</id>
              <name>ecl_to_lvds_out_n</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T35</id>
              <name>ecl_to_lvds_out_p</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T36</id>
              <name>ecl_to_nim_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T37</id>
              <name>ecl_to_nim_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T38</id>
              <name>ecl_to_ttl_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T39</id>
              <name>ecl_to_ttl_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T40</id>
              <name>lvds_to_ecl_in_n</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T41</id>
              <name>lvds_to_ecl_in_p</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T42</id>
              <name>lvds_to_ecl_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T43</id>
              <name>nim_to_ecl_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T44</id>
              <name>nim_to_ecl_out</name>
              <direction>input</direction>
            </term>
            <term>
              <id>T45</id>
              <name>ttl_to_ecl_in</name>
              <direction>output</direction>
            </term>
            <term>
              <id>T46</id>
              <name>ttl_to_ecl_out</name>
              <direction>input</direction>
            </term>
          </terms>
        </cell>
        <cell>
          <id>S3</id>
          <library>tubii_tk2_lib</library>
          <name>back_ports</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
          </terms>
        </cell>
      </cells>
      <nets>
        <net>
          <id>N8</id>
          <name>unnamed_1_frontports_i2_ecltolvdsin</name>
        </net>
        <net>
          <id>N9</id>
          <name>unnamed_1_frontports_i2_ecltolvdsoutn</name>
        </net>
        <net>
          <id>N10</id>
          <name>unnamed_1_frontports_i2_ecltolvdsoutp</name>
        </net>
        <net>
          <id>N11</id>
          <name>unnamed_1_frontports_i2_ecltonimin</name>
        </net>
        <net>
          <id>N12</id>
          <name>unnamed_1_frontports_i2_ecltonimout</name>
        </net>
        <net>
          <id>N13</id>
          <name>unnamed_1_frontports_i2_ecltottlin</name>
        </net>
        <net>
          <id>N14</id>
          <name>unnamed_1_frontports_i2_ecltottlout</name>
        </net>
        <net>
          <id>N15</id>
          <name>unnamed_1_frontports_i2_lvdstoeclinn</name>
        </net>
        <net>
          <id>N16</id>
          <name>unnamed_1_frontports_i2_lvdstoeclinp</name>
        </net>
        <net>
          <id>N17</id>
          <name>unnamed_1_frontports_i2_lvdstoeclout</name>
        </net>
        <net>
          <id>N18</id>
          <name>unnamed_1_frontports_i2_nimtoeclin</name>
        </net>
        <net>
          <id>N19</id>
          <name>unnamed_1_frontports_i2_nimtoeclout</name>
        </net>
        <net>
          <id>N20</id>
          <name>unnamed_1_frontports_i2_ttltoeclin</name>
        </net>
        <net>
          <id>N21</id>
          <name>unnamed_1_frontports_i2_ttltoeclout</name>
        </net>
        <net>
          <id>gnd</id>
          <name>gnd</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
        <net>
          <id>vcc</id>
          <name>vcc</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
        <net>
          <id>vee</id>
          <name>vee</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
        <net>
          <id>vtt</id>
          <name>vtt</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
        <net>
          <id>vcc15</id>
          <name>vcc15</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
        <net>
          <id>vcc15m</id>
          <name>vcc15m</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
        <net>
          <id>v3p3</id>
          <name>v3p3</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
        <net>
          <id>gng</id>
          <name>gng</name>
          <scope>global</scope>
          <inherited>1</inherited>
        </net>
      </nets>
      <aliases>
      </aliases>
      <differentialnets>
      </differentialnets>
      <differentialbusnets>
      </differentialbusnets>
      <netgroups>
      </netgroups>
      <netinterfaces>
      </netinterfaces>
      <instances>
        <instance>
          <id>I1</id>
          <cellid>S1</cellid>
          <name>page1_i1</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M24</id>
              <termid>T31</termid>
              <connections>
                <connection net="N17" />
              </connections>
            </pin>
            <pin>
              <id>M25</id>
              <termid>T32</termid>
              <connections>
                <connection net="N21" />
              </connections>
            </pin>
            <pin>
              <id>M40</id>
              <termid>T47</termid>
              <connections>
                <connection net="N8" />
              </connections>
            </pin>
            <pin>
              <id>M41</id>
              <termid>T48</termid>
              <connections>
                <connection net="N9" />
              </connections>
            </pin>
            <pin>
              <id>M42</id>
              <termid>T49</termid>
              <connections>
                <connection net="N10" />
              </connections>
            </pin>
            <pin>
              <id>M43</id>
              <termid>T50</termid>
              <connections>
                <connection net="N11" />
              </connections>
            </pin>
            <pin>
              <id>M44</id>
              <termid>T51</termid>
              <connections>
                <connection net="N12" />
              </connections>
            </pin>
            <pin>
              <id>M45</id>
              <termid>T52</termid>
              <connections>
                <connection net="N13" />
              </connections>
            </pin>
            <pin>
              <id>M46</id>
              <termid>T53</termid>
              <connections>
                <connection net="N14" />
              </connections>
            </pin>
            <pin>
              <id>M47</id>
              <termid>T54</termid>
              <connections>
                <connection net="N15" />
              </connections>
            </pin>
            <pin>
              <id>M48</id>
              <termid>T55</termid>
              <connections>
                <connection net="N16" />
              </connections>
            </pin>
            <pin>
              <id>M49</id>
              <termid>T56</termid>
              <connections>
                <connection net="N18" />
              </connections>
            </pin>
            <pin>
              <id>M50</id>
              <termid>T57</termid>
              <connections>
                <connection net="N19" />
              </connections>
            </pin>
            <pin>
              <id>M51</id>
              <termid>T58</termid>
              <connections>
                <connection net="N20" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I2</id>
          <cellid>S2</cellid>
          <name>page1_i2</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M26</id>
              <termid>T33</termid>
              <connections>
                <connection net="N8" />
              </connections>
            </pin>
            <pin>
              <id>M27</id>
              <termid>T34</termid>
              <connections>
                <connection net="N9" />
              </connections>
            </pin>
            <pin>
              <id>M28</id>
              <termid>T35</termid>
              <connections>
                <connection net="N10" />
              </connections>
            </pin>
            <pin>
              <id>M29</id>
              <termid>T36</termid>
              <connections>
                <connection net="N11" />
              </connections>
            </pin>
            <pin>
              <id>M30</id>
              <termid>T37</termid>
              <connections>
                <connection net="N12" />
              </connections>
            </pin>
            <pin>
              <id>M31</id>
              <termid>T38</termid>
              <connections>
                <connection net="N13" />
              </connections>
            </pin>
            <pin>
              <id>M32</id>
              <termid>T39</termid>
              <connections>
                <connection net="N14" />
              </connections>
            </pin>
            <pin>
              <id>M33</id>
              <termid>T40</termid>
              <connections>
                <connection net="N15" />
              </connections>
            </pin>
            <pin>
              <id>M34</id>
              <termid>T41</termid>
              <connections>
                <connection net="N16" />
              </connections>
            </pin>
            <pin>
              <id>M35</id>
              <termid>T42</termid>
              <connections>
                <connection net="N17" />
              </connections>
            </pin>
            <pin>
              <id>M36</id>
              <termid>T43</termid>
              <connections>
                <connection net="N18" />
              </connections>
            </pin>
            <pin>
              <id>M37</id>
              <termid>T44</termid>
              <connections>
                <connection net="N19" />
              </connections>
            </pin>
            <pin>
              <id>M38</id>
              <termid>T45</termid>
              <connections>
                <connection net="N20" />
              </connections>
            </pin>
            <pin>
              <id>M39</id>
              <termid>T46</termid>
              <connections>
                <connection net="N21" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I3</id>
          <cellid>S3</cellid>
          <name>page1_i3</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
      </instances>
      <templateresolutions>
      </templateresolutions>
      <templateinstances>
      </templateinstances>
      <extensions>
        <extension name="schematic_extension">
        <schematicExtension>
        <netScopes>
        </netScopes>
        <pages>
          <page number="1">
            <physicalPageNumber>1</physicalPageNumber>
            <errorStatus>false</errorStatus>
            <nets>
              <net ref="unnamed_1_frontports_i2_ecltolvdsin"></net>
              <net ref="unnamed_1_frontports_i2_ecltolvdsoutn"></net>
              <net ref="unnamed_1_frontports_i2_ecltolvdsoutp"></net>
              <net ref="unnamed_1_frontports_i2_ecltonimin"></net>
              <net ref="unnamed_1_frontports_i2_ecltonimout"></net>
              <net ref="unnamed_1_frontports_i2_ecltottlin"></net>
              <net ref="unnamed_1_frontports_i2_ecltottlout"></net>
              <net ref="unnamed_1_frontports_i2_lvdstoeclinn"></net>
              <net ref="unnamed_1_frontports_i2_lvdstoeclinp"></net>
              <net ref="unnamed_1_frontports_i2_lvdstoeclout"></net>
              <net ref="unnamed_1_frontports_i2_nimtoeclin"></net>
              <net ref="unnamed_1_frontports_i2_nimtoeclout"></net>
              <net ref="unnamed_1_frontports_i2_ttltoeclin"></net>
              <net ref="unnamed_1_frontports_i2_ttltoeclout"></net>
            </nets>
            <instances>
              <instance ref="i1"></instance>
              <instance ref="i2"></instance>
              <instance ref="i3"></instance>
            </instances>
          </page>
        </pages>
      </schematicExtension>
        </extension>
      </extensions>
    </design>
  </designs>
</schema>
