<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'arc' Dialect - CIRCT</title><meta name=description content="Circuit IR Compilers and Tools"><meta name=generator content="Hugo 0.101.0"><link href=https://circt.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://circt.llvm.org/docs/Dialects/Arc/><link rel=stylesheet href=https://circt.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script>
<link rel=stylesheet href=https://circt.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script>
<script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script>
<script src=https://circt.llvm.org/js/bundle.js></script>
<script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
<script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://circt.llvm.org//circt-logo.svg width=40px align=absmiddle>
CIRCT</div></h1><p class=description>Circuit IR Compilers and Tools</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/Projects-that-want-to-become-official-LLVM-Projects/circt/40>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li class=parent><a href=https://github.com/llvm/circt/tree/main/>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/circt/tree/main/>GitHub</a></li></ul></li></ul></nav></div><div class=content-container><main><h1>'arc' Dialect</h1><p>Canonical representation of state transfer in a circuit
This is the <code>arc</code> dialect, useful for representing state transfer functions
in a circuit.</p><p><nav id=TableOfContents><ul><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#arcalloc_memory-circtarcallocmemoryop><code>arc.alloc_memory</code> (circt::arc::AllocMemoryOp)</a></li><li><a href=#arcalloc_state-circtarcallocstateop><code>arc.alloc_state</code> (circt::arc::AllocStateOp)</a></li><li><a href=#arcalloc_storage-circtarcallocstorageop><code>arc.alloc_storage</code> (circt::arc::AllocStorageOp)</a></li><li><a href=#arccall-circtarccallop><code>arc.call</code> (circt::arc::CallOp)</a></li><li><a href=#arcclock_domain-circtarcclockdomainop><code>arc.clock_domain</code> (circt::arc::ClockDomainOp)</a></li><li><a href=#arcclock_gate-circtarcclockgateop><code>arc.clock_gate</code> (circt::arc::ClockGateOp)</a></li><li><a href=#arcclock_tree-circtarcclocktreeop><code>arc.clock_tree</code> (circt::arc::ClockTreeOp)</a></li><li><a href=#arcdefine-circtarcdefineop><code>arc.define</code> (circt::arc::DefineOp)</a></li><li><a href=#arclut-circtarclutop><code>arc.lut</code> (circt::arc::LutOp)</a></li><li><a href=#arcmemory-circtarcmemoryop><code>arc.memory</code> (circt::arc::MemoryOp)</a></li><li><a href=#arcmemory_read-circtarcmemoryreadop><code>arc.memory_read</code> (circt::arc::MemoryReadOp)</a></li><li><a href=#arcmemory_read_port-circtarcmemoryreadportop><code>arc.memory_read_port</code> (circt::arc::MemoryReadPortOp)</a></li><li><a href=#arcmemory_write-circtarcmemorywriteop><code>arc.memory_write</code> (circt::arc::MemoryWriteOp)</a></li><li><a href=#arcmemory_write_port-circtarcmemorywriteportop><code>arc.memory_write_port</code> (circt::arc::MemoryWritePortOp)</a></li><li><a href=#arcmodel-circtarcmodelop><code>arc.model</code> (circt::arc::ModelOp)</a></li><li><a href=#arcoutput-circtarcoutputop><code>arc.output</code> (circt::arc::OutputOp)</a></li><li><a href=#arcpassthrough-circtarcpassthroughop><code>arc.passthrough</code> (circt::arc::PassThroughOp)</a></li><li><a href=#arcroot_input-circtarcrootinputop><code>arc.root_input</code> (circt::arc::RootInputOp)</a></li><li><a href=#arcroot_output-circtarcrootoutputop><code>arc.root_output</code> (circt::arc::RootOutputOp)</a></li><li><a href=#arcstate-circtarcstateop><code>arc.state</code> (circt::arc::StateOp)</a></li><li><a href=#arcstate_read-circtarcstatereadop><code>arc.state_read</code> (circt::arc::StateReadOp)</a></li><li><a href=#arcstate_write-circtarcstatewriteop><code>arc.state_write</code> (circt::arc::StateWriteOp)</a></li><li><a href=#arcstorageget-circtarcstoragegetop><code>arc.storage.get</code> (circt::arc::StorageGetOp)</a></li><li><a href=#arctap-circtarctapop><code>arc.tap</code> (circt::arc::TapOp)</a></li><li><a href=#arczero_count-circtarczerocountop><code>arc.zero_count</code> (circt::arc::ZeroCountOp)</a></li></ul></li><li><a href=#type-definition>Type definition</a><ul><li><a href=#memorytype>MemoryType</a></li><li><a href=#statetype>StateType</a></li><li><a href=#storagetype>StorageType</a></li></ul></li></ul></nav><h2 id=operation-definition>Operation definition&nbsp;<a class=headline-hash href=#operation-definition>¶</a></h2><h3 id=arcalloc_memory-circtarcallocmemoryop><code>arc.alloc_memory</code> (circt::arc::AllocMemoryOp)&nbsp;<a class=headline-hash href=#arcalloc_memory-circtarcallocmemoryop>¶</a></h3><p>Allocate a memory</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.alloc_memory` $storage attr-dict `:` functional-type($storage, $memory)
</code></pre><p>Interfaces: MemoryEffectOpInterface (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{MemoryEffects::Allocate on ::mlir::SideEffects::DefaultResource}</p><h4 id=operands>Operands:&nbsp;<a class=headline-hash href=#operands>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>storage</code></td><td></td></tr></tbody></table><h4 id=results>Results:&nbsp;<a class=headline-hash href=#results>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>memory</code></td><td></td></tr></tbody></table><h3 id=arcalloc_state-circtarcallocstateop><code>arc.alloc_state</code> (circt::arc::AllocStateOp)&nbsp;<a class=headline-hash href=#arcalloc_state-circtarcallocstateop>¶</a></h3><p>Allocate internal state</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.alloc_state` $storage (`tap` $tap^)? attr-dict `:` functional-type($storage, $state)
</code></pre><p>Interfaces: MemoryEffectOpInterface (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{MemoryEffects::Allocate on ::mlir::SideEffects::DefaultResource}</p><h4 id=attributes>Attributes:&nbsp;<a class=headline-hash href=#attributes>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>tap</code></td><td style=text-align:center>::mlir::UnitAttr</td><td>unit attribute</td></tr></tbody></table><h4 id=operands-1>Operands:&nbsp;<a class=headline-hash href=#operands-1>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>storage</code></td><td></td></tr></tbody></table><h4 id=results-1>Results:&nbsp;<a class=headline-hash href=#results-1>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>state</code></td><td></td></tr></tbody></table><h3 id=arcalloc_storage-circtarcallocstorageop><code>arc.alloc_storage</code> (circt::arc::AllocStorageOp)&nbsp;<a class=headline-hash href=#arcalloc_storage-circtarcallocstorageop>¶</a></h3><p>Allocate contiguous storage space from a larger storage space</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.alloc_storage` $input (`[` $offset^ `]`)? attr-dict `:` functional-type($input, $output)
</code></pre><p>Interfaces: MemoryEffectOpInterface (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{MemoryEffects::Allocate on ::mlir::SideEffects::DefaultResource}</p><h4 id=attributes-1>Attributes:&nbsp;<a class=headline-hash href=#attributes-1>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>offset</code></td><td style=text-align:center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr></tbody></table><h4 id=operands-2>Operands:&nbsp;<a class=headline-hash href=#operands-2>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>input</code></td><td></td></tr></tbody></table><h4 id=results-2>Results:&nbsp;<a class=headline-hash href=#results-2>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>output</code></td><td></td></tr></tbody></table><h3 id=arccall-circtarccallop><code>arc.call</code> (circt::arc::CallOp)&nbsp;<a class=headline-hash href=#arccall-circtarccallop>¶</a></h3><p>calls an arc</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.call` $arc `(` $inputs `)` attr-dict `:` functional-type(operands, results)
</code></pre><p>Traits: AlwaysSpeculatableImplTrait, MemRefsNormalizable</p><p>Interfaces: CallOpInterface, CallOpMutableInterface, ConditionallySpeculatable, NoMemoryEffect (MemoryEffectOpInterface), SymbolUserOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-2>Attributes:&nbsp;<a class=headline-hash href=#attributes-2>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>arc</code></td><td style=text-align:center>::mlir::FlatSymbolRefAttr</td><td>flat symbol reference attribute</td></tr></tbody></table><h4 id=operands-3>Operands:&nbsp;<a class=headline-hash href=#operands-3>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr></tbody></table><h4 id=results-3>Results:&nbsp;<a class=headline-hash href=#results-3>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>outputs</code></td><td>any type</td></tr></tbody></table><h3 id=arcclock_domain-circtarcclockdomainop><code>arc.clock_domain</code> (circt::arc::ClockDomainOp)&nbsp;<a class=headline-hash href=#arcclock_domain-circtarcclockdomainop>¶</a></h3><p>a clock domain</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.clock_domain` ` ` `(` $inputs `)` `clock` $clock attr-dict `:`
              functional-type($inputs, results) $body
</code></pre><p>Traits: IsolatedFromAbove, RecursiveMemoryEffects, SingleBlockImplicitTerminator
<a href=arc::OutputOp>arc::OutputOp</a></p><p>Interfaces: RegionKindInterface</p><h4 id=operands-4>Operands:&nbsp;<a class=headline-hash href=#operands-4>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>clock</code></td><td>1-bit signless integer</td></tr></tbody></table><h4 id=results-4>Results:&nbsp;<a class=headline-hash href=#results-4>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>outputs</code></td><td>any type</td></tr></tbody></table><h3 id=arcclock_gate-circtarcclockgateop><code>arc.clock_gate</code> (circt::arc::ClockGateOp)&nbsp;<a class=headline-hash href=#arcclock_gate-circtarcclockgateop>¶</a></h3><p>Clock gate</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.clock_gate` $input `,` $enable attr-dict
</code></pre><p>Traits: AlwaysSpeculatableImplTrait</p><p>Interfaces: ConditionallySpeculatable, InferTypeOpInterface, NoMemoryEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-5>Operands:&nbsp;<a class=headline-hash href=#operands-5>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>input</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>enable</code></td><td>1-bit signless integer</td></tr></tbody></table><h4 id=results-5>Results:&nbsp;<a class=headline-hash href=#results-5>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>output</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=arcclock_tree-circtarcclocktreeop><code>arc.clock_tree</code> (circt::arc::ClockTreeOp)&nbsp;<a class=headline-hash href=#arcclock_tree-circtarcclocktreeop>¶</a></h3><p>A clock tree</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.clock_tree` $clock attr-dict-with-keyword $body
</code></pre><p>Traits: NoRegionArguments, NoTerminator</p><h4 id=operands-6>Operands:&nbsp;<a class=headline-hash href=#operands-6>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>clock</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=arcdefine-circtarcdefineop><code>arc.define</code> (circt::arc::DefineOp)&nbsp;<a class=headline-hash href=#arcdefine-circtarcdefineop>¶</a></h3><p>State transfer arc definition</p><p>Traits: HasParent
<a href=mlir::ModuleOp>mlir::ModuleOp</a>, IsolatedFromAbove, SingleBlockImplicitTerminator
<a href=arc::OutputOp>arc::OutputOp</a></p><p>Interfaces: CallableOpInterface, FunctionOpInterface, RegionKindInterface, Symbol</p><h4 id=attributes-3>Attributes:&nbsp;<a class=headline-hash href=#attributes-3>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>sym_name</code></td><td style=text-align:center>::mlir::StringAttr</td><td>string attribute</td></tr><tr><td style=text-align:center><code>function_type</code></td><td style=text-align:center>::mlir::TypeAttr</td><td>type attribute of function type</td></tr><tr><td style=text-align:center><code>arg_attrs</code></td><td style=text-align:center>::mlir::ArrayAttr</td><td>Array of dictionary attributes</td></tr><tr><td style=text-align:center><code>res_attrs</code></td><td style=text-align:center>::mlir::ArrayAttr</td><td>Array of dictionary attributes</td></tr></tbody></table><h3 id=arclut-circtarclutop><code>arc.lut</code> (circt::arc::LutOp)&nbsp;<a class=headline-hash href=#arclut-circtarclutop>¶</a></h3><p>A lookup-table.</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.lut` `(` $inputs `)` `:` functional-type($inputs, $output)
              attr-dict-with-keyword $body
</code></pre><p>Represents a lookup-table as one operation. The operations that map the
lookup/input values to the corresponding table-entry are collected inside
the body of this operation.
Note that the operation is marked to be isolated from above to guarantee
that all input values have to be passed as an operand. This allows for
simpler analyses and canonicalizations of the LUT as well as lowering.
Only combinational operations are allowed inside the LUT, i.e., no
side-effects, state, time delays, etc.</p><p>Traits: AlwaysSpeculatableImplTrait, IsolatedFromAbove, SingleBlockImplicitTerminator
<a href=arc::OutputOp>arc::OutputOp</a></p><p>Interfaces: ConditionallySpeculatable, NoMemoryEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-7>Operands:&nbsp;<a class=headline-hash href=#operands-7>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>signless integer</td></tr></tbody></table><h4 id=results-6>Results:&nbsp;<a class=headline-hash href=#results-6>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>output</code></td><td>signless integer</td></tr></tbody></table><h3 id=arcmemory-circtarcmemoryop><code>arc.memory</code> (circt::arc::MemoryOp)&nbsp;<a class=headline-hash href=#arcmemory-circtarcmemoryop>¶</a></h3><p>Memory</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.memory` type($memory) attr-dict
</code></pre><p>Interfaces: MemoryEffectOpInterface (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{MemoryEffects::Allocate on ::mlir::SideEffects::DefaultResource}</p><h4 id=results-7>Results:&nbsp;<a class=headline-hash href=#results-7>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>memory</code></td><td></td></tr></tbody></table><h3 id=arcmemory_read-circtarcmemoryreadop><code>arc.memory_read</code> (circt::arc::MemoryReadOp)&nbsp;<a class=headline-hash href=#arcmemory_read-circtarcmemoryreadop>¶</a></h3><p>Read word from memory</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.memory_read` $memory `[` $address `]` attr-dict `:` type($memory)
</code></pre><p>Interfaces: InferTypeOpInterface, MemoryEffectOpInterface (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{MemoryEffects::Read on ::mlir::SideEffects::DefaultResource}</p><h4 id=operands-8>Operands:&nbsp;<a class=headline-hash href=#operands-8>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>memory</code></td><td></td></tr><tr><td style=text-align:center><code>address</code></td><td>integer</td></tr></tbody></table><h4 id=results-8>Results:&nbsp;<a class=headline-hash href=#results-8>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>data</code></td><td>integer</td></tr></tbody></table><h3 id=arcmemory_read_port-circtarcmemoryreadportop><code>arc.memory_read_port</code> (circt::arc::MemoryReadPortOp)&nbsp;<a class=headline-hash href=#arcmemory_read_port-circtarcmemoryreadportop>¶</a></h3><p>Read port from a memory</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.memory_read_port` $memory `[` $address `]` attr-dict `:` type($memory)
</code></pre><p>Represents a combinatorial memory read port. No memory read side-effect
trait is necessary because at the stage of the Arc lowering where this
operation is legal to be present, it is guaranteed that all reads from the
same address produce the same output. This is because all writes are
reordered to happen at the end of the cycle in LegalizeStateUpdates (or
alternatively produce the necessary temporaries).</p><p>Traits: AlwaysSpeculatableImplTrait</p><p>Interfaces: ConditionallySpeculatable, InferTypeOpInterface, NoMemoryEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-9>Operands:&nbsp;<a class=headline-hash href=#operands-9>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>memory</code></td><td></td></tr><tr><td style=text-align:center><code>address</code></td><td>integer</td></tr></tbody></table><h4 id=results-9>Results:&nbsp;<a class=headline-hash href=#results-9>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>data</code></td><td>integer</td></tr></tbody></table><h3 id=arcmemory_write-circtarcmemorywriteop><code>arc.memory_write</code> (circt::arc::MemoryWriteOp)&nbsp;<a class=headline-hash href=#arcmemory_write-circtarcmemorywriteop>¶</a></h3><p>Write word to memory</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.memory_write` $memory `[` $address `]` `,` $data (`if` $enable^)?
              attr-dict `:` type($memory)
</code></pre><p>Interfaces: MemoryEffectOpInterface (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{MemoryEffects::Write on ::mlir::SideEffects::DefaultResource}</p><h4 id=operands-10>Operands:&nbsp;<a class=headline-hash href=#operands-10>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>memory</code></td><td></td></tr><tr><td style=text-align:center><code>address</code></td><td>integer</td></tr><tr><td style=text-align:center><code>enable</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>data</code></td><td>integer</td></tr></tbody></table><h3 id=arcmemory_write_port-circtarcmemorywriteportop><code>arc.memory_write_port</code> (circt::arc::MemoryWritePortOp)&nbsp;<a class=headline-hash href=#arcmemory_write_port-circtarcmemorywriteportop>¶</a></h3><p>Write port to a memory</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.memory_write_port` $memory `,` $arc  `(` $inputs `)` (`clock` $clock^)?  (`enable` $enable^)?
              (`mask` $mask^)? `lat` $latency attr-dict `:`
              type($memory) `,` type($inputs)
</code></pre><p>Traits: AttrSizedOperandSegments</p><p>Interfaces: CallOpInterface, CallOpMutableInterface, ClockedOpInterface, MemoryEffectOpInterface (MemoryEffectOpInterface), SymbolUserOpInterface</p><p>Effects: MemoryEffects::Effect{MemoryEffects::Write on ::mlir::SideEffects::DefaultResource}</p><h4 id=attributes-4>Attributes:&nbsp;<a class=headline-hash href=#attributes-4>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>arc</code></td><td style=text-align:center>::mlir::FlatSymbolRefAttr</td><td>flat symbol reference attribute</td></tr><tr><td style=text-align:center><code>enable</code></td><td style=text-align:center>::mlir::UnitAttr</td><td>unit attribute</td></tr><tr><td style=text-align:center><code>mask</code></td><td style=text-align:center>::mlir::UnitAttr</td><td>unit attribute</td></tr><tr><td style=text-align:center><code>latency</code></td><td style=text-align:center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr></tbody></table><h4 id=operands-11>Operands:&nbsp;<a class=headline-hash href=#operands-11>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>memory</code></td><td></td></tr><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>clock</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=arcmodel-circtarcmodelop><code>arc.model</code> (circt::arc::ModelOp)&nbsp;<a class=headline-hash href=#arcmodel-circtarcmodelop>¶</a></h3><p>A model with stratified clocks</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.model` $name attr-dict-with-keyword $body
</code></pre><p>Traits: IsolatedFromAbove, NoTerminator</p><p>Interfaces: RegionKindInterface</p><h4 id=attributes-5>Attributes:&nbsp;<a class=headline-hash href=#attributes-5>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>name</code></td><td style=text-align:center>::mlir::StringAttr</td><td>string attribute</td></tr></tbody></table><h3 id=arcoutput-circtarcoutputop><code>arc.output</code> (circt::arc::OutputOp)&nbsp;<a class=headline-hash href=#arcoutput-circtarcoutputop>¶</a></h3><p>Arc terminator</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.output` attr-dict ($outputs^ `:` qualified(type($outputs)))?
</code></pre><p>Traits: AlwaysSpeculatableImplTrait, HasParent&lt;DefineOp, LutOp, ClockDomainOp>, ReturnLike, Terminator</p><p>Interfaces: ConditionallySpeculatable, NoMemoryEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-12>Operands:&nbsp;<a class=headline-hash href=#operands-12>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>outputs</code></td><td>any type</td></tr></tbody></table><h3 id=arcpassthrough-circtarcpassthroughop><code>arc.passthrough</code> (circt::arc::PassThroughOp)&nbsp;<a class=headline-hash href=#arcpassthrough-circtarcpassthroughop>¶</a></h3><p>Clock-less logic that is on the pass-through path</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.passthrough` attr-dict-with-keyword $body
</code></pre><p>Traits: NoRegionArguments, NoTerminator</p><h3 id=arcroot_input-circtarcrootinputop><code>arc.root_input</code> (circt::arc::RootInputOp)&nbsp;<a class=headline-hash href=#arcroot_input-circtarcrootinputop>¶</a></h3><p>A root input</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.root_input` $name `,` $storage attr-dict `:` functional-type($storage, $state)
</code></pre><p>Interfaces: OpAsmOpInterface</p><h4 id=attributes-6>Attributes:&nbsp;<a class=headline-hash href=#attributes-6>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>name</code></td><td style=text-align:center>::mlir::StringAttr</td><td>string attribute</td></tr></tbody></table><h4 id=operands-13>Operands:&nbsp;<a class=headline-hash href=#operands-13>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>storage</code></td><td></td></tr></tbody></table><h4 id=results-10>Results:&nbsp;<a class=headline-hash href=#results-10>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>state</code></td><td></td></tr></tbody></table><h3 id=arcroot_output-circtarcrootoutputop><code>arc.root_output</code> (circt::arc::RootOutputOp)&nbsp;<a class=headline-hash href=#arcroot_output-circtarcrootoutputop>¶</a></h3><p>A root output</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.root_output` $name `,` $storage attr-dict `:` functional-type($storage, $state)
</code></pre><p>Interfaces: OpAsmOpInterface</p><h4 id=attributes-7>Attributes:&nbsp;<a class=headline-hash href=#attributes-7>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>name</code></td><td style=text-align:center>::mlir::StringAttr</td><td>string attribute</td></tr></tbody></table><h4 id=operands-14>Operands:&nbsp;<a class=headline-hash href=#operands-14>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>storage</code></td><td></td></tr></tbody></table><h4 id=results-11>Results:&nbsp;<a class=headline-hash href=#results-11>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>state</code></td><td></td></tr></tbody></table><h3 id=arcstate-circtarcstateop><code>arc.state</code> (circt::arc::StateOp)&nbsp;<a class=headline-hash href=#arcstate-circtarcstateop>¶</a></h3><p>State transfer arc</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.state` $arc `(` $inputs `)` (`clock` $clock^)? (`enable` $enable^)?
              (`reset` $reset^)? `lat` $latency attr-dict
              `:` functional-type($inputs, results)
</code></pre><p>Traits: AttrSizedOperandSegments, MemRefsNormalizable</p><p>Interfaces: CallOpInterface, CallOpMutableInterface, ClockedOpInterface, SymbolUserOpInterface</p><h4 id=attributes-8>Attributes:&nbsp;<a class=headline-hash href=#attributes-8>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>arc</code></td><td style=text-align:center>::mlir::FlatSymbolRefAttr</td><td>flat symbol reference attribute</td></tr><tr><td style=text-align:center><code>latency</code></td><td style=text-align:center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr></tbody></table><h4 id=operands-15>Operands:&nbsp;<a class=headline-hash href=#operands-15>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>clock</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>enable</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>reset</code></td><td>1-bit signless integer</td></tr><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr></tbody></table><h4 id=results-12>Results:&nbsp;<a class=headline-hash href=#results-12>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>outputs</code></td><td>any type</td></tr></tbody></table><h3 id=arcstate_read-circtarcstatereadop><code>arc.state_read</code> (circt::arc::StateReadOp)&nbsp;<a class=headline-hash href=#arcstate_read-circtarcstatereadop>¶</a></h3><p>Get a state&rsquo;s current value</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.state_read` $state attr-dict `:` type($state)
</code></pre><p>Interfaces: InferTypeOpInterface, MemoryEffectOpInterface (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{MemoryEffects::Read on ::mlir::SideEffects::DefaultResource}</p><h4 id=operands-16>Operands:&nbsp;<a class=headline-hash href=#operands-16>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>state</code></td><td></td></tr></tbody></table><h4 id=results-13>Results:&nbsp;<a class=headline-hash href=#results-13>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>value</code></td><td>integer</td></tr></tbody></table><h3 id=arcstate_write-circtarcstatewriteop><code>arc.state_write</code> (circt::arc::StateWriteOp)&nbsp;<a class=headline-hash href=#arcstate_write-circtarcstatewriteop>¶</a></h3><p>Update a state&rsquo;s value</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.state_write` $state `=` $value (`if` $condition^)? attr-dict `:` type($state)
</code></pre><p>Changes the value of a state. This operation is treated as a deferred
assignment by most transformation passes, which allows them to change the
order of <code>arc.state_read</code> and <code>arc.state_write</code> ops on the same state
without affecting the correctness of the model. The reads are always assumed
to produce the current value of the state and writes to be deferred until
all operations in the model have been executed for the current time step.</p><p>The only exceptions to this are the state update legalization pass, which
inserts the necessary temporary variables such that writes can be performed
immediately without affecting correctness. This allows later lowering passes
to treat <code>arc.state_write</code> as an immediate assignment (without defering).</p><p>Interfaces: MemoryEffectOpInterface (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{MemoryEffects::Write on ::mlir::SideEffects::DefaultResource}</p><h4 id=operands-17>Operands:&nbsp;<a class=headline-hash href=#operands-17>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>state</code></td><td></td></tr><tr><td style=text-align:center><code>value</code></td><td>integer</td></tr><tr><td style=text-align:center><code>condition</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=arcstorageget-circtarcstoragegetop><code>arc.storage.get</code> (circt::arc::StorageGetOp)&nbsp;<a class=headline-hash href=#arcstorageget-circtarcstoragegetop>¶</a></h3><p>Access an allocated state, memory, or storage slice</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.storage.get` $storage `[` $offset `]` attr-dict
              `:` qualified(type($storage)) `-&gt;` type($result)
</code></pre><p>Traits: AlwaysSpeculatableImplTrait</p><p>Interfaces: ConditionallySpeculatable, NoMemoryEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-9>Attributes:&nbsp;<a class=headline-hash href=#attributes-9>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>offset</code></td><td style=text-align:center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr></tbody></table><h4 id=operands-18>Operands:&nbsp;<a class=headline-hash href=#operands-18>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>storage</code></td><td></td></tr></tbody></table><h4 id=results-14>Results:&nbsp;<a class=headline-hash href=#results-14>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>or or</td></tr></tbody></table><h3 id=arctap-circtarctapop><code>arc.tap</code> (circt::arc::TapOp)&nbsp;<a class=headline-hash href=#arctap-circtarctapop>¶</a></h3><p>A tracker op to observe a value under a given name</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.tap` $value attr-dict `:` type($value)
</code></pre><h4 id=attributes-10>Attributes:&nbsp;<a class=headline-hash href=#attributes-10>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>name</code></td><td style=text-align:center>::mlir::StringAttr</td><td>string attribute</td></tr></tbody></table><h4 id=operands-19>Operands:&nbsp;<a class=headline-hash href=#operands-19>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>value</code></td><td>signless integer</td></tr></tbody></table><h3 id=arczero_count-circtarczerocountop><code>arc.zero_count</code> (circt::arc::ZeroCountOp)&nbsp;<a class=headline-hash href=#arczero_count-circtarczerocountop>¶</a></h3><p>leading/trailing zero count operation</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `arc.zero_count` $predicate $input attr-dict `:` type($input)
</code></pre><p>Traits: AlwaysSpeculatableImplTrait, SameOperandsAndResultType</p><p>Interfaces: ConditionallySpeculatable, InferTypeOpInterface, NoMemoryEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-11>Attributes:&nbsp;<a class=headline-hash href=#attributes-11>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>predicate</code></td><td style=text-align:center>circt::arc::ZeroCountPredicateAttr</td><td>arc.zero_count predicate</td></tr></tbody></table><h4 id=operands-20>Operands:&nbsp;<a class=headline-hash href=#operands-20>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>input</code></td><td>signless integer</td></tr></tbody></table><h4 id=results-15>Results:&nbsp;<a class=headline-hash href=#results-15>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>output</code></td><td>signless integer</td></tr></tbody></table><h2 id=type-definition>Type definition&nbsp;<a class=headline-hash href=#type-definition>¶</a></h2><h3 id=memorytype>MemoryType&nbsp;<a class=headline-hash href=#memorytype>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>!arc.memory&lt;
  unsigned,   # numWords
  ::mlir::IntegerType,   # wordType
  ::mlir::IntegerType   # addressType
&gt;
</code></pre><h4 id=parameters>Parameters:&nbsp;<a class=headline-hash href=#parameters>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>numWords</td><td style=text-align:center><code>unsigned</code></td><td></td></tr><tr><td style=text-align:center>wordType</td><td style=text-align:center><code>::mlir::IntegerType</code></td><td></td></tr><tr><td style=text-align:center>addressType</td><td style=text-align:center><code>::mlir::IntegerType</code></td><td></td></tr></tbody></table><h3 id=statetype>StateType&nbsp;<a class=headline-hash href=#statetype>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>!arc.state&lt;
  ::mlir::IntegerType   # type
&gt;
</code></pre><h4 id=parameters-1>Parameters:&nbsp;<a class=headline-hash href=#parameters-1>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>type</td><td style=text-align:center><code>::mlir::IntegerType</code></td><td></td></tr></tbody></table><h3 id=storagetype>StorageType&nbsp;<a class=headline-hash href=#storagetype>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>!arc.storage&lt;
  unsigned   # size
&gt;
</code></pre><h4 id=parameters-2>Parameters:&nbsp;<a class=headline-hash href=#parameters-2>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>size</td><td style=text-align:center><code>unsigned</code></td><td></td></tr></tbody></table><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=https://circt.llvm.org/docs/Dialects/ title=Dialects><i class="fas fa-arrow-left" aria-hidden=true></i> Prev - Dialects</a>
<a class="nav nav-next" href=https://circt.llvm.org/docs/Dialects/Calyx/ title="'calyx' Dialect">Next - 'calyx' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://circt.llvm.org/>Home</a></li><li><a href=https://circt.llvm.org/talks/>Talks and Related Publications</a></li><li><a href=https://circt.llvm.org/getting_started/>Getting Started</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=https://circt.llvm.org/docs/CommandGuide/>CommandGuide<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/CommandGuide/handshake-runner/>handshake-runner</a></li></ul></li><li><a href=https://circt.llvm.org/docs/DCPasses/></a></li><li><a href=https://circt.llvm.org/docs/Charter/>CIRCT Charter</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li class=active><a href=https://circt.llvm.org/docs/Dialects/Arc/>'arc' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/Calyx/>'calyx' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/CHIRRTL/>'chirrtl' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Comb/>'comb' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Comb/RationaleComb/>`comb` Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/DC/>'dc' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/DC/RationaleDC/>DC Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/ESI/>'esi' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/ESI/cosim/>ESI cosimulation model</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/types/>ESI data types and communication types</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/services/>ESI Global Services</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/software_api/>ESI Software APIs</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/notes/>Miscellaneous Notes</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/RationaleESI/>The Elastic Silicon Interconnect dialect</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/>'firrtl' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/FIRRTLAnnotations/>FIRRTL Annotations</a></li><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/RationaleFIRRTL/>FIRRTL Dialect Rationale</a></li><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/FIRRTLIntrinsics/>Intrinsics</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/FSM/>'fsm' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/FSM/RationaleFSM/>FSM Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Handshake/>'handshake' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Handshake/RationaleHandshake/>Handshake Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/HW/>'hw' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/HW/RationaleHW/>HW Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/HWArith/>'hwarith' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/HWArith/RationaleHWArith/>HW Arith Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/LLHD/>'llhd' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/LoopSchedule/>'loopschedule' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/LoopSchedule/LoopSchedule/>LoopSchedule Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/LTL/>'ltl' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/Moore/>'moore' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/MSFT/>'msft' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/OM/>'om' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/OM/RationaleOM/>Object Model Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/Pipeline/>'pipeline' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Seq/>'seq' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Seq/RationaleSeq/>Seq(uential) Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/SSP/>'ssp' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/SSP/RationaleSSP/>SSP Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/SV/>'sv' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/SV/RationaleSV/>SV Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/SystemC/>'systemc' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/SystemC/RationaleSystemC/>SystemC Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/Verif/>'verif' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Interop/>Interop Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Interop/RationaleInterop/>Interoperability Dialect Rationale</a></li></ul></li></ul></li><li><a href=https://circt.llvm.org/docs/ToolsWorkarounds/>EDA Tool Workarounds</a></li><li><a href=https://circt.llvm.org/docs/GettingStarted/>Getting Started with the CIRCT Project</a></li><li><a href=https://circt.llvm.org/docs/Passes/>Passes</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/PyCDE/>Python CIRCT Design Entry (PyCDE)<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/PyCDE/compiling/>Compiling CIRCT and PyCDE</a></li><li><a href=https://circt.llvm.org/docs/PyCDE/basics/>PyCDE Basics</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Scheduling/>Static scheduling infrastructure</a></li><li><a href=https://circt.llvm.org/docs/RationaleSymbols/>Symbol and Inner Symbol Rationale</a></li><li><a href=https://circt.llvm.org/docs/PythonBindings/>Using the Python Bindings</a></li><li><a href=https://circt.llvm.org/docs/VerilogGeneration/>Verilog and SystemVerilog Generation</a></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i>
<i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>