Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,5230
design__instance__area,38774.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,64
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,27
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.001299552503041923
power__switching__total,0.0007020359043963253
power__leakage__total,4.3866979382301E-8
power__total,0.0020016322378069162
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2774678065844887
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.27741162929785385
timing__hold__ws__corner:nom_tt_025C_1v80,0.31495462684903486
timing__setup__ws__corner:nom_tt_025C_1v80,10.988255061312623
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314955
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,10.988256
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,531
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,27
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2897980548670014
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2897484278963971
timing__hold__ws__corner:nom_ss_100C_1v60,0.8310046219696046
timing__setup__ws__corner:nom_ss_100C_1v60,2.384490894450095
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.831005
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,2.384491
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,27
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.27316338852955285
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2731044079297016
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11358664330609328
timing__setup__ws__corner:nom_ff_n40C_1v95,13.997940980320298
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113587
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.602377
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,629
design__max_fanout_violation__count,27
design__max_cap_violation__count,6
clock__skew__worst_hold,-0.26786293385990473
clock__skew__worst_setup,0.26784616949175877
timing__hold__ws,0.11079032449488459
timing__setup__ws,2.0563018536617212
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110790
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.056302
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5230
design__instance__area__stdcell,38774.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.534347
design__instance__utilization__stdcell,0.534347
design__instance__count__class:buffer,6
design__instance__count__class:inverter,65
design__instance__count__class:sequential_cell,391
design__instance__count__class:multi_input_combinational_cell,2948
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4635
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,178266
design__violations,0
design__instance__count__class:timing_repair_buffer,646
design__instance__count__class:clock_buffer,22
design__instance__count__class:clock_inverter,4
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,239
antenna__violating__nets,26
antenna__violating__pins,34
route__antenna_violation__count,26
antenna_diodes_count,111
design__instance__count__class:antenna_cell,111
route__net,4095
route__net__special,2
route__drc_errors__iter:1,7355
route__wirelength__iter:1,244968
route__drc_errors__iter:2,5278
route__wirelength__iter:2,241472
route__drc_errors__iter:3,4694
route__wirelength__iter:3,239925
route__drc_errors__iter:4,1945
route__wirelength__iter:4,239853
route__drc_errors__iter:5,888
route__wirelength__iter:5,239782
route__drc_errors__iter:6,690
route__wirelength__iter:6,239775
route__drc_errors__iter:7,530
route__wirelength__iter:7,239770
route__drc_errors__iter:8,425
route__wirelength__iter:8,239623
route__drc_errors__iter:9,275
route__wirelength__iter:9,239555
route__drc_errors__iter:10,220
route__wirelength__iter:10,239573
route__drc_errors__iter:11,105
route__wirelength__iter:11,239691
route__drc_errors__iter:12,33
route__wirelength__iter:12,239703
route__drc_errors__iter:13,21
route__wirelength__iter:13,239697
route__drc_errors__iter:14,6
route__wirelength__iter:14,239695
route__drc_errors__iter:15,9
route__wirelength__iter:15,239686
route__drc_errors__iter:16,9
route__wirelength__iter:16,239686
route__drc_errors__iter:17,7
route__wirelength__iter:17,239686
route__drc_errors__iter:18,7
route__wirelength__iter:18,239686
route__drc_errors__iter:19,0
route__wirelength__iter:19,239686
route__drc_errors,0
route__wirelength,239686
route__vias,42603
route__vias__singlecut,42603
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,918.05
timing__unannotated_net__count__corner:nom_tt_025C_1v80,15
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,15
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,15
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,21
design__max_fanout_violation__count__corner:min_tt_025C_1v80,27
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.27269434704395895
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27267891494348023
timing__hold__ws__corner:min_tt_025C_1v80,0.30959935491599555
timing__setup__ws__corner:min_tt_025C_1v80,11.443576188335575
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309599
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.443576
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,15
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,367
design__max_fanout_violation__count__corner:min_ss_100C_1v60,27
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.284067749585637
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2840681936748594
timing__hold__ws__corner:min_ss_100C_1v60,0.8206314748902517
timing__setup__ws__corner:min_ss_100C_1v60,2.77970365704144
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.820632
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,2.779704
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,15
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,27
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.26786293385990473
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.26784616949175877
timing__hold__ws__corner:min_ff_n40C_1v95,0.11079032449488459
timing__setup__ws__corner:min_ff_n40C_1v95,14.076898267707863
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110790
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.738692
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,15
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,81
design__max_fanout_violation__count__corner:max_tt_025C_1v80,27
design__max_cap_violation__count__corner:max_tt_025C_1v80,3
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2865339435711368
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.28628919489843624
timing__hold__ws__corner:max_tt_025C_1v80,0.31853254269168474
timing__setup__ws__corner:max_tt_025C_1v80,10.599160071849195
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318533
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.599160
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,15
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,629
design__max_fanout_violation__count__corner:max_ss_100C_1v60,27
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.29905664902041135
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.298830829650816
timing__hold__ws__corner:max_ss_100C_1v60,0.8419477575659203
timing__setup__ws__corner:max_ss_100C_1v60,2.0563018536617212
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.841948
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,2.056302
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,15
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,27
design__max_cap_violation__count__corner:max_ff_n40C_1v95,2
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2818658441986238
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.281613601520295
timing__hold__ws__corner:max_ff_n40C_1v95,0.11630091663346175
timing__setup__ws__corner:max_ff_n40C_1v95,13.927976499686528
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116301
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.041010
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,15
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000676591
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000065829
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000826412
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000065829
design_powergrid__voltage__worst,0.000065829
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000676591
design_powergrid__drop__worst__net:VPWR,0.0000676591
design_powergrid__voltage__worst__net:VGND,0.000065829
design_powergrid__drop__worst__net:VGND,0.000065829
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007449999999999999821692110713033940783134312368929386138916015625
ir__drop__worst,0.000067700000000000005724413998375865730849909596145153045654296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
