

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2'
================================================================
* Date:           Fri Jun  2 02:54:03 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  11.488 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.720 us|  0.720 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1_VITIS_LOOP_61_2  |       22|       22|         8|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.83>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten24"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12convolution1PfPA3_KfPA8_f.exit.preheader"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i5 %indvar_flatten24" [DNN.cpp:60]   --->   Operation 18 'load' 'indvar_flatten24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.36ns)   --->   "%icmp_ln60 = icmp_eq  i5 %indvar_flatten24_load, i5 16" [DNN.cpp:60]   --->   Operation 20 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln60_1 = add i5 %indvar_flatten24_load, i5 1" [DNN.cpp:60]   --->   Operation 21 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %_Z12convolution1PfPA3_KfPA8_f.exit, void %_Z11maxPooling1PA8_fPA4_f.exit.preheader.preheader.exitStub" [DNN.cpp:60]   --->   Operation 22 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [DNN.cpp:60]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [DNN.cpp:60]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln60 = add i4 %i_load, i4 2" [DNN.cpp:60]   --->   Operation 25 'add' 'add_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %j_load, i32 3" [DNN.cpp:61]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln60 = select i1 %tmp, i4 0, i4 %j_load" [DNN.cpp:60]   --->   Operation 27 'select' 'select_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.02ns)   --->   "%select_ln60_1 = select i1 %tmp, i4 %add_ln60, i4 %i_load" [DNN.cpp:60]   --->   Operation 28 'select' 'select_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i4 %select_ln60_1" [DNN.cpp:62]   --->   Operation 29 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_43_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln62, i3 0" [DNN.cpp:60]   --->   Operation 30 'bitconcatenate' 'tmp_43_cast' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln60 = or i3 %trunc_ln62, i3 1" [DNN.cpp:60]   --->   Operation 31 'or' 'or_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %or_ln60, i3 0" [DNN.cpp:65]   --->   Operation 32 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_61 = trunc i4 %select_ln60" [DNN.cpp:60]   --->   Operation 33 'trunc' 'empty_61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i4 %select_ln60" [DNN.cpp:62]   --->   Operation 34 'zext' 'zext_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln62 = add i6 %tmp_43_cast, i6 %zext_ln62" [DNN.cpp:62]   --->   Operation 35 'add' 'add_ln62' <Predicate = (!icmp_ln60)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i6 %add_ln62" [DNN.cpp:62]   --->   Operation 36 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv1_output_addr = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln62_1" [DNN.cpp:62]   --->   Operation 37 'getelementptr' 'conv1_output_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln65 = add i6 %tmp_14, i6 %zext_ln62" [DNN.cpp:65]   --->   Operation 38 'add' 'add_ln65' <Predicate = (!icmp_ln60)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i6 %add_ln65" [DNN.cpp:65]   --->   Operation 39 'zext' 'zext_ln65' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv1_output_addr_1 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65" [DNN.cpp:65]   --->   Operation 40 'getelementptr' 'conv1_output_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%max_value = load i6 %conv1_output_addr" [DNN.cpp:62]   --->   Operation 41 'load' 'max_value' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln65 = or i3 %empty_61, i3 1" [DNN.cpp:65]   --->   Operation 42 'or' 'or_ln65' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln60_1, i3 %or_ln65" [DNN.cpp:65]   --->   Operation 43 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i7 %tmp_15" [DNN.cpp:65]   --->   Operation 44 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv1_output_addr_2 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65_2" [DNN.cpp:65]   --->   Operation 45 'getelementptr' 'conv1_output_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %or_ln60, i3 %or_ln65" [DNN.cpp:65]   --->   Operation 46 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i6 %tmp_16" [DNN.cpp:65]   --->   Operation 47 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv1_output_addr_3 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65_3" [DNN.cpp:65]   --->   Operation 48 'getelementptr' 'conv1_output_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%conv1_output_load = load i6 %conv1_output_addr_2" [DNN.cpp:65]   --->   Operation 49 'load' 'conv1_output_load' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%conv1_output_load_2 = load i6 %conv1_output_addr_1" [DNN.cpp:65]   --->   Operation 50 'load' 'conv1_output_load_2' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%conv1_output_load_4 = load i6 %conv1_output_addr_3" [DNN.cpp:65]   --->   Operation 51 'load' 'conv1_output_load_4' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln60, i32 1, i32 2" [DNN.cpp:60]   --->   Operation 52 'partselect' 'tmp_17' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln60_1, i32 1, i32 2" [DNN.cpp:70]   --->   Operation 53 'partselect' 'tmp_18' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln61 = add i4 %select_ln60, i4 2" [DNN.cpp:61]   --->   Operation 54 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln60 = store i5 %add_ln60_1, i5 %indvar_flatten24" [DNN.cpp:60]   --->   Operation 55 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln60 = store i4 %select_ln60_1, i4 %i" [DNN.cpp:60]   --->   Operation 56 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln61 = store i4 %add_ln61, i4 %j" [DNN.cpp:61]   --->   Operation 57 'store' 'store_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%max_value = load i6 %conv1_output_addr" [DNN.cpp:62]   --->   Operation 58 'load' 'max_value' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%conv1_output_load = load i6 %conv1_output_addr_2" [DNN.cpp:65]   --->   Operation 59 'load' 'conv1_output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %conv1_output_load" [DNN.cpp:65]   --->   Operation 60 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 61 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %bitcast_ln65" [DNN.cpp:65]   --->   Operation 62 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln65_1 = bitcast i32 %max_value" [DNN.cpp:65]   --->   Operation 63 'bitcast' 'bitcast_ln65_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_1, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 64 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i32 %bitcast_ln65_1" [DNN.cpp:65]   --->   Operation 65 'trunc' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln65 = icmp_ne  i8 %tmp_3, i8 255" [DNN.cpp:65]   --->   Operation 66 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.44ns)   --->   "%icmp_ln65_1 = icmp_eq  i23 %trunc_ln65, i23 0" [DNN.cpp:65]   --->   Operation 67 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.55ns)   --->   "%icmp_ln65_2 = icmp_ne  i8 %tmp_4, i8 255" [DNN.cpp:65]   --->   Operation 68 'icmp' 'icmp_ln65_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.44ns)   --->   "%icmp_ln65_3 = icmp_eq  i23 %trunc_ln65_1, i23 0" [DNN.cpp:65]   --->   Operation 69 'icmp' 'icmp_ln65_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %conv1_output_load, i32 %max_value" [DNN.cpp:65]   --->   Operation 70 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%conv1_output_load_2 = load i6 %conv1_output_addr_1" [DNN.cpp:65]   --->   Operation 71 'load' 'conv1_output_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/2] (3.25ns)   --->   "%conv1_output_load_4 = load i6 %conv1_output_addr_3" [DNN.cpp:65]   --->   Operation 72 'load' 'conv1_output_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 11.4>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_1)   --->   "%zext_ln65_1 = zext i3 %or_ln65" [DNN.cpp:65]   --->   Operation 73 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%or_ln65_1 = or i1 %icmp_ln65_1, i1 %icmp_ln65" [DNN.cpp:65]   --->   Operation 74 'or' 'or_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%or_ln65_2 = or i1 %icmp_ln65_3, i1 %icmp_ln65_2" [DNN.cpp:65]   --->   Operation 75 'or' 'or_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%and_ln65 = and i1 %or_ln65_1, i1 %or_ln65_2" [DNN.cpp:65]   --->   Operation 76 'and' 'and_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %conv1_output_load, i32 %max_value" [DNN.cpp:65]   --->   Operation 77 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln65_1 = and i1 %and_ln65, i1 %tmp_5" [DNN.cpp:65]   --->   Operation 78 'and' 'and_ln65_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_1)   --->   "%select_ln65 = select i1 %and_ln65_1, i4 %zext_ln65_1, i4 %select_ln60" [DNN.cpp:65]   --->   Operation 79 'select' 'select_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_1)   --->   "%zext_ln65_4 = zext i4 %select_ln65" [DNN.cpp:65]   --->   Operation 80 'zext' 'zext_ln65_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln65_1 = add i6 %tmp_43_cast, i6 %zext_ln65_4" [DNN.cpp:65]   --->   Operation 81 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i6 %add_ln65_1" [DNN.cpp:65]   --->   Operation 82 'zext' 'zext_ln65_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%conv1_output_addr_4 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65_5" [DNN.cpp:65]   --->   Operation 83 'getelementptr' 'conv1_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%conv1_output_load_1 = load i6 %conv1_output_addr_4" [DNN.cpp:65]   --->   Operation 84 'load' 'conv1_output_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%conv1_output_load_1 = load i6 %conv1_output_addr_4" [DNN.cpp:65]   --->   Operation 85 'load' 'conv1_output_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln65_2 = bitcast i32 %conv1_output_load_2" [DNN.cpp:65]   --->   Operation 86 'bitcast' 'bitcast_ln65_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_2, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 87 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i32 %bitcast_ln65_2" [DNN.cpp:65]   --->   Operation 88 'trunc' 'trunc_ln65_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln65_3 = bitcast i32 %conv1_output_load_1" [DNN.cpp:65]   --->   Operation 89 'bitcast' 'bitcast_ln65_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_3, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 90 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln65_3 = trunc i32 %bitcast_ln65_3" [DNN.cpp:65]   --->   Operation 91 'trunc' 'trunc_ln65_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln65_4 = icmp_ne  i8 %tmp_6, i8 255" [DNN.cpp:65]   --->   Operation 92 'icmp' 'icmp_ln65_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (2.44ns)   --->   "%icmp_ln65_5 = icmp_eq  i23 %trunc_ln65_2, i23 0" [DNN.cpp:65]   --->   Operation 93 'icmp' 'icmp_ln65_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.55ns)   --->   "%icmp_ln65_6 = icmp_ne  i8 %tmp_7, i8 255" [DNN.cpp:65]   --->   Operation 94 'icmp' 'icmp_ln65_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (2.44ns)   --->   "%icmp_ln65_7 = icmp_eq  i23 %trunc_ln65_3, i23 0" [DNN.cpp:65]   --->   Operation 95 'icmp' 'icmp_ln65_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp_ogt  i32 %conv1_output_load_2, i32 %conv1_output_load_1" [DNN.cpp:65]   --->   Operation 96 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.8>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_3)   --->   "%or_ln65_3 = or i1 %icmp_ln65_5, i1 %icmp_ln65_4" [DNN.cpp:65]   --->   Operation 97 'or' 'or_ln65_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_3)   --->   "%or_ln65_4 = or i1 %icmp_ln65_7, i1 %icmp_ln65_6" [DNN.cpp:65]   --->   Operation 98 'or' 'or_ln65_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_3)   --->   "%and_ln65_2 = and i1 %or_ln65_3, i1 %or_ln65_4" [DNN.cpp:65]   --->   Operation 99 'and' 'and_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp_ogt  i32 %conv1_output_load_2, i32 %conv1_output_load_1" [DNN.cpp:65]   --->   Operation 100 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln65_3 = and i1 %and_ln65_2, i1 %tmp_8" [DNN.cpp:65]   --->   Operation 101 'and' 'and_ln65_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %and_ln65_3, i6 %add_ln65, i6 %add_ln65_1" [DNN.cpp:65]   --->   Operation 102 'select' 'select_ln65_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln65_6 = zext i6 %select_ln65_1" [DNN.cpp:65]   --->   Operation 103 'zext' 'zext_ln65_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%conv1_output_addr_5 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65_6" [DNN.cpp:65]   --->   Operation 104 'getelementptr' 'conv1_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (3.25ns)   --->   "%conv1_output_load_3 = load i6 %conv1_output_addr_5" [DNN.cpp:65]   --->   Operation 105 'load' 'conv1_output_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 106 [1/2] (3.25ns)   --->   "%conv1_output_load_3 = load i6 %conv1_output_addr_5" [DNN.cpp:65]   --->   Operation 106 'load' 'conv1_output_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln65_4 = bitcast i32 %conv1_output_load_4" [DNN.cpp:65]   --->   Operation 107 'bitcast' 'bitcast_ln65_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_4, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 108 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln65_4 = trunc i32 %bitcast_ln65_4" [DNN.cpp:65]   --->   Operation 109 'trunc' 'trunc_ln65_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln65_5 = bitcast i32 %conv1_output_load_3" [DNN.cpp:65]   --->   Operation 110 'bitcast' 'bitcast_ln65_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_5, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 111 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln65_5 = trunc i32 %bitcast_ln65_5" [DNN.cpp:65]   --->   Operation 112 'trunc' 'trunc_ln65_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.55ns)   --->   "%icmp_ln65_8 = icmp_ne  i8 %tmp_9, i8 255" [DNN.cpp:65]   --->   Operation 113 'icmp' 'icmp_ln65_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (2.44ns)   --->   "%icmp_ln65_9 = icmp_eq  i23 %trunc_ln65_4, i23 0" [DNN.cpp:65]   --->   Operation 114 'icmp' 'icmp_ln65_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (1.55ns)   --->   "%icmp_ln65_10 = icmp_ne  i8 %tmp_s, i8 255" [DNN.cpp:65]   --->   Operation 115 'icmp' 'icmp_ln65_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (2.44ns)   --->   "%icmp_ln65_11 = icmp_eq  i23 %trunc_ln65_5, i23 0" [DNN.cpp:65]   --->   Operation 116 'icmp' 'icmp_ln65_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_ogt  i32 %conv1_output_load_4, i32 %conv1_output_load_3" [DNN.cpp:65]   --->   Operation 117 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.8>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_5)   --->   "%or_ln65_5 = or i1 %icmp_ln65_9, i1 %icmp_ln65_8" [DNN.cpp:65]   --->   Operation 118 'or' 'or_ln65_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_5)   --->   "%or_ln65_6 = or i1 %icmp_ln65_11, i1 %icmp_ln65_10" [DNN.cpp:65]   --->   Operation 119 'or' 'or_ln65_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_5)   --->   "%and_ln65_4 = and i1 %or_ln65_5, i1 %or_ln65_6" [DNN.cpp:65]   --->   Operation 120 'and' 'and_ln65_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_ogt  i32 %conv1_output_load_4, i32 %conv1_output_load_3" [DNN.cpp:65]   --->   Operation 121 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln65_5 = and i1 %and_ln65_4, i1 %tmp_10" [DNN.cpp:65]   --->   Operation 122 'and' 'and_ln65_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %and_ln65_5, i6 %tmp_16, i6 %select_ln65_1" [DNN.cpp:65]   --->   Operation 123 'select' 'select_ln65_2' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln65_7 = zext i6 %select_ln65_2" [DNN.cpp:65]   --->   Operation 124 'zext' 'zext_ln65_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%conv1_output_addr_6 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65_7" [DNN.cpp:65]   --->   Operation 125 'getelementptr' 'conv1_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [2/2] (3.25ns)   --->   "%conv1_output_load_5 = load i6 %conv1_output_addr_6" [DNN.cpp:65]   --->   Operation 126 'load' 'conv1_output_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_1_VITIS_LOOP_61_2_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 128 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [DNN.cpp:58]   --->   Operation 130 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/2] (3.25ns)   --->   "%conv1_output_load_5 = load i6 %conv1_output_addr_6" [DNN.cpp:65]   --->   Operation 131 'load' 'conv1_output_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_18, i2 %tmp_17" [DNN.cpp:70]   --->   Operation 132 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %tmp_19" [DNN.cpp:70]   --->   Operation 133 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%pool1_output_addr = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln70" [DNN.cpp:70]   --->   Operation 134 'getelementptr' 'pool1_output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln70 = store i32 %conv1_output_load_5, i4 %pool1_output_addr" [DNN.cpp:70]   --->   Operation 135 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12convolution1PfPA3_KfPA8_f.exit.preheader"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 7.84ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_load', DNN.cpp:60) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln60', DNN.cpp:60) [19]  (1.74 ns)
	'select' operation ('select_ln60_1', DNN.cpp:60) [24]  (1.02 ns)
	'add' operation ('add_ln62', DNN.cpp:62) [32]  (1.83 ns)
	'getelementptr' operation ('conv1_output_addr', DNN.cpp:62) [34]  (0 ns)
	'load' operation ('max_value', DNN.cpp:62) on array 'conv1_output' [39]  (3.25 ns)

 <State 2>: 8.69ns
The critical path consists of the following:
	'load' operation ('max_value', DNN.cpp:62) on array 'conv1_output' [39]  (3.25 ns)
	'fcmp' operation ('tmp_5', DNN.cpp:65) [62]  (5.43 ns)

 <State 3>: 11.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', DNN.cpp:65) [62]  (5.43 ns)
	'and' operation ('and_ln65_1', DNN.cpp:65) [63]  (0.978 ns)
	'select' operation ('select_ln65', DNN.cpp:65) [64]  (0 ns)
	'add' operation ('add_ln65_1', DNN.cpp:65) [66]  (1.83 ns)
	'getelementptr' operation ('conv1_output_addr_4', DNN.cpp:65) [68]  (0 ns)
	'load' operation ('conv1_output_load_1', DNN.cpp:65) on array 'conv1_output' [69]  (3.25 ns)

 <State 4>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv1_output_load_1', DNN.cpp:65) on array 'conv1_output' [69]  (3.25 ns)
	'fcmp' operation ('tmp_8', DNN.cpp:65) [84]  (5.43 ns)

 <State 5>: 10.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', DNN.cpp:65) [84]  (5.43 ns)
	'and' operation ('and_ln65_3', DNN.cpp:65) [85]  (0.978 ns)
	'select' operation ('select_ln65_1', DNN.cpp:65) [86]  (1.19 ns)
	'getelementptr' operation ('conv1_output_addr_5', DNN.cpp:65) [88]  (0 ns)
	'load' operation ('conv1_output_load_3', DNN.cpp:65) on array 'conv1_output' [89]  (3.25 ns)

 <State 6>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv1_output_load_3', DNN.cpp:65) on array 'conv1_output' [89]  (3.25 ns)
	'fcmp' operation ('tmp_10', DNN.cpp:65) [104]  (5.43 ns)

 <State 7>: 10.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', DNN.cpp:65) [104]  (5.43 ns)
	'and' operation ('and_ln65_5', DNN.cpp:65) [105]  (0.978 ns)
	'select' operation ('select_ln65_2', DNN.cpp:65) [106]  (1.19 ns)
	'getelementptr' operation ('conv1_output_addr_6', DNN.cpp:65) [108]  (0 ns)
	'load' operation ('conv1_output_load_5', DNN.cpp:65) on array 'conv1_output' [109]  (3.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('conv1_output_load_5', DNN.cpp:65) on array 'conv1_output' [109]  (3.25 ns)
	'store' operation ('store_ln70', DNN.cpp:70) of variable 'conv1_output_load_5', DNN.cpp:65 on array 'pool1_output' [115]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
