Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 04:59:18 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/rgb_tr/NonUniformILP/rgb_tr_NonUniformILP_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 SharedReg19_instance/s11_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No24_instance/Y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.224ns (6.659%)  route 3.140ns (93.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 7.202 - 4.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.217ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.202ns
    Common Clock Delay      (CCD):    1.756ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.672ns (routing 1.112ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.455ns (routing 1.009ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X5Y8 (CLOCK_ROOT)    net (fo=5147, routed)        2.672     3.713    SharedReg19_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X131Y545       FDCE                                         r  SharedReg19_instance/s11_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y545       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.792 r  SharedReg19_instance/s11_reg_c/Q
                         net (fo=35, routed)          3.068     6.860    Delay16No_instance/s11_reg_c
    SLR Crossing[2->1]   
    SLICE_X118Y309       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     7.005 r  Delay16No_instance/Y_reg_gate__24/O
                         net (fo=1, routed)           0.072     7.077    Delay1No24_instance/Y_reg[8]_SharedReg19_instance_s11_reg_c
    SLICE_X118Y309       FDCE                                         r  Delay1No24_instance/Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X5Y8 (CLOCK_ROOT)    net (fo=5147, routed)        2.455     7.202    Delay1No24_instance/clk_IBUF_BUFG
    SLICE_X118Y309       FDCE                                         r  Delay1No24_instance/Y_reg[8]/C
                         clock pessimism              0.397     7.599    
                         inter-SLR compensation      -0.217     7.383    
                         clock uncertainty           -0.035     7.347    
    SLICE_X118Y309       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.372    Delay1No24_instance/Y_reg[8]
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  0.295    




