/*
 * models.cpp
 *
 *  Created on: Apr 22, 2017
 *      Author: Tim Stark
 */

#if 0
p11mask_t p11_cpuMasks[] =
{
//      PSW       MMR0      MMR3      PAR       PDR
		{ PSW_1103, 0,        0,        0,        0        }, // PDP-11/03
		{ PSW_1104, 0,        0,        0,        0        }, // PDP-11/04
		{ PSW_1105, 0,        0,        0,        0        }, // PDP-11/05
		{ PSW_1120, 0,        0,        0,        0        }, // PDP-11/20
		{ PSW_1134, MM0_1134, 0000000,  PAR_1134, PDR_1134 }, // PDP-11/34
		{ PSW_1140, MM0_1140, 0000000,  PAR_1140, PDR_1140 }, // PDP-11/40
		{ PSW_1144, MM0_1144, MM3_1144, PAR_1144, PDR_1144 }, // PDP-11/44
		{ PSW_1145, MM0_1145, MM3_1145, PAR_1145, PDR_1145 }, // PDP-11/45
		{ PSW_1160, MM0_1160, 0000000,  PAR_1160, PDR_1160 }, // PDP-11/60
		{ PSW_1170, MM0_1170, MM3_1170, PAR_1170, PDR_1170 }, // PDP-11/70

		{ PSW_F11,  MM0_F11,  MM3_F11,  PAR_F11,  PDR_F11  }, // PDP-11/23
		{ PSW_F11,  MM0_F11,  MM3_F11,  PAR_F11,  PDR_F11  }, // PDP-11/23+
		{ PSW_F11,  MM0_F11,  MM3_F11,  PAR_F11,  PDR_F11  }, // PDP-11/24

		{ PSW_J11,  MM0_J11,  MM3_J11,  PAR_J11,  PDR_J11  }, // PDP-11/53
		{ PSW_J11,  MM0_J11,  MM3_J11,  PAR_J11,  PDR_J11  }, // PDP-11/73A
		{ PSW_J11,  MM0_J11,  MM3_J11,  PAR_J11,  PDR_J11  }, // PDP-11/73B
		{ PSW_J11,  MM0_J11,  MM3_J11,  PAR_J11,  PDR_J11  }, // PDP-11/83
		{ PSW_J11,  MM0_J11,  MM3_J11,  PAR_J11,  PDR_J11  }, // PDP-11/84
		{ PSW_J11,  MM0_J11,  MM3_J11,  PAR_J11,  PDR_J11  }, // PDP-11/93
		{ PSW_J11,  MM0_J11,  MM3_J11,  PAR_J11,  PDR_J11  }, // PDP-11/94
};
#endif


