<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cheesecake: D:/Projects/Raspberrypi_pico/pico_freertos_final/freertos_pico2/pico_freertos/FreeRTOS-Kernel/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">cheesecake
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('_a_t91_s_a_m7_s64_8h_source.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">AT91SAM7S64.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_a_t91_s_a_m7_s64_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*          ATMEL Microcontroller Software Support  -  ROUSSET  - */</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/*  The software is delivered &quot;AS IS&quot; without warranty or condition of any */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">/*  kind, either express, implied or statutory. This includes without */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/*  limitation any warranty or condition with respect to merchantability or */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*  fitness for any particular purpose, or against the infringements of */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/*  intellectual property rights of others. */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/* File Name           : AT91SAM7S64.h */</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/* Object              : AT91SAM7S64 definitions */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* Generated           : AT91 SW Application Group  07/16/2004 (07:43:08) */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/* */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/* CVS Reference       : /AT91SAM7S64.pl/1.12/Mon Jul 12 13:02:30 2004// */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* CVS Reference       : /SYSC_SAM7Sxx.pl/1.5/Mon Jul 12 16:22:12 2004// */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/* CVS Reference       : /MC_SAM02.pl/1.3/Wed Mar 10 08:37:04 2004// */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/* CVS Reference       : /UDP_1765B.pl/1.3/Fri Aug  2 14:45:38 2002// */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* CVS Reference       : /AIC_1796B.pl/1.1.1.1/Fri Jun 28 09:36:48 2002// */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* CVS Reference       : /lib_pmc_SAM.h/1.6/Tue Apr 27 13:53:52 2004// */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* CVS Reference       : /PIO_1725D.pl/1.1.1.1/Fri Jun 28 09:36:48 2002// */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* CVS Reference       : /DBGU_1754A.pl/1.4/Fri Jan 31 12:18:24 2003// */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* CVS Reference       : /US_1739C.pl/1.2/Mon Jul 12 17:26:24 2004// */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* CVS Reference       : /SPI2.pl/1.2/Fri Oct 17 08:13:40 2003// */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* CVS Reference       : /SSC_1762A.pl/1.2/Fri Nov  8 13:26:40 2002// */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* CVS Reference       : /lib_tc_1753b.h/1.1/Fri Jan 31 12:20:02 2003// */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* CVS Reference       : /TWI_1761B.pl/1.4/Fri Feb  7 10:30:08 2003// */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* CVS Reference       : /PDC_1734B.pl/1.2/Thu Nov 21 16:38:24 2002// */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* CVS Reference       : /ADC_SAM.pl/1.7/Fri Oct 17 08:12:38 2003// */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/* CVS Reference       : /lib_PWM_SAM.h/1.3/Thu Jan 22 10:10:50 2004// */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#ifndef AT91SAM7S64_H</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#define AT91SAM7S64_H</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>; <span class="comment">/* Hardware register definition */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR System Peripherals */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="foldopen" id="foldopen00040" data-start="{" data-end="};">
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html">   40</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___s_y_s_c.html">_AT91S_SYSC</a></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a77f8b5e69412b83e2221384ac1b0036b">   42</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a77f8b5e69412b83e2221384ac1b0036b">SYSC_AIC_SMR</a>[ 32 ]; <span class="comment">/* Source Mode Register */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a8acac53213525a33b71d08d953ed17e3">   43</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a8acac53213525a33b71d08d953ed17e3">SYSC_AIC_SVR</a>[ 32 ]; <span class="comment">/* Source Vector Register */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6268bf89a23b76facf3cacd7a756dd3f">   44</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a6268bf89a23b76facf3cacd7a756dd3f">SYSC_AIC_IVR</a>;       <span class="comment">/* IRQ Vector Register */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a265c94a643d649b9e59c2b514bd2fd61">   45</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a265c94a643d649b9e59c2b514bd2fd61">SYSC_AIC_FVR</a>;       <span class="comment">/* FIQ Vector Register */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aabbeeb9acff8761c8121aad3b8696b57">   46</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#aabbeeb9acff8761c8121aad3b8696b57">SYSC_AIC_ISR</a>;       <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3e549510179e1537fbc0817dca167b6f">   47</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a3e549510179e1537fbc0817dca167b6f">SYSC_AIC_IPR</a>;       <span class="comment">/* Interrupt Pending Register */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a2a0f202036c714f7bf5f9bca1005e665">   48</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a2a0f202036c714f7bf5f9bca1005e665">SYSC_AIC_IMR</a>;       <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a26a8dae9e6a2da4cbdf882fab84d4949">   49</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a26a8dae9e6a2da4cbdf882fab84d4949">SYSC_AIC_CISR</a>;      <span class="comment">/* Core Interrupt Status Register */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ab0dcdb857dc101097cd12da428a2b5d9">   50</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ab0dcdb857dc101097cd12da428a2b5d9">Reserved0</a>[ 2 ];     <span class="comment">/* */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ad73a0c505db0291f312241d6cd9e6531">   51</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ad73a0c505db0291f312241d6cd9e6531">SYSC_AIC_IECR</a>;      <span class="comment">/* Interrupt Enable Command Register */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a8b1b464479633855a98501a4adce4109">   52</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a8b1b464479633855a98501a4adce4109">SYSC_AIC_IDCR</a>;      <span class="comment">/* Interrupt Disable Command Register */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a7db2677210323a015f2fde0d5402d54b">   53</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a7db2677210323a015f2fde0d5402d54b">SYSC_AIC_ICCR</a>;      <span class="comment">/* Interrupt Clear Command Register */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a345ecf86e202566219d1bf6c404bd5c8">   54</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a345ecf86e202566219d1bf6c404bd5c8">SYSC_AIC_ISCR</a>;      <span class="comment">/* Interrupt Set Command Register */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aa754395ec0a545829dd2c1b24524da2f">   55</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#aa754395ec0a545829dd2c1b24524da2f">SYSC_AIC_EOICR</a>;     <span class="comment">/* End of Interrupt Command Register */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aaeea27e0f5b34ba94b0d0246754cda8b">   56</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#aaeea27e0f5b34ba94b0d0246754cda8b">SYSC_AIC_SPU</a>;       <span class="comment">/* Spurious Vector Register */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a067b4a843701505ae16aed93be7f9dfc">   57</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a067b4a843701505ae16aed93be7f9dfc">SYSC_AIC_DCR</a>;       <span class="comment">/* Debug Control Register (Protect) */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac9ae5f4ffa0311ae93515a1b7fc23ef9">   58</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ac9ae5f4ffa0311ae93515a1b7fc23ef9">Reserved1</a>[ 1 ];     <span class="comment">/* */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5e031a68fb84b86cefebf48b7d6e2811">   59</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a5e031a68fb84b86cefebf48b7d6e2811">SYSC_AIC_FFER</a>;      <span class="comment">/* Fast Forcing Enable Register */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac5f9b2e464f34e72ebd46474400671f7">   60</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ac5f9b2e464f34e72ebd46474400671f7">SYSC_AIC_FFDR</a>;      <span class="comment">/* Fast Forcing Disable Register */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ae5247d40c73f0a917e46d62113181bca">   61</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ae5247d40c73f0a917e46d62113181bca">SYSC_AIC_FFSR</a>;      <span class="comment">/* Fast Forcing Status Register */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#af378e870e30dc3b20aeaad26c151477c">   62</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#af378e870e30dc3b20aeaad26c151477c">Reserved2</a>[ 45 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a00abc9a57833509ddadb432ed0305cfa">   63</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a00abc9a57833509ddadb432ed0305cfa">SYSC_DBGU_CR</a>;       <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a48a5e4c333992b630285f454a0736195">   64</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a48a5e4c333992b630285f454a0736195">SYSC_DBGU_MR</a>;       <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a1288b3d531b90cd4f22f5d21f2eee5da">   65</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a1288b3d531b90cd4f22f5d21f2eee5da">SYSC_DBGU_IER</a>;      <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a08f87d05897cbb7dd4ef6e0c027136fd">   66</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a08f87d05897cbb7dd4ef6e0c027136fd">SYSC_DBGU_IDR</a>;      <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a7e52fd28003dde25ddfd5923d0737a44">   67</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a7e52fd28003dde25ddfd5923d0737a44">SYSC_DBGU_IMR</a>;      <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6f94eb6d5895322585db6a440e9cafd1">   68</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a6f94eb6d5895322585db6a440e9cafd1">SYSC_DBGU_CSR</a>;      <span class="comment">/* Channel Status Register */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aaea5936752e552647e6ba865caf999f9">   69</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#aaea5936752e552647e6ba865caf999f9">SYSC_DBGU_RHR</a>;      <span class="comment">/* Receiver Holding Register */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#adda6a8855403dbcfcd8ae84b33cf7959">   70</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#adda6a8855403dbcfcd8ae84b33cf7959">SYSC_DBGU_THR</a>;      <span class="comment">/* Transmitter Holding Register */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a4c051cb1d0fab9c7639756cc4bd07c54">   71</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a4c051cb1d0fab9c7639756cc4bd07c54">SYSC_DBGU_BRGR</a>;     <span class="comment">/* Baud Rate Generator Register */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a9cb9c3a165f6eb4ecd1a47d53e8aa819">   72</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a9cb9c3a165f6eb4ecd1a47d53e8aa819">Reserved3</a>[ 7 ];     <span class="comment">/* */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5854e5fcacf33a4682015d50ba87fc8a">   73</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a5854e5fcacf33a4682015d50ba87fc8a">SYSC_DBGU_C1R</a>;      <span class="comment">/* Chip ID1 Register */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac7f7b13c99886a7ac33f57e7acb05144">   74</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ac7f7b13c99886a7ac33f57e7acb05144">SYSC_DBGU_C2R</a>;      <span class="comment">/* Chip ID2 Register */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a02a5cd67157e001ed6e5c3236e5b88da">   75</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a02a5cd67157e001ed6e5c3236e5b88da">SYSC_DBGU_FNTR</a>;     <span class="comment">/* Force NTRST Register */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6a0743ad575e87f64d5ba7506e91c447">   76</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a6a0743ad575e87f64d5ba7506e91c447">Reserved4</a>[ 45 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aca4f41737d26a1d8e5c8363cd35665b9">   77</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#aca4f41737d26a1d8e5c8363cd35665b9">SYSC_DBGU_RPR</a>;      <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a998ebea2f058ce7f0b5fa21de4a80ea3">   78</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a998ebea2f058ce7f0b5fa21de4a80ea3">SYSC_DBGU_RCR</a>;      <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a2f397eefbe977914ea9122e5188c2d74">   79</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a2f397eefbe977914ea9122e5188c2d74">SYSC_DBGU_TPR</a>;      <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a12b06c0cfbace6e3f8be77a9783a4a45">   80</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a12b06c0cfbace6e3f8be77a9783a4a45">SYSC_DBGU_TCR</a>;      <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3ce517fdf628d2cac9556765dacc1376">   81</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a3ce517fdf628d2cac9556765dacc1376">SYSC_DBGU_RNPR</a>;     <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a9d4e37b74bb2967df3642f9d33fa4740">   82</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a9d4e37b74bb2967df3642f9d33fa4740">SYSC_DBGU_RNCR</a>;     <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#abfa65e4221e88812662d874e973d4c63">   83</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#abfa65e4221e88812662d874e973d4c63">SYSC_DBGU_TNPR</a>;     <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ad56706f066df53d9e94181dae91a2c35">   84</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ad56706f066df53d9e94181dae91a2c35">SYSC_DBGU_TNCR</a>;     <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a1d9a5371f1fa32c8c8a7ad760ab8df8d">   85</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a1d9a5371f1fa32c8c8a7ad760ab8df8d">SYSC_DBGU_PTCR</a>;     <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a220d4d3b00199eda612c818e0a31a831">   86</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a220d4d3b00199eda612c818e0a31a831">SYSC_DBGU_PTSR</a>;     <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5dbad87444d764639715b812efdb6d0f">   87</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a5dbad87444d764639715b812efdb6d0f">Reserved5</a>[ 54 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac0d93cc213d14fa58f5208b17a91c870">   88</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ac0d93cc213d14fa58f5208b17a91c870">SYSC_PIOA_PER</a>;      <span class="comment">/* PIO Enable Register */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a8fe98ad5e8e70e4b9722c94c8c7845d7">   89</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a8fe98ad5e8e70e4b9722c94c8c7845d7">SYSC_PIOA_PDR</a>;      <span class="comment">/* PIO Disable Register */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a0f2da9b081acad0a45203082618d9237">   90</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a0f2da9b081acad0a45203082618d9237">SYSC_PIOA_PSR</a>;      <span class="comment">/* PIO Status Register */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a0a8b58fd4e8fa9a87cf9ba1eec414955">   91</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a0a8b58fd4e8fa9a87cf9ba1eec414955">Reserved6</a>[ 1 ];     <span class="comment">/* */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3db872caff97a01a9bd7893195250bfe">   92</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a3db872caff97a01a9bd7893195250bfe">SYSC_PIOA_OER</a>;      <span class="comment">/* Output Enable Register */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ae7188adcbae36017e522f216c5523d9f">   93</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ae7188adcbae36017e522f216c5523d9f">SYSC_PIOA_ODR</a>;      <span class="comment">/* Output Disable Registerr */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aeca14c5758e37845567d06defc2e7aec">   94</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#aeca14c5758e37845567d06defc2e7aec">SYSC_PIOA_OSR</a>;      <span class="comment">/* Output Status Register */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a13e908186455d7ffd22389cba24f842b">   95</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a13e908186455d7ffd22389cba24f842b">Reserved7</a>[ 1 ];     <span class="comment">/* */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a37226f5f8096f428c955ab0b91d77908">   96</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a37226f5f8096f428c955ab0b91d77908">SYSC_PIOA_IFER</a>;     <span class="comment">/* Input Filter Enable Register */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a08646a81d084111d08695c1c8078ef39">   97</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a08646a81d084111d08695c1c8078ef39">SYSC_PIOA_IFDR</a>;     <span class="comment">/* Input Filter Disable Register */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6b73b89d6489e591fcc3b572cf0c9284">   98</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a6b73b89d6489e591fcc3b572cf0c9284">SYSC_PIOA_IFSR</a>;     <span class="comment">/* Input Filter Status Register */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a32219a9e13177af2a8d346822b699fe3">   99</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a32219a9e13177af2a8d346822b699fe3">Reserved8</a>[ 1 ];     <span class="comment">/* */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a685edb3bb735a93e5316377a988f58ab">  100</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a685edb3bb735a93e5316377a988f58ab">SYSC_PIOA_SODR</a>;     <span class="comment">/* Set Output Data Register */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a2552affe95621ebd63fafc7a03cc11bc">  101</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a2552affe95621ebd63fafc7a03cc11bc">SYSC_PIOA_CODR</a>;     <span class="comment">/* Clear Output Data Register */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a65f1af60a7c2a09dc58882e519ec0655">  102</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a65f1af60a7c2a09dc58882e519ec0655">SYSC_PIOA_ODSR</a>;     <span class="comment">/* Output Data Status Register */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ab46ff909a6a18214fb8da9e2e5c3fc39">  103</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ab46ff909a6a18214fb8da9e2e5c3fc39">SYSC_PIOA_PDSR</a>;     <span class="comment">/* Pin Data Status Register */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3452e9ad0a0382c664718ad4ad71f7fb">  104</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a3452e9ad0a0382c664718ad4ad71f7fb">SYSC_PIOA_IER</a>;      <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5fa3fec02b70bc1188199cd02f3e6026">  105</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a5fa3fec02b70bc1188199cd02f3e6026">SYSC_PIOA_IDR</a>;      <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a32f4b586912749156ea79ed1480e9004">  106</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a32f4b586912749156ea79ed1480e9004">SYSC_PIOA_IMR</a>;      <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a17ecfaddb3e25982471069682b0b08ae">  107</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a17ecfaddb3e25982471069682b0b08ae">SYSC_PIOA_ISR</a>;      <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a0d01897c5b8885abf38beea5be1ac31f">  108</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a0d01897c5b8885abf38beea5be1ac31f">SYSC_PIOA_MDER</a>;     <span class="comment">/* Multi-driver Enable Register */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5566a9904faf6d7a256d91f712f89886">  109</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a5566a9904faf6d7a256d91f712f89886">SYSC_PIOA_MDDR</a>;     <span class="comment">/* Multi-driver Disable Register */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a7d665c963fd38dbaf2f5494cb31f9538">  110</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a7d665c963fd38dbaf2f5494cb31f9538">SYSC_PIOA_MDSR</a>;     <span class="comment">/* Multi-driver Status Register */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ae980c66d43886a2d01cf98533ae0a528">  111</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ae980c66d43886a2d01cf98533ae0a528">Reserved9</a>[ 1 ];     <span class="comment">/* */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5fb6b08180cdc5fcb29cf7c81f60564f">  112</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a5fb6b08180cdc5fcb29cf7c81f60564f">SYSC_PIOA_PPUDR</a>;    <span class="comment">/* Pull-up Disable Register */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#acfeaea7a034a8dbfffba7b9070d4e2a3">  113</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#acfeaea7a034a8dbfffba7b9070d4e2a3">SYSC_PIOA_PPUER</a>;    <span class="comment">/* Pull-up Enable Register */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ad1fef521068196987a30b2ac7cd30fc5">  114</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ad1fef521068196987a30b2ac7cd30fc5">SYSC_PIOA_PPUSR</a>;    <span class="comment">/* Pad Pull-up Status Register */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a96aec7862b154ba02045258bc760103f">  115</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a96aec7862b154ba02045258bc760103f">Reserved10</a>[ 1 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a56529b6c34b83129c05727342a38e1a8">  116</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a56529b6c34b83129c05727342a38e1a8">SYSC_PIOA_ASR</a>;      <span class="comment">/* Select A Register */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a7f1ba7fc56e3fd364f4202b52cbf1b16">  117</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a7f1ba7fc56e3fd364f4202b52cbf1b16">SYSC_PIOA_BSR</a>;      <span class="comment">/* Select B Register */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5afd4ceafe882908d381d7f6b59980e6">  118</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a5afd4ceafe882908d381d7f6b59980e6">SYSC_PIOA_ABSR</a>;     <span class="comment">/* AB Select Status Register */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ad33bb2b046530d10cc5e0c47a2cda0f2">  119</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ad33bb2b046530d10cc5e0c47a2cda0f2">Reserved11</a>[ 9 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aba466403547cf044df7857fc91106552">  120</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#aba466403547cf044df7857fc91106552">SYSC_PIOA_OWER</a>;     <span class="comment">/* Output Write Enable Register */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a901133e2417fc0bb2fa10c8b5e94bf4c">  121</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a901133e2417fc0bb2fa10c8b5e94bf4c">SYSC_PIOA_OWDR</a>;     <span class="comment">/* Output Write Disable Register */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3b361be2231b3d7a5036b362ba3e01f2">  122</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a3b361be2231b3d7a5036b362ba3e01f2">SYSC_PIOA_OWSR</a>;     <span class="comment">/* Output Write Status Register */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a250a5cec9c60af9e190026a2e33c634e">  123</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a250a5cec9c60af9e190026a2e33c634e">Reserved12</a>[ 469 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aed8bc9c0548c5dbcb7e23c9263cdb357">  124</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#aed8bc9c0548c5dbcb7e23c9263cdb357">SYSC_PMC_SCER</a>;      <span class="comment">/* System Clock Enable Register */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac23a7212a76ad27ac45c044825e4c793">  125</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ac23a7212a76ad27ac45c044825e4c793">SYSC_PMC_SCDR</a>;      <span class="comment">/* System Clock Disable Register */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a47978d4f87563459163c957aa9de5077">  126</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a47978d4f87563459163c957aa9de5077">SYSC_PMC_SCSR</a>;      <span class="comment">/* System Clock Status Register */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a4ffde2f556f971b6409f8b7cd2f06125">  127</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a4ffde2f556f971b6409f8b7cd2f06125">Reserved13</a>[ 1 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a08fb1e616c89dac09061b84b07b49cd4">  128</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a08fb1e616c89dac09061b84b07b49cd4">SYSC_PMC_PCER</a>;      <span class="comment">/* Peripheral Clock Enable Register */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a4a479a6a0279d0a82a2b4011da223122">  129</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a4a479a6a0279d0a82a2b4011da223122">SYSC_PMC_PCDR</a>;      <span class="comment">/* Peripheral Clock Disable Register */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a53850e84e11d3ca0f70622fab96693f6">  130</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a53850e84e11d3ca0f70622fab96693f6">SYSC_PMC_PCSR</a>;      <span class="comment">/* Peripheral Clock Status Register */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a50fb88d51eb5b7849463953f7b891cda">  131</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a50fb88d51eb5b7849463953f7b891cda">Reserved14</a>[ 1 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a8269be8ee7b68f659a74900ee9b07673">  132</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a8269be8ee7b68f659a74900ee9b07673">SYSC_PMC_MOR</a>;       <span class="comment">/* Main Oscillator Register */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#af6b8ea03a5ac5f1450aa6d9a128e5bd8">  133</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#af6b8ea03a5ac5f1450aa6d9a128e5bd8">SYSC_PMC_MCFR</a>;      <span class="comment">/* Main Clock  Frequency Register */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a02bcd70d97365e4c3c60ef4fa7b82fe7">  134</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a02bcd70d97365e4c3c60ef4fa7b82fe7">Reserved15</a>[ 1 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aadb486bb8c7cc5725a728ec3df5b992e">  135</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#aadb486bb8c7cc5725a728ec3df5b992e">SYSC_PMC_PLLR</a>;      <span class="comment">/* PLL Register */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac3e3e3878b160198cf5e4b715d486ae9">  136</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ac3e3e3878b160198cf5e4b715d486ae9">SYSC_PMC_MCKR</a>;      <span class="comment">/* Master Clock Register */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a65a93e4542b7123872c239511385d584">  137</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a65a93e4542b7123872c239511385d584">Reserved16</a>[ 3 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a4525b726d43371fca33702173514a39a">  138</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a4525b726d43371fca33702173514a39a">SYSC_PMC_PCKR</a>[ 8 ]; <span class="comment">/* Programmable Clock Register */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a2fa15bf0fb87a96161a4d5a4147f719d">  139</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a2fa15bf0fb87a96161a4d5a4147f719d">SYSC_PMC_IER</a>;       <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a118d80057e9ac84dd0a74af7837d20a8">  140</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a118d80057e9ac84dd0a74af7837d20a8">SYSC_PMC_IDR</a>;       <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3f542699cf89fd43a3ff5d0214960a76">  141</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a3f542699cf89fd43a3ff5d0214960a76">SYSC_PMC_SR</a>;        <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a4bfd3c735517f18c5c633fdc440e3ca7">  142</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a4bfd3c735517f18c5c633fdc440e3ca7">SYSC_PMC_IMR</a>;       <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a92aa1ef8bd1950c328d87bcc551c1e1b">  143</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a92aa1ef8bd1950c328d87bcc551c1e1b">Reserved17</a>[ 36 ];   <span class="comment">/* */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a87e2faa4216a1bc13d6532fbe31c9289">  144</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a87e2faa4216a1bc13d6532fbe31c9289">SYSC_RSTC_RCR</a>;      <span class="comment">/* Reset Control Register */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6292b8600ce2f8f03d8a1967dd632127">  145</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a6292b8600ce2f8f03d8a1967dd632127">SYSC_RSTC_RSR</a>;      <span class="comment">/* Reset Status Register */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#abc34860dacdaf23f0186c027c67b41bb">  146</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#abc34860dacdaf23f0186c027c67b41bb">SYSC_RSTC_RMR</a>;      <span class="comment">/* Reset Mode Register */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a23b0d556a79e472f796b080c27c16df0">  147</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a23b0d556a79e472f796b080c27c16df0">Reserved18</a>[ 5 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#abf22f9be34fa44f95ab22ca38b6137e0">  148</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#abf22f9be34fa44f95ab22ca38b6137e0">SYSC_RTTC_RTMR</a>;     <span class="comment">/* Real-time Mode Register */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a1b9a4407510cae07dda57f36c7333afe">  149</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a1b9a4407510cae07dda57f36c7333afe">SYSC_RTTC_RTAR</a>;     <span class="comment">/* Real-time Alarm Register */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a19d2d39e98c2180757ebcdff87113f8f">  150</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a19d2d39e98c2180757ebcdff87113f8f">SYSC_RTTC_RTVR</a>;     <span class="comment">/* Real-time Value Register */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a60fa89e9164e870682a6fc4f7d633a46">  151</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a60fa89e9164e870682a6fc4f7d633a46">SYSC_RTTC_RTSR</a>;     <span class="comment">/* Real-time Status Register */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a2588c75e7b27dabb435013594d2c40b1">  152</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a2588c75e7b27dabb435013594d2c40b1">SYSC_PITC_PIMR</a>;     <span class="comment">/* Period Interval Mode Register */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ae0e5f9f558394389d4ff646410e9a47f">  153</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#ae0e5f9f558394389d4ff646410e9a47f">SYSC_PITC_PISR</a>;     <span class="comment">/* Period Interval Status Register */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a07b13244ff9da10603af70a9253ea4b9">  154</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a07b13244ff9da10603af70a9253ea4b9">SYSC_PITC_PIVR</a>;     <span class="comment">/* Period Interval Value Register */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a8dfa8fe447ffd7badd4227189827077e">  155</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a8dfa8fe447ffd7badd4227189827077e">SYSC_PITC_PIIR</a>;     <span class="comment">/* Period Interval Image Register */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a7a88574b0306d38f677c5b29d2c9e23a">  156</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a7a88574b0306d38f677c5b29d2c9e23a">SYSC_WDTC_WDCR</a>;     <span class="comment">/* Watchdog Control Register */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6190b064c905e147026c98b859cf6c64">  157</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a6190b064c905e147026c98b859cf6c64">SYSC_WDTC_WDMR</a>;     <span class="comment">/* Watchdog Mode Register */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a600572df75f9ef864fa7423c95e45637">  158</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a600572df75f9ef864fa7423c95e45637">SYSC_WDTC_WDSR</a>;     <span class="comment">/* Watchdog Status Register */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aefa06e801cf98953c4cd792bdfe6ed01">  159</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#aefa06e801cf98953c4cd792bdfe6ed01">Reserved19</a>[ 5 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a9ead60ad03c43bd5a84bf25ea6fbdd9b">  160</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_y_s_c.html#a9ead60ad03c43bd5a84bf25ea6fbdd9b">SYSC_SYSC_VRPM</a>;     <span class="comment">/* Voltage Regulator Power Mode Register */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a93b7813ecc59b9390c6c851b3d5229aa">  161</a></span>} <a class="code hl_typedef" href="_a_t91_s_a_m7_s64_8h.html#aaf6728876156b355faa93157d6a3083b">AT91S_SYSC</a>, * <a class="code hl_typedef" href="_a_t91_s_a_m7_s64_8h.html#a93b7813ecc59b9390c6c851b3d5229aa">AT91PS_SYSC</a>;</div>
</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">/* -------- VRPM : (SYSC Offset: 0xd60) Voltage Regulator Power Mode Register -------- */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a316d7f165ecafe586b49c63986f5666b">  164</a></span><span class="preprocessor">#define AT91C_SYSC_PSTDBY    ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (SYSC) Voltage Regulator Power Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___a_i_c.html">_AT91S_AIC</a></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>{</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a817329776be9296f5473e2471a7d334e">AIC_SMR</a>[ 32 ];  <span class="comment">/* Source Mode Register */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2cc00b70bd091925a432793a61a63b67">AIC_SVR</a>[ 32 ];  <span class="comment">/* Source Vector Register */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab650257f5a8740b4ec26fb65b22c0c17">AIC_IVR</a>;        <span class="comment">/* IRQ Vector Register */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6c1ca8f6ae7ca2a91893c1533f7d7347">AIC_FVR</a>;        <span class="comment">/* FIQ Vector Register */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a39fe93f6dd0b6797d5c47329435a4999">AIC_ISR</a>;        <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6d7df54774110459746b8e9b7abfed2e">AIC_IPR</a>;        <span class="comment">/* Interrupt Pending Register */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac49687b0cec8fa2f5648a43dc59e88f4">AIC_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4554ba127bfbad0ea59e51efe70b0d30">AIC_CISR</a>;       <span class="comment">/* Core Interrupt Status Register */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#aaaee23426dcf3698e52ba1953ac4a752">Reserved0</a>[ 2 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a45352b181aa207c667ae1a30c878044f">AIC_IECR</a>;       <span class="comment">/* Interrupt Enable Command Register */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a164b0cc4ded4b92ebe5c285948a832f8">AIC_IDCR</a>;       <span class="comment">/* Interrupt Disable Command Register */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a379915bd20d308c1816315977452c4f1">AIC_ICCR</a>;       <span class="comment">/* Interrupt Clear Command Register */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aef7e5c9a1b130e21ac07c9d1694cff3e">AIC_ISCR</a>;       <span class="comment">/* Interrupt Set Command Register */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa2e41fc2a881cdeab65a204875cad3e7">AIC_EOICR</a>;      <span class="comment">/* End of Interrupt Command Register */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac4b15505018f451345232495ca1520ec">AIC_SPU</a>;        <span class="comment">/* Spurious Vector Register */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a30b900047cabdf6176fbd1dd07c3dc7f">AIC_DCR</a>;        <span class="comment">/* Debug Control Register (Protect) */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_i_c.html#a2db6d3cdd632cfa69686b5186e47b9de">Reserved1</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa8c42b852c8745eef4c1ceddd4bd27a5">AIC_FFER</a>;       <span class="comment">/* Fast Forcing Enable Register */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a733262f228672999eed8a7f556e518c0">AIC_FFDR</a>;       <span class="comment">/* Fast Forcing Disable Register */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a77d7d1e58543c17abbf38503849b58b4">AIC_FFSR</a>;       <span class="comment">/* Fast Forcing Status Register */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a93acdc6269b56f09616c56483e7a2d76">  191</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a46b1e324a19dd8805a2897ff94a47471">AT91S_AIC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a93acdc6269b56f09616c56483e7a2d76">AT91PS_AIC</a>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/* -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab66ac4615b2eaa08a688de2cc5485c42">  194</a></span><span class="preprocessor">#define AT91C_AIC_PRIOR                              ( ( unsigned int ) 0x7 &lt;&lt; 0 ) </span><span class="comment">/* (AIC) Priority Level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae5bbc658808876a515e3c1978738f3d0">  195</a></span><span class="preprocessor">#define     AT91C_AIC_PRIOR_LOWEST                   ( ( unsigned int ) 0x0 )      </span><span class="comment">/* (AIC) Lowest priority level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4bc441a87b9c4574b1bb9e271eb6dd27">  196</a></span><span class="preprocessor">#define     AT91C_AIC_PRIOR_HIGHEST                  ( ( unsigned int ) 0x7 )      </span><span class="comment">/* (AIC) Highest priority level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae85e6441c17346d01b4b4e50d9a43408">  197</a></span><span class="preprocessor">#define AT91C_AIC_SRCTYPE                            ( ( unsigned int ) 0x3 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Interrupt Source Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aec6df35ab981e1107105444555ecfd1b">  198</a></span><span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE    ( ( unsigned int ) 0x0 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Internal Sources Code Label Level Sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a969b0de913c2247525b98cd9d64aebaf">  199</a></span><span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED     ( ( unsigned int ) 0x1 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Internal Sources Code Label Edge triggered */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac4b8488f6ae8166cb466f172189d021c">  200</a></span><span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL         ( ( unsigned int ) 0x2 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) External Sources Code Label High-level Sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7c0734dd769738bf00c052011dcc3eff">  201</a></span><span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE      ( ( unsigned int ) 0x3 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) External Sources Code Label Positive Edge triggered */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/* -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3184357c284cf8d1fbede2bfaa0df4f0">  203</a></span><span class="preprocessor">#define AT91C_AIC_NFIQ                               ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (AIC) NFIQ Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a60e31990bc2bf5a9f3e7be3db8591dea">  204</a></span><span class="preprocessor">#define AT91C_AIC_NIRQ                               ( ( unsigned int ) 0x1 &lt;&lt; 1 ) </span><span class="comment">/* (AIC) NIRQ Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/* -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a11ecc7ad7cb4c2d9f6a241c446b754dc">  206</a></span><span class="preprocessor">#define AT91C_AIC_DCR_PROT                           ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (AIC) Protection Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8ddbefbb5b53cacf7041b9ec7297843d">  207</a></span><span class="preprocessor">#define AT91C_AIC_DCR_GMSK                           ( ( unsigned int ) 0x1 &lt;&lt; 1 ) </span><span class="comment">/* (AIC) General Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Debug Unit */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___d_b_g_u.html">_AT91S_DBGU</a></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>{</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a636129fb1fe88fa7626fa5e839a4cd96">DBGU_CR</a>;         <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a03e3ab059098a2b5966552be3dbc90a9">DBGU_MR</a>;         <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4db133002486d95fe3dc4bc9fe329b00">DBGU_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a09c8287d3dca32acd1de9c0b879f63a1">DBGU_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#afae739a91976e5440524cf8cb8b8ff38">DBGU_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a63d15c1009ac8ec1089b8682f00c9388">DBGU_CSR</a>;        <span class="comment">/* Channel Status Register */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a5108aba8763474241e398c6f3a18e18d">DBGU_RHR</a>;        <span class="comment">/* Receiver Holding Register */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9697ac8a6a2782ed74d793df6049914f">DBGU_THR</a>;        <span class="comment">/* Transmitter Holding Register */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7294d16f4b419badc0e85065cbb35aee">DBGU_BRGR</a>;       <span class="comment">/* Baud Rate Generator Register */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#a255e0adaab84068d3bdf2540d73e8743">Reserved0</a>[ 7 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="struct___a_t91_s___d_b_g_u.html#ac5a349b08f7830477c11cca565161146">  224</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#ac5a349b08f7830477c11cca565161146">DBGU_C1R</a>;        <span class="comment">/* Chip ID1 Register */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="struct___a_t91_s___d_b_g_u.html#a0b85c99b47dc2bf348f020bdc726c046">  225</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#a0b85c99b47dc2bf348f020bdc726c046">DBGU_C2R</a>;        <span class="comment">/* Chip ID2 Register */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#af47c62ec1e5884b7025e2b1a8b8125df">DBGU_FNTR</a>;       <span class="comment">/* Force NTRST Register */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#a764beffd3dfa2994117ce80ec178ac8a">Reserved1</a>[ 45 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#ad79ffe9f844d99dcc31a940d2fb9ff25">DBGU_RPR</a>;        <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#adba4b0507a486caa59858b4b69400df1">DBGU_RCR</a>;        <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#aa3a4bff1437b454b5d2959b1ec71baf1">DBGU_TPR</a>;        <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#ad0fcc417d3131cc8e55ab3a5745372c2">DBGU_TCR</a>;        <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#a470321e5ff042078e3f69f257aaa0b9d">DBGU_RNPR</a>;       <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#a16ea309864909b0a86967dd5b24fce65">DBGU_RNCR</a>;       <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#acf86f053da2376a57fc17ed5d8d218af">DBGU_TNPR</a>;       <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#a0878db17a3bd20ab9998e3abafe13f2a">DBGU_TNCR</a>;       <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#a1edfe16bbff4bebd75ec891cd83ae074">DBGU_PTCR</a>;       <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___d_b_g_u.html#a05b94f8432b0a50446e30b4e3529f677">DBGU_PTSR</a>;       <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">  238</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4e35d5266d07c31a45e742f5bc8b403e">AT91S_DBGU</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">AT91PS_DBGU</a>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/* -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8f930447864be8dfd2e2301aadbcf33a">  241</a></span><span class="preprocessor">#define AT91C_US_RSTRX                 ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (DBGU) Reset Receiver */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a317d8138a2551b50d0d8416441925d66">  242</a></span><span class="preprocessor">#define AT91C_US_RSTTX                 ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (DBGU) Reset Transmitter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1a8d3d3c9da3ec30865c86195dc52a5b">  243</a></span><span class="preprocessor">#define AT91C_US_RXEN                  ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (DBGU) Receiver Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a46c4a2d61496daf9a1146afa4d766b63">  244</a></span><span class="preprocessor">#define AT91C_US_RXDIS                 ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (DBGU) Receiver Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">  245</a></span><span class="preprocessor">#define AT91C_US_TXEN                  ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (DBGU) Transmitter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3ec68a2522316c5c2489efd6431b822b">  246</a></span><span class="preprocessor">#define AT91C_US_TXDIS                 ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (DBGU) Transmitter Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/* -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1c4a7e3caf7bbcfd26975147d565ea6d">  248</a></span><span class="preprocessor">#define AT91C_US_PAR                   ( ( unsigned int ) 0x7 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Parity type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3f0e65596c98c22768b44e1d640071e">  249</a></span><span class="preprocessor">#define     AT91C_US_PAR_EVEN          ( ( unsigned int ) 0x0 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Even Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa4208c99f58575fc74238129af7f44e5">  250</a></span><span class="preprocessor">#define     AT91C_US_PAR_ODD           ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Odd Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a18630918fdd31d05d09c40a75e5ef233">  251</a></span><span class="preprocessor">#define     AT91C_US_PAR_SPACE         ( ( unsigned int ) 0x2 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Parity forced to 0 (Space) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa062988aba8a352fad7dfd83af003d89">  252</a></span><span class="preprocessor">#define     AT91C_US_PAR_MARK          ( ( unsigned int ) 0x3 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Parity forced to 1 (Mark) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5487ae098e64da65b30e9e46eac4e9f1">  253</a></span><span class="preprocessor">#define     AT91C_US_PAR_NONE          ( ( unsigned int ) 0x4 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) No Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8cc9b4f4ced402d5a60422015497bc1a">  254</a></span><span class="preprocessor">#define     AT91C_US_PAR_MULTI_DROP    ( ( unsigned int ) 0x6 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Multi-drop mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a53c28c925fd757be79bb9f07be5cf951">  255</a></span><span class="preprocessor">#define AT91C_US_CHMODE                ( ( unsigned int ) 0x3 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Channel Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9bb3535a326183eea44b04c542e81b26">  256</a></span><span class="preprocessor">#define     AT91C_US_CHMODE_NORMAL     ( ( unsigned int ) 0x0 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Normal Mode: The USART channel operates as an RX/TX USART. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa3f9014539cdbee5b9b7a49e76228bcd">  257</a></span><span class="preprocessor">#define     AT91C_US_CHMODE_AUTO       ( ( unsigned int ) 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaf57968a551f0ae6b8a5a3c610dab8cf">  258</a></span><span class="preprocessor">#define     AT91C_US_CHMODE_LOCAL      ( ( unsigned int ) 0x2 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a42454b5036bef343924a88d4896e077c">  259</a></span><span class="preprocessor">#define     AT91C_US_CHMODE_REMOTE     ( ( unsigned int ) 0x3 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/* -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4ad704e305a3a759d6d6c83c3bb8e9b1">  261</a></span><span class="preprocessor">#define AT91C_US_RXRDY                 ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (DBGU) RXRDY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad4db31f98adb8b55b5d3d775cd5a3f2a">  262</a></span><span class="preprocessor">#define AT91C_US_TXRDY                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (DBGU) TXRDY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac4cfc945f1d236225602678af7b8ac28">  263</a></span><span class="preprocessor">#define AT91C_US_ENDRX                 ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (DBGU) End of Receive Transfer Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeae8155664bea7c98d86610eddc4aafc">  264</a></span><span class="preprocessor">#define AT91C_US_ENDTX                 ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (DBGU) End of Transmit Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aea21ef19c312358353fbb5f992160e57">  265</a></span><span class="preprocessor">#define AT91C_US_OVRE                  ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (DBGU) Overrun Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a45d31aa2c0bb45828974f29764d4341f">  266</a></span><span class="preprocessor">#define AT91C_US_FRAME                 ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (DBGU) Framing Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9b44e3508f60906033f7755c9a2eda84">  267</a></span><span class="preprocessor">#define AT91C_US_PARE                  ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (DBGU) Parity Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a962f85c7a326db03806303c2cf573c49">  268</a></span><span class="preprocessor">#define AT91C_US_TXEMPTY               ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) TXEMPTY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2113a040ce814c3a8b410e183944ab6a">  269</a></span><span class="preprocessor">#define AT91C_US_TXBUFE                ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (DBGU) TXBUFE Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9c23b11a183452c100e58adf7d444b7a">  270</a></span><span class="preprocessor">#define AT91C_US_RXBUFF                ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (DBGU) RXBUFF Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeb863fc3b5ecd99a75f9037642091a31">  271</a></span><span class="preprocessor">#define AT91C_US_COMM_TX               ( ( unsigned int ) 0x1 &lt;&lt; 30 ) </span><span class="comment">/* (DBGU) COMM_TX Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a64a07ed22258d3551524e5e3758e64a5">  272</a></span><span class="preprocessor">#define AT91C_US_COMM_RX               ( ( unsigned int ) 0x1 &lt;&lt; 31 ) </span><span class="comment">/* (DBGU) COMM_RX Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/* -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">/* -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/* -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/* -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0f54f0fcc648fc4e6ef14a7f1942fc6f">  277</a></span><span class="preprocessor">#define AT91C_US_FORCE_NTRST    ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (DBGU) Force NTRST in JTAG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Peripheral Data Controller */</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_d_c.html">_AT91S_PDC</a></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>{</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7b31ac1f3659c1f785cec238630147f3">PDC_RPR</a>;  <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac5fa6b0c9621431aab2aa136a94bf7cb">PDC_RCR</a>;  <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a28fec415cbad37e2befaa1b51849e20e">PDC_TPR</a>;  <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a144b98c793817e9d3a492a08781e174a">PDC_TCR</a>;  <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa59bd562f96ad6b925f776b58d6999bf">PDC_RNPR</a>; <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a74bfffc609537ca3798a0caeed1e2190">PDC_RNCR</a>; <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a806d975a853e23c7a1f218e92c4b1866">PDC_TNPR</a>; <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae344eff967ecdbdc375008d4760b9914">PDC_TNCR</a>; <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa155efed7249b18df530b0b4a3a7415a">PDC_PTCR</a>; <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a78f7329128dad941d291504486f81f6b">PDC_PTSR</a>; <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aedee94d81d0ea7fe2260b61094f9d128">  294</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac4bfcdf4b5791a588326b19c503183b6">AT91S_PDC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aedee94d81d0ea7fe2260b61094f9d128">AT91PS_PDC</a>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">/* -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3982db7f0a152f97164fcb1d5e542d3e">  297</a></span><span class="preprocessor">#define AT91C_PDC_RXTEN     ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (PDC) Receiver Transfer Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af14c4afb41616b6f1e8191197bd18fc6">  298</a></span><span class="preprocessor">#define AT91C_PDC_RXTDIS    ( ( unsigned int ) 0x1 &lt;&lt; 1 ) </span><span class="comment">/* (PDC) Receiver Transfer Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab2d3ab6a873b8cd209236fe95f051310">  299</a></span><span class="preprocessor">#define AT91C_PDC_TXTEN     ( ( unsigned int ) 0x1 &lt;&lt; 8 ) </span><span class="comment">/* (PDC) Transmitter Transfer Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab2f2dd1bf21078d144719621c4dbc153">  300</a></span><span class="preprocessor">#define AT91C_PDC_TXTDIS    ( ( unsigned int ) 0x1 &lt;&lt; 9 ) </span><span class="comment">/* (PDC) Transmitter Transfer Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/* -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Parallel Input Output Controller */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_i_o.html">_AT91S_PIO</a></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>{</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6f1c3a5948df39dd5472e3f5aca32fea">PIO_PER</a>;        <span class="comment">/* PIO Enable Register */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a52661d47da252fca8ab4b4d74d81b2e1">PIO_PDR</a>;        <span class="comment">/* PIO Disable Register */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aad72e429751874c88afee54ed4094f4c">PIO_PSR</a>;        <span class="comment">/* PIO Status Register */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#a04904720c11b78e63134fadf6a71f4fc">Reserved0</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a626bde48733b96df120da1492cc7f657">PIO_OER</a>;        <span class="comment">/* Output Enable Register */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#afc9c83f7a53520d6f0a4693ed1a71290">PIO_ODR</a>;        <span class="comment">/* Output Disable Registerr */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af8bdb0ba10c8c78d1285766910b7a450">PIO_OSR</a>;        <span class="comment">/* Output Status Register */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#a8d0eed279cd1fcc9d0d9d22e5f6e4d15">Reserved1</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adbf881c6dbdbfbefc7a8d47bba3831a7">PIO_IFER</a>;       <span class="comment">/* Input Filter Enable Register */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a57d0f880bae7b079a744e81117e38fba">PIO_IFDR</a>;       <span class="comment">/* Input Filter Disable Register */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aaee86796b6c7377f45af8fa9214bbedd">PIO_IFSR</a>;       <span class="comment">/* Input Filter Status Register */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#aff721192edce1be478138f33180ed9ed">Reserved2</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adef961dcf226c9ec588d2c7fb39ce8f6">PIO_SODR</a>;       <span class="comment">/* Set Output Data Register */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a08afe74b98d59d6e30a205282746e95e">PIO_CODR</a>;       <span class="comment">/* Clear Output Data Register */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aabe5107a622c09e8a890796c31f0eadb">PIO_ODSR</a>;       <span class="comment">/* Output Data Status Register */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2c967f26a206cd809e6fe94cd9db48f9">PIO_PDSR</a>;       <span class="comment">/* Pin Data Status Register */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a014caab2c2b72dc9bd385986a1f1af93">PIO_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aaa8f05e79d7030dd3e8ec1d708206aca">PIO_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a87a64ea0663c5fee9916973346c7636c">PIO_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a28b6a2f5e80abe2d195bed6d76a6eb03">PIO_ISR</a>;        <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad743360c2adc19dc0b86849ee697b3d8">PIO_MDER</a>;       <span class="comment">/* Multi-driver Enable Register */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a97ca65c7bdbff0bf5aa96b25f27352c4">PIO_MDDR</a>;       <span class="comment">/* Multi-driver Disable Register */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af9a280e128a8b451a04dad70d3d74cc7">PIO_MDSR</a>;       <span class="comment">/* Multi-driver Status Register */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#ad2620a66d1ff140dabc2d6ea26c837a9">Reserved3</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aff84c9e7b86121cf18fa95938d6b2021">PIO_PPUDR</a>;      <span class="comment">/* Pull-up Disable Register */</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ac599969dee1d68a7b6917601bf120">PIO_PPUER</a>;      <span class="comment">/* Pull-up Enable Register */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6883dfca9ed613d467b440fc8570f67e">PIO_PPUSR</a>;      <span class="comment">/* Pad Pull-up Status Register */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#a826b47fcd00f5cc0e24e4dd1d945ee62">Reserved4</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8892afaa8c312cb0dc2358e801822b70">PIO_ASR</a>;        <span class="comment">/* Select A Register */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4c6bc543f491bba2e3d2e75b2a7d9cc9">PIO_BSR</a>;        <span class="comment">/* Select B Register */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac53695dc2016de7e37e9b9bba37ea812">PIO_ABSR</a>;       <span class="comment">/* AB Select Status Register */</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_i_o.html#ac88b41ba83ed5fb1c7f281c88348c604">Reserved5</a>[ 9 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a263ada7a907422d8ab5221ef8709a85e">PIO_OWER</a>;       <span class="comment">/* Output Write Enable Register */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a5e08fb0736743b6137863d98fcf23e80">PIO_OWDR</a>;       <span class="comment">/* Output Write Disable Register */</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a08b4ec1d1eb01b2118748bb85c1d377e">PIO_OWSR</a>;       <span class="comment">/* Output Write Status Register */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a75672780f3968be11be5e56b65cb504a">  343</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#affc88026ec868e47c449ba14098134ab">AT91S_PIO</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a75672780f3968be11be5e56b65cb504a">AT91PS_PIO</a>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Clock Generator Controller */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___c_k_g_r.html">_AT91S_CKGR</a></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>{</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___c_k_g_r.html#ab4c63bf05ff53bad7f78ed2ffee2c7c4">CKGR_MOR</a>;       <span class="comment">/* Main Oscillator Register */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___c_k_g_r.html#abba73a5875971576af24c443dca3703c">CKGR_MCFR</a>;      <span class="comment">/* Main Clock  Frequency Register */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___c_k_g_r.html#a3c4048178d861a2361da69de58886823">Reserved0</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___c_k_g_r.html#a8ab395fa84b6a94bd6df0ab1aafc42ab">CKGR_PLLR</a>;      <span class="comment">/* PLL Register */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a843cb895a3b4958db24eb69d3010a2bf">  355</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a6e42929dbee8f87d50e9c9b85cb02608">AT91S_CKGR</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a843cb895a3b4958db24eb69d3010a2bf">AT91PS_CKGR</a>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/* -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abc58240679a941a11db833389e9cdb5f">  358</a></span><span class="preprocessor">#define AT91C_CKGR_MOSCEN            ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (CKGR) Main Oscillator Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af521ca4b677587a598023e5dc56719a1">  359</a></span><span class="preprocessor">#define AT91C_CKGR_OSCBYPASS         ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (CKGR) Main Oscillator Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abf711498b5e24df6624a87d941bff78c">  360</a></span><span class="preprocessor">#define AT91C_CKGR_OSCOUNT           ( ( unsigned int ) 0xFF &lt;&lt; 8 )   </span><span class="comment">/* (CKGR) Main Oscillator Start-up Time */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/* -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a4edafd10ec19ac8012b0a7816a16af">  362</a></span><span class="preprocessor">#define AT91C_CKGR_MAINF             ( ( unsigned int ) 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (CKGR) Main Clock Frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a73b42bd9104e5db128eeeaa9e2aacce7">  363</a></span><span class="preprocessor">#define AT91C_CKGR_MAINRDY           ( ( unsigned int ) 0x1 &lt;&lt; 16 )   </span><span class="comment">/* (CKGR) Main Clock Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/* -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register -------- */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afd3b2c5b0412f935aeb39c0f78d8f91c">  365</a></span><span class="preprocessor">#define AT91C_CKGR_DIV               ( ( unsigned int ) 0xFF &lt;&lt; 0 )   </span><span class="comment">/* (CKGR) Divider Selected */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac0ae713cfb4ad96b47cef49e71c5ff05">  366</a></span><span class="preprocessor">#define     AT91C_CKGR_DIV_0         ( ( unsigned int ) 0x0 )         </span><span class="comment">/* (CKGR) Divider output is 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8ba9b034b178a5883462c0b68560a88c">  367</a></span><span class="preprocessor">#define     AT91C_CKGR_DIV_BYPASS    ( ( unsigned int ) 0x1 )         </span><span class="comment">/* (CKGR) Divider is bypassed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68d6a08acab31c911b17fed60dc292dd">  368</a></span><span class="preprocessor">#define AT91C_CKGR_PLLCOUNT          ( ( unsigned int ) 0x3F &lt;&lt; 8 )   </span><span class="comment">/* (CKGR) PLL Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8bc5e7864ae6d6caef840eabb5c52e78">  369</a></span><span class="preprocessor">#define AT91C_CKGR_OUT               ( ( unsigned int ) 0x3 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) PLL Output Frequency Range */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab50e86021e3b3e0aa815f578311f2c06">  370</a></span><span class="preprocessor">#define     AT91C_CKGR_OUT_0         ( ( unsigned int ) 0x0 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3a0dfa809b22314f0fb54c16713e863">  371</a></span><span class="preprocessor">#define     AT91C_CKGR_OUT_1         ( ( unsigned int ) 0x1 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a410e38db81ba806bf2ff5e3de5f0d5d2">  372</a></span><span class="preprocessor">#define     AT91C_CKGR_OUT_2         ( ( unsigned int ) 0x2 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae3e674d92ca57aa4825df959b3ce8163">  373</a></span><span class="preprocessor">#define     AT91C_CKGR_OUT_3         ( ( unsigned int ) 0x3 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a44b46e50ecc26bbccde8938378a86a9f">  374</a></span><span class="preprocessor">#define AT91C_CKGR_MUL               ( ( unsigned int ) 0x7FF &lt;&lt; 16 ) </span><span class="comment">/* (CKGR) PLL Multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae3b998ed6bb1e0da958109b31389aed0">  375</a></span><span class="preprocessor">#define AT91C_CKGR_USBDIV            ( ( unsigned int ) 0x3 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider for USB Clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9ce88e4a133a495c8ac8c6c8083ac582">  376</a></span><span class="preprocessor">#define     AT91C_CKGR_USBDIV_0      ( ( unsigned int ) 0x0 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider output is PLL clock output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a46951fbe3aba6bb30149956400061658">  377</a></span><span class="preprocessor">#define     AT91C_CKGR_USBDIV_1      ( ( unsigned int ) 0x1 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider output is PLL clock output divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeee2e43a6c21910e5460bacacff9fc08">  378</a></span><span class="preprocessor">#define     AT91C_CKGR_USBDIV_2      ( ( unsigned int ) 0x2 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider output is PLL clock output divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Power Management Controller */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_m_c.html">_AT91S_PMC</a></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>{</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aacd36b77ddfa06bec89a6cd95c831e92">PMC_SCER</a>;       <span class="comment">/* System Clock Enable Register */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa4807f134f3d0d90daa37f59220f6a83">PMC_SCDR</a>;       <span class="comment">/* System Clock Disable Register */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a72b837f4a2dfe540e16e049c3a20155f">PMC_SCSR</a>;       <span class="comment">/* System Clock Status Register */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_m_c.html#aae3bfa4a88c29f53b43ad4d6fde4b6ee">Reserved0</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc">PMC_PCER</a>;       <span class="comment">/* Peripheral Clock Enable Register */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a68bfc3402ba2db05d42f9daceeb6c1c1">PMC_PCDR</a>;       <span class="comment">/* Peripheral Clock Disable Register */</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae9434030020f0c439e6e27c3e1295fb2">PMC_PCSR</a>;       <span class="comment">/* Peripheral Clock Status Register */</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_m_c.html#ac82dc0a86cbd07091bbd7a385dde5c16">Reserved1</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a33b63e57e286641dc963e5c6e267f52e">PMC_MOR</a>;        <span class="comment">/* Main Oscillator Register */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a30348d55427a5811fe1b61ea4d5f142c">PMC_MCFR</a>;       <span class="comment">/* Main Clock  Frequency Register */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_m_c.html#a41029227f612f1bf9f802d606fee55af">Reserved2</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a45d6947370fcecf22eebd9a8995d3ae2">PMC_PLLR</a>;       <span class="comment">/* PLL Register */</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a314a6e99b335233bb6335868cf5ea446">PMC_MCKR</a>;       <span class="comment">/* Master Clock Register */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_m_c.html#a02606d2b8a0950a0c616d5572d2e5a18">Reserved3</a>[ 3 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adcbdb2898bcbc022d647f11e89fc8077">PMC_PCKR</a>[ 8 ];  <span class="comment">/* Programmable Clock Register */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4c2d24c6c42778ac54cffb0b264c641f">PMC_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae23a907cb7ef6560bf055246a7465722">PMC_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa809adcd1690770e60a2395914c18887">PMC_SR</a>;         <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a59741d665166a51370dad4f6bc48431c">PMC_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6c09eaec962659b84f2ae6b92883899b">  404</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac9133138ddc063f59485f1457f716584">AT91S_PMC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a6c09eaec962659b84f2ae6b92883899b">AT91PS_PMC</a>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">/* -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac0b54b8eec4f185d31b506fa4ebb4659">  407</a></span><span class="preprocessor">#define AT91C_PMC_PCK     ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (PMC) Processor Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1503d9b3a20ac41fcd02106c6a05812e">  408</a></span><span class="preprocessor">#define AT91C_PMC_UDP     ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (PMC) USB Device Port Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4134e46a5c50b17e112c5641d0d46dff">  409</a></span><span class="preprocessor">#define AT91C_PMC_PCK0    ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa4e39ed61c203c605be7ed47c73213fe">  410</a></span><span class="preprocessor">#define AT91C_PMC_PCK1    ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a95ea2ca477d7add1e5e4d9ee9821dc45">  411</a></span><span class="preprocessor">#define AT91C_PMC_PCK2    ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a82d9fe431c9b62e9a5f83c2dfa65c83a">  412</a></span><span class="preprocessor">#define AT91C_PMC_PCK3    ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">/* -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/* -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">/* -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">/* -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">/* -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register -------- */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">/* -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaa04778b864187f4ef69c232d5624c08">  419</a></span><span class="preprocessor">#define AT91C_PMC_CSS                 ( ( unsigned int ) 0x3 &lt;&lt; 0 ) </span><span class="comment">/* (PMC) Programmable Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab296199ccb1353e23d03f34b8278e2e0">  420</a></span><span class="preprocessor">#define     AT91C_PMC_CSS_SLOW_CLK    ( ( unsigned int ) 0x0 )      </span><span class="comment">/* (PMC) Slow Clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a813d97b4a832b927fb1c9ea734e0c49d">  421</a></span><span class="preprocessor">#define     AT91C_PMC_CSS_MAIN_CLK    ( ( unsigned int ) 0x1 )      </span><span class="comment">/* (PMC) Main Clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a240341dbb684bff674083a308408fb96">  422</a></span><span class="preprocessor">#define     AT91C_PMC_CSS_PLL_CLK     ( ( unsigned int ) 0x3 )      </span><span class="comment">/* (PMC) Clock from PLL is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5008f2f510effd06886208cf385e03d5">  423</a></span><span class="preprocessor">#define AT91C_PMC_PRES                ( ( unsigned int ) 0x7 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Programmable Clock Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af93c30b1c33911e107f7d80ec3bd447b">  424</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK        ( ( unsigned int ) 0x0 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a771237f361ba9230f118bbf90f008a5a">  425</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_2      ( ( unsigned int ) 0x1 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6e6a4ecd6663b6c0ee70c090d7e98894">  426</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_4      ( ( unsigned int ) 0x2 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac18fc13dafdb8d4594dbba875bed09a6">  427</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_8      ( ( unsigned int ) 0x3 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a600afc9944b0a01f4a750da8962c5316">  428</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_16     ( ( unsigned int ) 0x4 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3c6b34ef4131c2d5b242e3356a4fb4ee">  429</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_32     ( ( unsigned int ) 0x5 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a16055efe37c00e395bf9b8e9d6d4c827">  430</a></span><span class="preprocessor">#define     AT91C_PMC_PRES_CLK_64     ( ( unsigned int ) 0x6 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/* -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- */</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/* -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab701153e8fa354983de157cfadedd7a2">  433</a></span><span class="preprocessor">#define AT91C_PMC_MOSCS               ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (PMC) MOSC Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a794cb8ea85aa95014e6b4a6a527b1988">  434</a></span><span class="preprocessor">#define AT91C_PMC_LOCK                ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (PMC) PLL Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">  435</a></span><span class="preprocessor">#define AT91C_PMC_MCKRDY              ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (PMC) MCK_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0dfbbfdfce6a84247e6c785f2d76c8a8">  436</a></span><span class="preprocessor">#define AT91C_PMC_PCK0RDY             ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (PMC) PCK0_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9eaab47529d85c7eea6e644e216ea944">  437</a></span><span class="preprocessor">#define AT91C_PMC_PCK1RDY             ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (PMC) PCK1_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa57ac639cfd8784dfbdd7e6bf446f60f">  438</a></span><span class="preprocessor">#define AT91C_PMC_PCK2RDY             ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (PMC) PCK2_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a988a2dbbf4e21bf734c68a82396ec9b4">  439</a></span><span class="preprocessor">#define AT91C_PMC_PCK3RDY             ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (PMC) PCK3_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/* -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/* -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/* -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Reset Controller Interface */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___r_s_t_c.html">_AT91S_RSTC</a></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>{</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a65eef9c52ae8e17ad24d08d201fc23b9">RSTC_RCR</a>; <span class="comment">/* Reset Control Register */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a65c5b32727f286fc04eff758d2d0a08b">RSTC_RSR</a>; <span class="comment">/* Reset Status Register */</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a713bcfabe6192dee6831a01fe985ac1e">RSTC_RMR</a>; <span class="comment">/* Reset Mode Register */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">  452</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abc9a97dafa68890ca94a12c68b08b2bc">AT91S_RSTC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">AT91PS_RSTC</a>;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">/* -------- SYSC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae92a75e79ca9d32aa871808b5117f216">  455</a></span><span class="preprocessor">#define AT91C_SYSC_PROCRST                ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (RSTC) Processor Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af460edba42d84faf4addded88e1f91d5">  456</a></span><span class="preprocessor">#define AT91C_SYSC_ICERST                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (RSTC) ICE Interface Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac6d30cdc730d7e99794e2b5880c1bd95">  457</a></span><span class="preprocessor">#define AT91C_SYSC_PERRST                 ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (RSTC) Peripheral Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5c53dfe0e54a73f66095dd0e9e20b9a8">  458</a></span><span class="preprocessor">#define AT91C_SYSC_EXTRST                 ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (RSTC) External Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2cd43eec0066301f0bd81a824e238e16">  459</a></span><span class="preprocessor">#define AT91C_SYSC_KEY                    ( ( unsigned int ) 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (RSTC) Password */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">/* -------- SYSC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9de295cacb4fb1311c534eaa28ba932d">  461</a></span><span class="preprocessor">#define AT91C_SYSC_URSTS                  ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (RSTC) User Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4cf84e4b5025323834815c6af69589d1">  462</a></span><span class="preprocessor">#define AT91C_SYSC_BODSTS                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (RSTC) Brown-out Detection Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6f1d502e7e6d510d571bc631270e5691">  463</a></span><span class="preprocessor">#define AT91C_SYSC_RSTTYP                 ( ( unsigned int ) 0x7 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Reset Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae24ba449f6f080ce8ba4572f9499e746">  464</a></span><span class="preprocessor">#define     AT91C_SYSC_RSTTYP_POWERUP     ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Power-up Reset. VDDCORE rising. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa172ededaa6a7045f6da5ac1854caafb">  465</a></span><span class="preprocessor">#define     AT91C_SYSC_RSTTYP_WATCHDOG    ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Watchdog Reset. Watchdog overflow occurred. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae06cd38e83397ffc202f002878ed80fd">  466</a></span><span class="preprocessor">#define     AT91C_SYSC_RSTTYP_SOFTWARE    ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Software Reset. Processor reset required by the software. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aebb53266af6b7da9d27153b36bdf9667">  467</a></span><span class="preprocessor">#define     AT91C_SYSC_RSTTYP_USER        ( ( unsigned int ) 0x4 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) User Reset. NRST pin detected low. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab95964a351706aeff0c44d1093c770ea">  468</a></span><span class="preprocessor">#define     AT91C_SYSC_RSTTYP_BROWNOUT    ( ( unsigned int ) 0x5 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Brown-out Reset. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a972e82dc3b1d1fb2601f30b9e834eb0a">  469</a></span><span class="preprocessor">#define AT91C_SYSC_NRSTL                  ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (RSTC) NRST pin level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af1a28d44e5ef827fe017d6976e5a9d64">  470</a></span><span class="preprocessor">#define AT91C_SYSC_SRCMP                  ( ( unsigned int ) 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (RSTC) Software Reset Command in Progress. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">/* -------- SYSC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a33b25235dbf64fb4f8e2409201cf2e46">  472</a></span><span class="preprocessor">#define AT91C_SYSC_URSTEN                 ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (RSTC) User Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a78588dd34f41778f84ebb9ea30350d9e">  473</a></span><span class="preprocessor">#define AT91C_SYSC_URSTIEN                ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (RSTC) User Reset Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2fbf84a242ad1f50263601b408cfd93e">  474</a></span><span class="preprocessor">#define AT91C_SYSC_ERSTL                  ( ( unsigned int ) 0xF &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) User Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab3f851314a3f066c2eb423455abfcdbf">  475</a></span><span class="preprocessor">#define AT91C_SYSC_BODIEN                 ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (RSTC) Brown-out Detection Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___r_t_t_c.html">_AT91S_RTTC</a></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>{</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af77546b861a679c9b0d8fc3daf11aaf1">RTTC_RTMR</a>; <span class="comment">/* Real-time Mode Register */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ace1e332520140ed8c5074b316751663d">RTTC_RTAR</a>; <span class="comment">/* Real-time Alarm Register */</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a87bf08880c99cb1e0f829b880601c7f2">RTTC_RTVR</a>; <span class="comment">/* Real-time Value Register */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9bcfeccf1ff30f0ef923de0ab78aa702">RTTC_RTSR</a>; <span class="comment">/* Real-time Status Register */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae2027ea530f1a7f50f110a6f75698863">  486</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab80b45f1b9fd701d23c06a9e0b736c44">AT91S_RTTC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae2027ea530f1a7f50f110a6f75698863">AT91PS_RTTC</a>;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/* -------- SYSC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a190e0cb59f973b8ef047c8493abb4974">  489</a></span><span class="preprocessor">#define AT91C_SYSC_RTPRES       ( ( unsigned int ) 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (RTTC) Real-time Timer Prescaler Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a8f6c12b0740a44746bc7c617c743ac">  490</a></span><span class="preprocessor">#define AT91C_SYSC_ALMIEN       ( ( unsigned int ) 0x1 &lt;&lt; 16 )   </span><span class="comment">/* (RTTC) Alarm Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac18fa639ee327be460bb48dd4d72ecc3">  491</a></span><span class="preprocessor">#define AT91C_SYSC_RTTINCIEN    ( ( unsigned int ) 0x1 &lt;&lt; 17 )   </span><span class="comment">/* (RTTC) Real Time Timer Increment Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3f12eac5cffd80c6db7c1fc7cb46667e">  492</a></span><span class="preprocessor">#define AT91C_SYSC_RTTRST       ( ( unsigned int ) 0x1 &lt;&lt; 18 )   </span><span class="comment">/* (RTTC) Real Time Timer Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">/* -------- SYSC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4dbbde91aaca7741798c993cc14a7a54">  494</a></span><span class="preprocessor">#define AT91C_SYSC_ALMV         ( ( unsigned int ) 0x0 &lt;&lt; 0 )    </span><span class="comment">/* (RTTC) Alarm Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">/* -------- SYSC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- */</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4bae70824b49d1f717c34bf379d23012">  496</a></span><span class="preprocessor">#define AT91C_SYSC_CRTV         ( ( unsigned int ) 0x0 &lt;&lt; 0 )    </span><span class="comment">/* (RTTC) Current Real-time Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/* -------- SYSC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- */</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a008c3696564bd6332badc508a094d8bf">  498</a></span><span class="preprocessor">#define AT91C_SYSC_ALMS         ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (RTTC) Real-time Alarm Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac23fbe9eefa9cc826f204774cb1fc020">  499</a></span><span class="preprocessor">#define AT91C_SYSC_RTTINC       ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (RTTC) Real-time Timer Increment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_i_t_c.html">_AT91S_PITC</a></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>{</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#abb6a1f94faa15313ede77ffde49eff5b">PITC_PIMR</a>; <span class="comment">/* Period Interval Mode Register */</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a24f4a83eefa176061d5d110181ce30d4">PITC_PISR</a>; <span class="comment">/* Period Interval Status Register */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8c8fd80acd190953633dcbbae6e55ed0">PITC_PIVR</a>; <span class="comment">/* Period Interval Value Register */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae36e200dd4bdff4e73139eba50b040ff">PITC_PIIR</a>; <span class="comment">/* Period Interval Image Register */</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a76455c894d6e7899035d2084328639f7">  510</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab8cace34088e2905139594bedb566d14">AT91S_PITC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a76455c894d6e7899035d2084328639f7">AT91PS_PITC</a>;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">/* -------- SYSC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a69e7887c78a2edbbd3743dcf3b346791">  513</a></span><span class="preprocessor">#define AT91C_SYSC_PIV       ( ( unsigned int ) 0xFFFFF &lt;&lt; 0 ) </span><span class="comment">/* (PITC) Periodic Interval Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab76084bf566c4b4a6be29426be54cba3">  514</a></span><span class="preprocessor">#define AT91C_SYSC_PITEN     ( ( unsigned int ) 0x1 &lt;&lt; 24 )    </span><span class="comment">/* (PITC) Periodic Interval Timer Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6a283ed55960b4fc8378aa11940dc777">  515</a></span><span class="preprocessor">#define AT91C_SYSC_PITIEN    ( ( unsigned int ) 0x1 &lt;&lt; 25 )    </span><span class="comment">/* (PITC) Periodic Interval Timer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">/* -------- SYSC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- */</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a04758f16cf039f5aa63792e615cad4c7">  517</a></span><span class="preprocessor">#define AT91C_SYSC_PITS      ( ( unsigned int ) 0x1 &lt;&lt; 0 )     </span><span class="comment">/* (PITC) Periodic Interval Timer Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/* -------- SYSC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afb8f1699a476892a4464eb770d3a3334">  519</a></span><span class="preprocessor">#define AT91C_SYSC_CPIV      ( ( unsigned int ) 0xFFFFF &lt;&lt; 0 ) </span><span class="comment">/* (PITC) Current Periodic Interval Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a44bf79ac0363719a6b67962d4110e757">  520</a></span><span class="preprocessor">#define AT91C_SYSC_PICNT     ( ( unsigned int ) 0xFFF &lt;&lt; 20 )  </span><span class="comment">/* (PITC) Periodic Interval Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">/* -------- SYSC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- */</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___w_d_t_c.html">_AT91S_WDTC</a></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>{</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a33bc6fc719a983f3cda4a15533225650">WDTC_WDCR</a>; <span class="comment">/* Watchdog Control Register */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a362479937f85f96a72d3bbbe9aab096c">WDTC_WDMR</a>; <span class="comment">/* Watchdog Mode Register */</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a847fb63add5080e605cedeb4c54f4e50">WDTC_WDSR</a>; <span class="comment">/* Watchdog Status Register */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a228aba209f257d06c153fc497d1adac5">  531</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a94b81a35eaf1ac6e1f7956f949146f88">AT91S_WDTC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a228aba209f257d06c153fc497d1adac5">AT91PS_WDTC</a>;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">/* -------- SYSC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ade61500845371c307f806184e24d866b">  534</a></span><span class="preprocessor">#define AT91C_SYSC_WDRSTT       ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (WDTC) Watchdog Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">/* -------- SYSC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acab4245ac213114e641ca8bed3ba0adc">  536</a></span><span class="preprocessor">#define AT91C_SYSC_WDV          ( ( unsigned int ) 0xFFF &lt;&lt; 0 )  </span><span class="comment">/* (WDTC) Watchdog Timer Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a335326211343bd2bdd408dee3c0b38ff">  537</a></span><span class="preprocessor">#define AT91C_SYSC_WDFIEN       ( ( unsigned int ) 0x1 &lt;&lt; 12 )   </span><span class="comment">/* (WDTC) Watchdog Fault Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68828f5188343cace7be780425c570b3">  538</a></span><span class="preprocessor">#define AT91C_SYSC_WDRSTEN      ( ( unsigned int ) 0x1 &lt;&lt; 13 )   </span><span class="comment">/* (WDTC) Watchdog Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4888d85f4f3e50987328ff15d7d93021">  539</a></span><span class="preprocessor">#define AT91C_SYSC_WDRPROC      ( ( unsigned int ) 0x1 &lt;&lt; 14 )   </span><span class="comment">/* (WDTC) Watchdog Timer Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0fe48885aae8eab852de7e7117099212">  540</a></span><span class="preprocessor">#define AT91C_SYSC_WDDIS        ( ( unsigned int ) 0x1 &lt;&lt; 15 )   </span><span class="comment">/* (WDTC) Watchdog Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e968e3731126f9408ac6a4bf55c4e98">  541</a></span><span class="preprocessor">#define AT91C_SYSC_WDD          ( ( unsigned int ) 0xFFF &lt;&lt; 16 ) </span><span class="comment">/* (WDTC) Watchdog Delta Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0726eaa27f863c5f1233d1c9974182d7">  542</a></span><span class="preprocessor">#define AT91C_SYSC_WDDBGHLT     ( ( unsigned int ) 0x1 &lt;&lt; 28 )   </span><span class="comment">/* (WDTC) Watchdog Debug Halt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aafd78d049fff9b245452476333a65fb8">  543</a></span><span class="preprocessor">#define AT91C_SYSC_WDIDLEHLT    ( ( unsigned int ) 0x1 &lt;&lt; 29 )   </span><span class="comment">/* (WDTC) Watchdog Idle Halt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">/* -------- SYSC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- */</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a9da3d37a95ced9c3c715c58a01f128">  545</a></span><span class="preprocessor">#define AT91C_SYSC_WDUNF        ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (WDTC) Watchdog Underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaeeb0a6867b559246795b13fa400a063">  546</a></span><span class="preprocessor">#define AT91C_SYSC_WDERR        ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (WDTC) Watchdog Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Memory Controller Interface */</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___m_c.html">_AT91S_MC</a></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>{</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7e9f7a3dc2cf529348f2295ad21b3025">MC_RCR</a>;          <span class="comment">/* MC Remap Control Register */</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae1e9197a40479407c29f7efb1a8efd9a">MC_ASR</a>;          <span class="comment">/* MC Abort Status Register */</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa4c2626d6c2ac373cea862f15516a0b0">MC_AASR</a>;         <span class="comment">/* MC Abort Address Status Register */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___m_c.html#a582ab62c12a101ecabef840aea6af54b">Reserved0</a>[ 21 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a56e71c1eef6133561636a2dad91b5121">MC_FMR</a>;          <span class="comment">/* MC Flash Mode Register */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab7f999f08036052b9db3f03405bf54ae">MC_FCR</a>;          <span class="comment">/* MC Flash Command Register */</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2ea651b93de3a0e8226b2a7badc16406">MC_FSR</a>;          <span class="comment">/* MC Flash Status Register */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5925ec00e2ae763b80160cde06b050b4">  560</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5dff05722462682f44e38ea32ac6a989">AT91S_MC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5925ec00e2ae763b80160cde06b050b4">AT91PS_MC</a>;</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/* -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab6b8204ee6ccdefb2d36105a2073d01f">  563</a></span><span class="preprocessor">#define AT91C_MC_RCB                       ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (MC) Remap Command Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">/* -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a83add5d1d2f89823dea4c9e7de0044f3">  565</a></span><span class="preprocessor">#define AT91C_MC_UNDADD                    ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (MC) Undefined Addess Abort Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1b3fbdb62ca970ae579a3672e8cf9c1d">  566</a></span><span class="preprocessor">#define AT91C_MC_MISADD                    ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (MC) Misaligned Addess Abort Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8bfb506f1d00374bd55155c4f64bd5ac">  567</a></span><span class="preprocessor">#define AT91C_MC_ABTSZ                     ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Abort Size Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a44e3602d58de4b878889737e353b61be">  568</a></span><span class="preprocessor">#define     AT91C_MC_ABTSZ_BYTE            ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Byte */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a13bdc3d578896c79a5bb02840317f9">  569</a></span><span class="preprocessor">#define     AT91C_MC_ABTSZ_HWORD           ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Half-word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a380b81e6fac8a2d5f449e5e1e84c38c2">  570</a></span><span class="preprocessor">#define     AT91C_MC_ABTSZ_WORD            ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a722eba792397e6b4914393b1568bed7b">  571</a></span><span class="preprocessor">#define AT91C_MC_ABTTYP                    ( ( unsigned int ) 0x3 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Abort Type Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afbdc9661f6c7a1cc816b4c192b00258f">  572</a></span><span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAR          ( ( unsigned int ) 0x0 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Data Read */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a25c9e10a822050804bfb5447bba9ea98">  573</a></span><span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAW          ( ( unsigned int ) 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Data Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a16ce99f0f201bd373ed95b26988c5ffc">  574</a></span><span class="preprocessor">#define     AT91C_MC_ABTTYP_FETCH          ( ( unsigned int ) 0x2 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Code Fetch */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad9f0ffb340fe4ccca8438bd941f800a0">  575</a></span><span class="preprocessor">#define AT91C_MC_MST0                      ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (MC) Master 0 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6ac63d9679da659f2cfed44d469c7ea7">  576</a></span><span class="preprocessor">#define AT91C_MC_MST1                      ( ( unsigned int ) 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (MC) Master 1 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a410c1fc6c826559a0cc5a00cb6ac4b4a">  577</a></span><span class="preprocessor">#define AT91C_MC_SVMST0                    ( ( unsigned int ) 0x1 &lt;&lt; 24 )  </span><span class="comment">/* (MC) Saved Master 0 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb9e13156e6ec0b2118e258087f267be">  578</a></span><span class="preprocessor">#define AT91C_MC_SVMST1                    ( ( unsigned int ) 0x1 &lt;&lt; 25 )  </span><span class="comment">/* (MC) Saved Master 1 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">/* -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- */</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a28791a45fc8d97eaf19f89d59af16bdd">  580</a></span><span class="preprocessor">#define AT91C_MC_FRDY                      ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (MC) Flash Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5c23992ce74663c5c677c9ffa4f9ca8a">  581</a></span><span class="preprocessor">#define AT91C_MC_LOCKE                     ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (MC) Lock Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a51003d4a42a14b09c31e40b112a3444e">  582</a></span><span class="preprocessor">#define AT91C_MC_PROGE                     ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (MC) Programming Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acfb9c2131577637928888eba5e37feb9">  583</a></span><span class="preprocessor">#define AT91C_MC_NEBP                      ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (MC) No Erase Before Programming */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abde1149723253a6b754a0e046a0743f2">  584</a></span><span class="preprocessor">#define AT91C_MC_FWS                       ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Flash Wait State */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a24a24f5e0887516b01745b784bb79acc">  585</a></span><span class="preprocessor">#define     AT91C_MC_FWS_0FWS              ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 1 cycle for Read, 2 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2c9b74e35c152de5a755a13a05e51349">  586</a></span><span class="preprocessor">#define     AT91C_MC_FWS_1FWS              ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 2 cycles for Read, 3 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a686bdaa960fa1c91cb3451b639aac253">  587</a></span><span class="preprocessor">#define     AT91C_MC_FWS_2FWS              ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 3 cycles for Read, 4 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a62e144d03d7512ddc936e3075294bfc0">  588</a></span><span class="preprocessor">#define     AT91C_MC_FWS_3FWS              ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 4 cycles for Read, 4 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4cd92d2de8be30cf8e64c12516d96d00">  589</a></span><span class="preprocessor">#define AT91C_MC_FMCN                      ( ( unsigned int ) 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (MC) Flash Microsecond Cycle Number */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">/* -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- */</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa08db9089e589641ed9288d46c9614a">  591</a></span><span class="preprocessor">#define AT91C_MC_FCMD                      ( ( unsigned int ) 0xF &lt;&lt; 0 )   </span><span class="comment">/* (MC) Flash Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa4afd5ef56ff009bde9e6e44ab5aae7">  592</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_START_PROG       ( ( unsigned int ) 0x1 )        </span><span class="comment">/* (MC) Starts the programming of th epage specified by PAGEN. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aab77d58f4a72dbf03af6402d0b62147e">  593</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_LOCK             ( ( unsigned int ) 0x2 )        </span><span class="comment">/* (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a60f398760749191c1d45abb7aa62862f">  594</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_PROG_AND_LOCK    ( ( unsigned int ) 0x3 )        </span><span class="comment">/* (MC) The lock sequence automatically happens after the programming sequence is completed. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aab3859711589ff3e72f9f9f9404b32c6">  595</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_UNLOCK           ( ( unsigned int ) 0x4 )        </span><span class="comment">/* (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3ef6511577c1f4d0027df47cb46b87ea">  596</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_ERASE_ALL        ( ( unsigned int ) 0x8 )        </span><span class="comment">/* (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#addf2b98be37e34298229d5bd71708381">  597</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_SET_GP_NVM       ( ( unsigned int ) 0xB )        </span><span class="comment">/* (MC) Set General Purpose NVM bits. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a597031dde990b28e55feb8784e9c2869">  598</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_CLR_GP_NVM       ( ( unsigned int ) 0xD )        </span><span class="comment">/* (MC) Clear General Purpose NVM bits. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0aa353f7ff15e472ebaa3495db64d9d1">  599</a></span><span class="preprocessor">#define     AT91C_MC_FCMD_SET_SECURITY     ( ( unsigned int ) 0xF )        </span><span class="comment">/* (MC) Set Security Bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae5daf68a2f229a51d570dc384b20e984">  600</a></span><span class="preprocessor">#define AT91C_MC_PAGEN                     ( ( unsigned int ) 0x3FF &lt;&lt; 8 ) </span><span class="comment">/* (MC) Page Number */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1cbd8e060f370881e5513905b9a4400d">  601</a></span><span class="preprocessor">#define AT91C_MC_KEY                       ( ( unsigned int ) 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (MC) Writing Protect Key */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/* -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6889b77fb99e4a2b1a07cb9b6a5ad857">  603</a></span><span class="preprocessor">#define AT91C_MC_SECURITY                  ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (MC) Security Bit Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a77973b31e0de8f783117d9e81624bd1d">  604</a></span><span class="preprocessor">#define AT91C_MC_GPNVM0                    ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Sector 0 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3d219d794fc09544a80daa38bb4ec6fb">  605</a></span><span class="preprocessor">#define AT91C_MC_GPNVM1                    ( ( unsigned int ) 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (MC) Sector 1 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a364c37442845f55309a2bd2a570fa65b">  606</a></span><span class="preprocessor">#define AT91C_MC_GPNVM2                    ( ( unsigned int ) 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Sector 2 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3dbf487d59f269f85f06e9517e892820">  607</a></span><span class="preprocessor">#define AT91C_MC_GPNVM3                    ( ( unsigned int ) 0x1 &lt;&lt; 11 )  </span><span class="comment">/* (MC) Sector 3 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afcc44ce3e43904353c35801da8f07b4c">  608</a></span><span class="preprocessor">#define AT91C_MC_GPNVM4                    ( ( unsigned int ) 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (MC) Sector 4 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a870f46762932a34cec683ea772e16939">  609</a></span><span class="preprocessor">#define AT91C_MC_GPNVM5                    ( ( unsigned int ) 0x1 &lt;&lt; 13 )  </span><span class="comment">/* (MC) Sector 5 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7d51945411fc4f34fb0b0a5070554b7e">  610</a></span><span class="preprocessor">#define AT91C_MC_GPNVM6                    ( ( unsigned int ) 0x1 &lt;&lt; 14 )  </span><span class="comment">/* (MC) Sector 6 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af15097f4e117f1ef3673f1ad9120dcf2">  611</a></span><span class="preprocessor">#define AT91C_MC_GPNVM7                    ( ( unsigned int ) 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (MC) Sector 7 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8837a767ba9bebb4e1867394e6ef4d94">  612</a></span><span class="preprocessor">#define AT91C_MC_LOCKS0                    ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (MC) Sector 0 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6be750933740d336b55dd8d8e467a003">  613</a></span><span class="preprocessor">#define AT91C_MC_LOCKS1                    ( ( unsigned int ) 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (MC) Sector 1 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4d73d4c348b2cf0545d991b3f858b6a0">  614</a></span><span class="preprocessor">#define AT91C_MC_LOCKS2                    ( ( unsigned int ) 0x1 &lt;&lt; 18 )  </span><span class="comment">/* (MC) Sector 2 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1616435849d9c56515fe93afa5921e99">  615</a></span><span class="preprocessor">#define AT91C_MC_LOCKS3                    ( ( unsigned int ) 0x1 &lt;&lt; 19 )  </span><span class="comment">/* (MC) Sector 3 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a90d0ce32f6fd4a0741c1895901e5f6fd">  616</a></span><span class="preprocessor">#define AT91C_MC_LOCKS4                    ( ( unsigned int ) 0x1 &lt;&lt; 20 )  </span><span class="comment">/* (MC) Sector 4 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a30747aaee928ce37676044fc054ef2d2">  617</a></span><span class="preprocessor">#define AT91C_MC_LOCKS5                    ( ( unsigned int ) 0x1 &lt;&lt; 21 )  </span><span class="comment">/* (MC) Sector 5 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af08178928b1c222b5c8f77118545a981">  618</a></span><span class="preprocessor">#define AT91C_MC_LOCKS6                    ( ( unsigned int ) 0x1 &lt;&lt; 22 )  </span><span class="comment">/* (MC) Sector 6 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae99cc78f64afd20d980185980bafc47d">  619</a></span><span class="preprocessor">#define AT91C_MC_LOCKS7                    ( ( unsigned int ) 0x1 &lt;&lt; 23 )  </span><span class="comment">/* (MC) Sector 7 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a01bba183b0d0e85f2e5111464fed5d9a">  620</a></span><span class="preprocessor">#define AT91C_MC_LOCKS8                    ( ( unsigned int ) 0x1 &lt;&lt; 24 )  </span><span class="comment">/* (MC) Sector 8 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a138a49a023ee1e8d4d5769d09813bb62">  621</a></span><span class="preprocessor">#define AT91C_MC_LOCKS9                    ( ( unsigned int ) 0x1 &lt;&lt; 25 )  </span><span class="comment">/* (MC) Sector 9 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2e0f2c8ac71257fa1559f93658ea037d">  622</a></span><span class="preprocessor">#define AT91C_MC_LOCKS10                   ( ( unsigned int ) 0x1 &lt;&lt; 26 )  </span><span class="comment">/* (MC) Sector 10 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8e6480d4c2ceb227a2478985322b115c">  623</a></span><span class="preprocessor">#define AT91C_MC_LOCKS11                   ( ( unsigned int ) 0x1 &lt;&lt; 27 )  </span><span class="comment">/* (MC) Sector 11 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a51aa6cf64868087e2d522c49e3e4e26a">  624</a></span><span class="preprocessor">#define AT91C_MC_LOCKS12                   ( ( unsigned int ) 0x1 &lt;&lt; 28 )  </span><span class="comment">/* (MC) Sector 12 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a031625681fe68f737d2c94af5a7764d5">  625</a></span><span class="preprocessor">#define AT91C_MC_LOCKS13                   ( ( unsigned int ) 0x1 &lt;&lt; 29 )  </span><span class="comment">/* (MC) Sector 13 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a436c78823744781881884f699db34304">  626</a></span><span class="preprocessor">#define AT91C_MC_LOCKS14                   ( ( unsigned int ) 0x1 &lt;&lt; 30 )  </span><span class="comment">/* (MC) Sector 14 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab49990c4303faa7aa6c0165a602b3931">  627</a></span><span class="preprocessor">#define AT91C_MC_LOCKS15                   ( ( unsigned int ) 0x1 &lt;&lt; 31 )  </span><span class="comment">/* (MC) Sector 15 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Serial Parallel Interface */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___s_p_i.html">_AT91S_SPI</a></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>{</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3ecc73f7a1477b6815f7f7937eebaefc">SPI_CR</a>;          <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac7ef4bc319505d5dec038a619132b3a2">SPI_MR</a>;          <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a41ec241fd319fafc815be1fa76aedae7">SPI_RDR</a>;         <span class="comment">/* Receive Data Register */</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a34252b62e862054c2f9b7b13d64df1c6">SPI_TDR</a>;         <span class="comment">/* Transmit Data Register */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac2725a893e2f98de37d81e119fa56799">SPI_SR</a>;          <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a26b7c15b3b208fc90b3d65f6d22bcbf1">SPI_IER</a>;         <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a91170c22aef8cb6ac75d82e09b7ffc80">SPI_IDR</a>;         <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a248f573b7253a81e11388070b46a7f5a">SPI_IMR</a>;         <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_p_i.html#a1bb30be3714bf821c53f14301f302027">Reserved0</a>[ 4 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aebf7e3bb7dc75c104a86d5ed0a215d87">SPI_CSR</a>[ 4 ];    <span class="comment">/* Chip Select Register */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_p_i.html#a324199fd9f95b29e321b856b9ac9c277">Reserved1</a>[ 48 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7d701fb72ab2c25c45b48879c92341d8">SPI_RPR</a>;         <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae9a9d4f4b01d03cb7cb34ea12d911602">SPI_RCR</a>;         <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a64855396677fb870d2804747d1183ec9">SPI_TPR</a>;         <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adb360b2cc3fc823994d9f334867c72af">SPI_TCR</a>;         <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a44a7cc9d68ea2523442ec9f4858d7c98">SPI_RNPR</a>;        <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a84a51fcb532802be27b13e84aaed4427">SPI_RNCR</a>;        <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af51f8df174d7da1a54d0389687bf12c3">SPI_TNPR</a>;        <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8600c52bc41bbc70d2822cac80ae3b44">SPI_TNCR</a>;        <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1a25f44997fe9960b77f5c8c069bf3cc">SPI_PTCR</a>;        <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab11506aea0bf5eaa006bd649e8bfc949">SPI_PTSR</a>;        <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a41e581f5b9353df3c05d1c11cb324dde">  655</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a344dcfa55108192d7b27c476264c0b9b">AT91S_SPI</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a41e581f5b9353df3c05d1c11cb324dde">AT91PS_SPI</a>;</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">/* -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af8b6cf825aa844af2db7ad732771d676">  658</a></span><span class="preprocessor">#define AT91C_SPI_SPIEN              ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (SPI) SPI Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acc6bb7762dad073f7f4b19abf04a389a">  659</a></span><span class="preprocessor">#define AT91C_SPI_SPIDIS             ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) SPI Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a62264b14022d2ed854bd8a9961f121fc">  660</a></span><span class="preprocessor">#define AT91C_SPI_SWRST              ( ( unsigned int ) 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (SPI) SPI Software reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abc117c104afa7592c1d0d8aa8bf9ab67">  661</a></span><span class="preprocessor">#define AT91C_SPI_LASTXFER           ( ( unsigned int ) 0x1 &lt;&lt; 24 )   </span><span class="comment">/* (SPI) SPI Last Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">/* -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- */</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a479f6b3128f737b47531279618b667f7">  663</a></span><span class="preprocessor">#define AT91C_SPI_MSTR               ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (SPI) Master/Slave Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab4e1cc60b7b4be8d4359e7b44de4ebf5">  664</a></span><span class="preprocessor">#define AT91C_SPI_PS                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Peripheral Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac64fe273c5fe9d9c70e77c2061b310ef">  665</a></span><span class="preprocessor">#define     AT91C_SPI_PS_FIXED       ( ( unsigned int ) 0x0 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Fixed Peripheral Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae633f0edacf72f6ed9a09979289183fc">  666</a></span><span class="preprocessor">#define     AT91C_SPI_PS_VARIABLE    ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Variable Peripheral Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a421746a552f05b77817e1ebcc8ded96c">  667</a></span><span class="preprocessor">#define AT91C_SPI_PCSDEC             ( ( unsigned int ) 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (SPI) Chip Select Decode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4d2163d1d5663fe26f5ad8a11546cc70">  668</a></span><span class="preprocessor">#define AT91C_SPI_FDIV               ( ( unsigned int ) 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (SPI) Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a42cacded2971792f4ba8c9909b658351">  669</a></span><span class="preprocessor">#define AT91C_SPI_MODFDIS            ( ( unsigned int ) 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (SPI) Mode Fault Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa6ae52cc314108f3c0967bf06f8cbb12">  670</a></span><span class="preprocessor">#define AT91C_SPI_LLB                ( ( unsigned int ) 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (SPI) Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac7f7e2b57e7496b554cb96ec8f3160ef">  671</a></span><span class="preprocessor">#define AT91C_SPI_PCS                ( ( unsigned int ) 0xF &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Peripheral Chip Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2377012e46cf5b1981b40333c43004fa">  672</a></span><span class="preprocessor">#define AT91C_SPI_DLYBCS             ( ( unsigned int ) 0xFF &lt;&lt; 24 )  </span><span class="comment">/* (SPI) Delay Between Chip Selects */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">/* -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- */</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa02a30ad0984b3ef5e385afabea5a21e">  674</a></span><span class="preprocessor">#define AT91C_SPI_RD                 ( ( unsigned int ) 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (SPI) Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab2be5161c5a993475193d9b570e90077">  675</a></span><span class="preprocessor">#define AT91C_SPI_RPCS               ( ( unsigned int ) 0xF &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Peripheral Chip Select Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">/* -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- */</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a83a595a0fed81189c4c6da9108a5c1d9">  677</a></span><span class="preprocessor">#define AT91C_SPI_TD                 ( ( unsigned int ) 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (SPI) Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8f92018227b7c2e18c163e0c650d566e">  678</a></span><span class="preprocessor">#define AT91C_SPI_TPCS               ( ( unsigned int ) 0xF &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Peripheral Chip Select Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">/* -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a22e75b78402111d55c7eb78cf540c096">  680</a></span><span class="preprocessor">#define AT91C_SPI_RDRF               ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (SPI) Receive Data Register Full */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a56ad596122900367194c9701a4100cc6">  681</a></span><span class="preprocessor">#define AT91C_SPI_TDRE               ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Transmit Data Register Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac0e07aa9c32da2093dca301108785c77">  682</a></span><span class="preprocessor">#define AT91C_SPI_MODF               ( ( unsigned int ) 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (SPI) Mode Fault Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a3aaa73a28d5393e49113df273cc1aa">  683</a></span><span class="preprocessor">#define AT91C_SPI_OVRES              ( ( unsigned int ) 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (SPI) Overrun Error Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab58d70225915de985a5253431b6cfbfd">  684</a></span><span class="preprocessor">#define AT91C_SPI_ENDRX              ( ( unsigned int ) 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (SPI) End of Receiver Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a89af683d676b67f1ad69fb6412954e4b">  685</a></span><span class="preprocessor">#define AT91C_SPI_ENDTX              ( ( unsigned int ) 0x1 &lt;&lt; 5 )    </span><span class="comment">/* (SPI) End of Receiver Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a142e654f86c8bfdf000b7023643f8e88">  686</a></span><span class="preprocessor">#define AT91C_SPI_RXBUFF             ( ( unsigned int ) 0x1 &lt;&lt; 6 )    </span><span class="comment">/* (SPI) RXBUFF Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8550c94e16bc7c37b93dd89bbcfcc608">  687</a></span><span class="preprocessor">#define AT91C_SPI_TXBUFE             ( ( unsigned int ) 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (SPI) TXBUFE Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ace9aa7a013275f15f98be885f53d38ea">  688</a></span><span class="preprocessor">#define AT91C_SPI_NSSR               ( ( unsigned int ) 0x1 &lt;&lt; 8 )    </span><span class="comment">/* (SPI) NSSR Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad71ab9171309a50418dce0384ae107e3">  689</a></span><span class="preprocessor">#define AT91C_SPI_TXEMPTY            ( ( unsigned int ) 0x1 &lt;&lt; 9 )    </span><span class="comment">/* (SPI) TXEMPTY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeb37401a277a158bc56530c48cfc939a">  690</a></span><span class="preprocessor">#define AT91C_SPI_SPIENS             ( ( unsigned int ) 0x1 &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Enable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/* -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">/* -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">/* -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/* -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a786c67ebde1fb4e6cfa1222735fb4037">  695</a></span><span class="preprocessor">#define AT91C_SPI_CPOL           ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (SPI) Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a328473b3283187759952d9d202244b7c">  696</a></span><span class="preprocessor">#define AT91C_SPI_NCPHA          ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (SPI) Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9bfb568f1ed298474b3bf4d69ac2edcd">  697</a></span><span class="preprocessor">#define AT91C_SPI_CSAAT          ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (SPI) Chip Select Active After Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3a905093a22aecf9818ecefe9a67f51a">  698</a></span><span class="preprocessor">#define AT91C_SPI_BITS           ( ( unsigned int ) 0xF &lt;&lt; 4 )   </span><span class="comment">/* (SPI) Bits Per Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a65cc4fbef8c78d2e57bb097e0dd96ddb">  699</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_8     ( ( unsigned int ) 0x0 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 8 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac28697cac7288825cf48fcd73eedddf0">  700</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_9     ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 9 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a402baea61bde4ca4b266f37c09793e6a">  701</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_10    ( ( unsigned int ) 0x2 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 10 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae80f2a00ab34077c868b21a587f0c68e">  702</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_11    ( ( unsigned int ) 0x3 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 11 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a846425a366188702bcf98d17ade90c4b">  703</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_12    ( ( unsigned int ) 0x4 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 12 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1b82d14749d1d1f796054638d0d98480">  704</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_13    ( ( unsigned int ) 0x5 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 13 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a281cda5d012229e61615478d10b1d9bf">  705</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_14    ( ( unsigned int ) 0x6 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 14 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a31a060e85ea4ae41f4adc76d57c8fa71">  706</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_15    ( ( unsigned int ) 0x7 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 15 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae82c536038593b7a5952476e94067017">  707</a></span><span class="preprocessor">#define     AT91C_SPI_BITS_16    ( ( unsigned int ) 0x8 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 16 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a55d464c3b90c13b2d133360ddcd06f51">  708</a></span><span class="preprocessor">#define AT91C_SPI_SCBR           ( ( unsigned int ) 0xFF &lt;&lt; 8 )  </span><span class="comment">/* (SPI) Serial Clock Baud Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af82cf4250c4ed29267b5c39dbad2f3b5">  709</a></span><span class="preprocessor">#define AT91C_SPI_DLYBS          ( ( unsigned int ) 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (SPI) Serial Clock Baud Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a62eb4fc41727d04cfa69f31536e060e8">  710</a></span><span class="preprocessor">#define AT91C_SPI_DLYBCT         ( ( unsigned int ) 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (SPI) Delay Between Consecutive Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor */</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___a_d_c.html">_AT91S_ADC</a></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>{</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3d82abd19ec83649cdda24829d114cbe">ADC_CR</a>;          <span class="comment">/* ADC Control Register */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a875c9590c133ab1ad39e229e84a65329">ADC_MR</a>;          <span class="comment">/* ADC Mode Register */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_d_c.html#a03592001549aa6f76212d9fe5492f025">Reserved0</a>[ 2 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1579c941b9446dc5a91756e21f46c9df">ADC_CHER</a>;        <span class="comment">/* ADC Channel Enable Register */</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a024ae4e98b19b687a02572c529686386">ADC_CHDR</a>;        <span class="comment">/* ADC Channel Disable Register */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6b35412af5fff64f33854c88d45a3b4e">ADC_CHSR</a>;        <span class="comment">/* ADC Channel Status Register */</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a28f1f34c95f45ed67427b9fb3caf176f">ADC_SR</a>;          <span class="comment">/* ADC Status Register */</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a539df5650ff76a507d0ac14dcddf2509">ADC_LCDR</a>;        <span class="comment">/* ADC Last Converted Data Register */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae2cc5361f3fdff3bf869b9961325ec8f">ADC_IER</a>;         <span class="comment">/* ADC Interrupt Enable Register */</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a68ec2d3d6b3c51270590bd0f13ccaa90">ADC_IDR</a>;         <span class="comment">/* ADC Interrupt Disable Register */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab206a9ad40f5599a630d7dfac9589df8">ADC_IMR</a>;         <span class="comment">/* ADC Interrupt Mask Register */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9c8203eff9594fbbd303c5e9a1e6160f">ADC_CDR0</a>;        <span class="comment">/* ADC Channel Data Register 0 */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af6e10eeeffc7188843652d4ca62dc17b">ADC_CDR1</a>;        <span class="comment">/* ADC Channel Data Register 1 */</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6974d951c95a5610bfc9448bcc5811fa">ADC_CDR2</a>;        <span class="comment">/* ADC Channel Data Register 2 */</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af000a4ca0d9ec72d839225f9827ff4a0">ADC_CDR3</a>;        <span class="comment">/* ADC Channel Data Register 3 */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae08fdf6ccf2b7155a04c01bf09236b93">ADC_CDR4</a>;        <span class="comment">/* ADC Channel Data Register 4 */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8a6e39176bc0ae64b3a05bd5087e0d6e">ADC_CDR5</a>;        <span class="comment">/* ADC Channel Data Register 5 */</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af761589a8bcd7ca12ccc3de312fa2c95">ADC_CDR6</a>;        <span class="comment">/* ADC Channel Data Register 6 */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a0ff860dc31adc203e664795e11716e6d">ADC_CDR7</a>;        <span class="comment">/* ADC Channel Data Register 7 */</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___a_d_c.html#ae30ceefa451decc6c570188f0645f2e2">Reserved1</a>[ 44 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a08bdefb9668ebaf2a89b38a31df8e365">ADC_RPR</a>;         <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a64e1ac401d8c72abc1b6a0eb6727f7cb">ADC_RCR</a>;         <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a87e505f763fc4e3c9f99a3eefbf72712">ADC_TPR</a>;         <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a6be578d9a575af0311404de3730fcf96">ADC_TCR</a>;         <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a636b8190672468cb1f58afb213ac8302">ADC_RNPR</a>;        <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adc70c5e0e344db390438c995a655349d">ADC_RNCR</a>;        <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a5b7924dc9e966ba40b43d3324227c60e">ADC_TNPR</a>;        <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9bcb47fd581c70c3147dba544be8b941">ADC_TNCR</a>;        <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7a96f96a94b8ecfbb3581ac5b9c4aa63">ADC_PTCR</a>;        <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8302e9db580d9eb22f9c5a302b4518db">ADC_PTSR</a>;        <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab225cc211eb5ecf188b398f1bd91f645">  747</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a45122ff97c03c6b6dfaebd3c7ae8730a">AT91S_ADC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab225cc211eb5ecf188b398f1bd91f645">AT91PS_ADC</a>;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">/* -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a972700edcba18d5ec76efb303adbad79">  750</a></span><span class="preprocessor">#define AT91C_ADC_SWRST                    ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad799c86acf8342e36503ba1c25b073c7">  751</a></span><span class="preprocessor">#define AT91C_ADC_START                    ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">/* -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afbadae557258fc5fdebd433c7c82e317">  753</a></span><span class="preprocessor">#define AT91C_ADC_TRGEN                    ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) Trigger Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad0fa67049a0c2e2c6d94fada1229174d">  754</a></span><span class="preprocessor">#define     AT91C_ADC_TRGEN_DIS            ( ( unsigned int ) 0x0 )        </span><span class="comment">/* (ADC) Hardware triggers are disabled. Starting a conversion is only possible by software */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68f7589a7d954c70630e02c0f3cd8aa8">  755</a></span><span class="preprocessor">#define     AT91C_ADC_TRGEN_EN             ( ( unsigned int ) 0x1 )        </span><span class="comment">/* (ADC) Hardware trigger selected by TRGSEL field is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4972cf053a99608bcb9f985e45094b2d">  756</a></span><span class="preprocessor">#define AT91C_ADC_TRGSEL                   ( ( unsigned int ) 0x7 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Trigger Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aac4efeaf92a198ed16e966f3de3540eb">  757</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA0         ( ( unsigned int ) 0x0 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae8f35e26ac80db8962debf00d4870a84">  758</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA1         ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a793108c98d4b5928a3a8dcaa4ba9e551">  759</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA2         ( ( unsigned int ) 0x2 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9fdf32a82aa6510e7e618bcf708f62bd">  760</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA3         ( ( unsigned int ) 0x3 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac78de193960c2adf54b775005c366b29">  761</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA4         ( ( unsigned int ) 0x4 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac93c487076e168b665e0ad89487e49ed">  762</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA5         ( ( unsigned int ) 0x5 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad1db4a714e44fdc0a4be538acdba7d02">  763</a></span><span class="preprocessor">#define     AT91C_ADC_TRGSEL_EXT           ( ( unsigned int ) 0x6 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = External Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a88d155341c5779a0f08c51132d3375f7">  764</a></span><span class="preprocessor">#define AT91C_ADC_LOWRES                   ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) Resolution. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aec8651275d453528e1272c588802ec58">  765</a></span><span class="preprocessor">#define     AT91C_ADC_LOWRES_10_BIT        ( ( unsigned int ) 0x0 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) 10-bit resolution */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2ef27533cf62837dbdb99ee4a8f566f0">  766</a></span><span class="preprocessor">#define     AT91C_ADC_LOWRES_8_BIT         ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) 8-bit resolution */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ada99816b2e9355e47ef51f9b5215c335">  767</a></span><span class="preprocessor">#define AT91C_ADC_SLEEP                    ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2247eb3f048503b4180c764282469c7e">  768</a></span><span class="preprocessor">#define     AT91C_ADC_SLEEP_NORMAL_MODE    ( ( unsigned int ) 0x0 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Normal Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac5c39d9e0e9f404fcad3f6057a907da7">  769</a></span><span class="preprocessor">#define     AT91C_ADC_SLEEP_MODE           ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a666903aab4d6d173d6a2be5cbee5a91a">  770</a></span><span class="preprocessor">#define AT91C_ADC_PRESCAL                  ( ( unsigned int ) 0x3F &lt;&lt; 8 )  </span><span class="comment">/* (ADC) Prescaler rate selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad7ac5ddb52d3901392845a7785966639">  771</a></span><span class="preprocessor">#define AT91C_ADC_STARTUP                  ( ( unsigned int ) 0x1F &lt;&lt; 16 ) </span><span class="comment">/* (ADC) Startup Time */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9aa84fa92b822b39846338d8cccf74f7">  772</a></span><span class="preprocessor">#define AT91C_ADC_SHTIM                    ( ( unsigned int ) 0xF &lt;&lt; 24 )  </span><span class="comment">/* (ADC) Sample &amp; Hold Time */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">/* --------     ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa5f89d2bc957aae195bc3fd6afb85f3c">  774</a></span><span class="preprocessor">#define AT91C_ADC_CH0                      ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8cd6e3c8054b870d298bb5699c7316ff">  775</a></span><span class="preprocessor">#define AT91C_ADC_CH1                      ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aad0995795a79ac1c1f1b74815f8e2293">  776</a></span><span class="preprocessor">#define AT91C_ADC_CH2                      ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (ADC) Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab6e8f5691d393361fbacaafd8c89582e">  777</a></span><span class="preprocessor">#define AT91C_ADC_CH3                      ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (ADC) Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a97e16ace28251722c584b4280b622957">  778</a></span><span class="preprocessor">#define AT91C_ADC_CH4                      ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a50f38360d62a234b31d0366fbdc34c76">  779</a></span><span class="preprocessor">#define AT91C_ADC_CH5                      ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1ce42d0cb7097148f687114a2ea0d397">  780</a></span><span class="preprocessor">#define AT91C_ADC_CH6                      ( ( unsigned int ) 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (ADC) Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6670a36ae39ba5d8c75aebccc4e1f1a1">  781</a></span><span class="preprocessor">#define AT91C_ADC_CH7                      ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (ADC) Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">/* --------     ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- */</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">/* --------     ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- */</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">/* -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa316fae8475ce0c9a6682f044562f3d7">  785</a></span><span class="preprocessor">#define AT91C_ADC_EOC0      ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6f91b3e18fd38b35269e5484f39eaf8a">  786</a></span><span class="preprocessor">#define AT91C_ADC_EOC1      ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab4b40c319eaa030e00013e12a3bfa75a">  787</a></span><span class="preprocessor">#define AT91C_ADC_EOC2      ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac567e555318a720b4d557849d2f6d700">  788</a></span><span class="preprocessor">#define AT91C_ADC_EOC3      ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae472c5bf54ae7f27af0d10cbf25c370e">  789</a></span><span class="preprocessor">#define AT91C_ADC_EOC4      ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2c318ddda1859a0e2dd2cceddc3e5f59">  790</a></span><span class="preprocessor">#define AT91C_ADC_EOC5      ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a36015c395ec0657baa15f9207018c936">  791</a></span><span class="preprocessor">#define AT91C_ADC_EOC6      ( ( unsigned int ) 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a93825ffcb517ba9bfd8ccad3d4c5bf16">  792</a></span><span class="preprocessor">#define AT91C_ADC_EOC7      ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a349c689ac20864d4080a649ad30a22be">  793</a></span><span class="preprocessor">#define AT91C_ADC_OVRE0     ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2e45ab30402efac24e53687833b5b78d">  794</a></span><span class="preprocessor">#define AT91C_ADC_OVRE1     ( ( unsigned int ) 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a37198e39621f67c6606d1d23864989ff">  795</a></span><span class="preprocessor">#define AT91C_ADC_OVRE2     ( ( unsigned int ) 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a88a63d788292588a66defcc65baae042">  796</a></span><span class="preprocessor">#define AT91C_ADC_OVRE3     ( ( unsigned int ) 0x1 &lt;&lt; 11 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a12cba051215d62f2a0938ba87186f124">  797</a></span><span class="preprocessor">#define AT91C_ADC_OVRE4     ( ( unsigned int ) 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a857886e4f5ef6de9eebab40a7f72ea86">  798</a></span><span class="preprocessor">#define AT91C_ADC_OVRE5     ( ( unsigned int ) 0x1 &lt;&lt; 13 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afe011a0b0ae4ff2821778c4f97274164">  799</a></span><span class="preprocessor">#define AT91C_ADC_OVRE6     ( ( unsigned int ) 0x1 &lt;&lt; 14 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a8c7c755a2cbda84ee8afae99aaa1eb">  800</a></span><span class="preprocessor">#define AT91C_ADC_OVRE7     ( ( unsigned int ) 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7df72b64904d8a4b55898f8f57759127">  801</a></span><span class="preprocessor">#define AT91C_ADC_DRDY      ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (ADC) Data Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a164f51f4ee4f9c89d6d1a8f791f59427">  802</a></span><span class="preprocessor">#define AT91C_ADC_GOVRE     ( ( unsigned int ) 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (ADC) General Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a572c3ce5be84a4270a62de38b7ea1ce0">  803</a></span><span class="preprocessor">#define AT91C_ADC_ENDRX     ( ( unsigned int ) 0x1 &lt;&lt; 18 )  </span><span class="comment">/* (ADC) End of Receiver Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7793a830769075a3a15746803fb5027e">  804</a></span><span class="preprocessor">#define AT91C_ADC_RXBUFF    ( ( unsigned int ) 0x1 &lt;&lt; 19 )  </span><span class="comment">/* (ADC) RXBUFF Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/* -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1e83e24d50f62c20b423dd07075ae595">  806</a></span><span class="preprocessor">#define AT91C_ADC_LDATA     ( ( unsigned int ) 0x3FF &lt;&lt; 0 ) </span><span class="comment">/* (ADC) Last Data Converted */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">/* -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">/* -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">/* -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">/* -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- */</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0b5076a2aef46ea672a417316f410a96">  811</a></span><span class="preprocessor">#define AT91C_ADC_DATA    ( ( unsigned int ) 0x3FF &lt;&lt; 0 )  </span><span class="comment">/* (ADC) Converted Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">/* -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">/* -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- */</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">/* -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- */</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">/* -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- */</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">/* -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- */</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">/* -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- */</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">/* -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- */</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface */</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___s_s_c.html">_AT91S_SSC</a></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>{</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8333a0d563246b070743867d7ee973be">SSC_CR</a>;          <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad3108df745eed38dbacdf7af537e1e8b">SSC_CMR</a>;         <span class="comment">/* Clock Mode Register */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a693b96e74d50346a96aae2d31cbf1169">Reserved0</a>[ 2 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a340d3b36fc4244bf799b45439e66c995">SSC_RCMR</a>;        <span class="comment">/* Receive Clock ModeRegister */</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3fb128790d1d6b4e9be45f80e8b201e7">SSC_RFMR</a>;        <span class="comment">/* Receive Frame Mode Register */</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3ee6649e3943ba66a740c5210e81c40a">SSC_TCMR</a>;        <span class="comment">/* Transmit Clock Mode Register */</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa862d4063504db595007b721590dd8a2">SSC_TFMR</a>;        <span class="comment">/* Transmit Frame Mode Register */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a475d96e9865411e21d337f1dfd56b059">SSC_RHR</a>;         <span class="comment">/* Receive Holding Register */</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a5c51880f2cfda70338156a555eed1e16">SSC_THR</a>;         <span class="comment">/* Transmit Holding Register */</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a092b8606a90cce33314e4d65d468e72c">Reserved1</a>[ 2 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a631c19db5d36a13277cc8ba4b757e3e3">SSC_RSHR</a>;        <span class="comment">/* Receive Sync Holding Register */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a48081c1fa5413fd00f11f627fc97eb64">SSC_TSHR</a>;        <span class="comment">/* Transmit Sync Holding Register */</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_s_c.html#a0e8abda9d782cc153ffc02654f44a41d">  837</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a0e8abda9d782cc153ffc02654f44a41d">SSC_RC0R</a>;        <span class="comment">/* Receive Compare 0 Register */</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_s_c.html#a9c5dbe4c05f739d73ed41cf825e82c59">  838</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a9c5dbe4c05f739d73ed41cf825e82c59">SSC_RC1R</a>;        <span class="comment">/* Receive Compare 1 Register */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#adab843be18d0a626a6c55569320d599e">SSC_SR</a>;          <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#abee63348ab1a4e1eb883c5b3e0ff3faf">SSC_IER</a>;         <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#ace0b95ad9d5233e4b47fca37a8fe8129">SSC_IDR</a>;         <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a92c067973135b5e0cf87b9a0298aa646">SSC_IMR</a>;         <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a24c5fdc79496c38c524aaf04e7f1f9a7">Reserved2</a>[ 44 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#abcd06245f70e735d7f12b6961da0b2c9">SSC_RPR</a>;         <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#ab5623db2ac6e5edf1c82e331748598eb">SSC_RCR</a>;         <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a66224add5cbd13520d0b5d0a38fc5c04">SSC_TPR</a>;         <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a603c194be20d1f98b58c360e1862fac5">SSC_TCR</a>;         <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a629aa8862a55688737cfafeba65ec9d6">SSC_RNPR</a>;        <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#afcd769f5306ec28650c7e78c9283c31b">SSC_RNCR</a>;        <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a2db894b14cb959349cf55c85588c65d0">SSC_TNPR</a>;        <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#a8e15b21510e220cee70bf2138c1e7698">SSC_TNCR</a>;        <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#adb1cb5a5c2111563773cb2d223338d3d">SSC_PTCR</a>;        <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___s_s_c.html#aca86ac6667736a8d56eccb63699eea6b">SSC_PTSR</a>;        <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a196274203c19a4f6d0aa6c05acd711ec">  854</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a129173d93ba228b7058135b73e11af75">AT91S_SSC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a196274203c19a4f6d0aa6c05acd711ec">AT91PS_SSC</a>;</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">/* -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- */</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa7df2761c0ae4a46514d91b2586d0c0b">  857</a></span><span class="preprocessor">#define AT91C_SSC_RXEN                    ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (SSC) Receive Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa071e5024c302d4051cb47cacaa48b70">  858</a></span><span class="preprocessor">#define AT91C_SSC_RXDIS                   ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (SSC) Receive Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a57ac83bbf3f2b07e8852e4af21a98590">  859</a></span><span class="preprocessor">#define AT91C_SSC_TXEN                    ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Transmit Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a98635a33b6c91953eb908c3bdb772ed3">  860</a></span><span class="preprocessor">#define AT91C_SSC_TXDIS                   ( ( unsigned int ) 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (SSC) Transmit Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9633270e3ed0b135ee575e473af59923">  861</a></span><span class="preprocessor">#define AT91C_SSC_SWRST                   ( ( unsigned int ) 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (SSC) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">/* -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- */</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9e6b3d5f9d5231a49474899822f082b5">  863</a></span><span class="preprocessor">#define AT91C_SSC_CKS                     ( ( unsigned int ) 0x3 &lt;&lt; 0 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3b0d5267e547d14533fe6ab39735b71">  864</a></span><span class="preprocessor">#define     AT91C_SSC_CKS_DIV             ( ( unsigned int ) 0x0 )        </span><span class="comment">/* (SSC) Divided Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a91f865117049de686415648540bfbd17">  865</a></span><span class="preprocessor">#define     AT91C_SSC_CKS_TK              ( ( unsigned int ) 0x1 )        </span><span class="comment">/* (SSC) TK Clock signal */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7abfd3e00e922c8d2c484aac620b5879">  866</a></span><span class="preprocessor">#define     AT91C_SSC_CKS_RK              ( ( unsigned int ) 0x2 )        </span><span class="comment">/* (SSC) RK pin */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a24072139b3dd18a7a36aa249794aa226">  867</a></span><span class="preprocessor">#define AT91C_SSC_CKO                     ( ( unsigned int ) 0x7 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Output Mode Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">  868</a></span><span class="preprocessor">#define     AT91C_SSC_CKO_NONE            ( ( unsigned int ) 0x0 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a12b31ce3f441bc9ad9e4f3afb3a9b511">  869</a></span><span class="preprocessor">#define     AT91C_SSC_CKO_CONTINUOUS      ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Continuous Receive/Transmit Clock RK pin: Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8ed1083dc80124599c9e85fe3fa600c2">  870</a></span><span class="preprocessor">#define     AT91C_SSC_CKO_DATA_TX         ( ( unsigned int ) 0x2 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock only during data transfers RK pin: Output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2ccc913719c9e584d1c8a67f988696fb">  871</a></span><span class="preprocessor">#define AT91C_SSC_CKI                     ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Inversion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7353d8790675efb05280d5585c3523a4">  872</a></span><span class="preprocessor">#define AT91C_SSC_CKG                     ( ( unsigned int ) 0x3 &lt;&lt; 6 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Gating Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad6c8ee4da1192f516eb19e651b371e95">  873</a></span><span class="preprocessor">#define     AT91C_SSC_CKG_NONE            ( ( unsigned int ) 0x0 &lt;&lt; 6 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Gating: None, continuous clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a87c9a8c39f58a1248a6236970e250535">  874</a></span><span class="preprocessor">#define     AT91C_SSC_CKG_LOW             ( ( unsigned int ) 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock enabled only if RF Low */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8661d504a3f41e7d2b449056f309a870">  875</a></span><span class="preprocessor">#define     AT91C_SSC_CKG_HIGH            ( ( unsigned int ) 0x2 &lt;&lt; 6 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock enabled only if RF High */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4b085ac152c89d19d2119d4dbc4748d1">  876</a></span><span class="preprocessor">#define AT91C_SSC_START                   ( ( unsigned int ) 0xF &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Receive/Transmit Start Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4f26f9688127b54f12826cf647c5da7d">  877</a></span><span class="preprocessor">#define     AT91C_SSC_START_CONTINUOUS    ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a90707e309129adcae1a4ef93e66b4667">  878</a></span><span class="preprocessor">#define     AT91C_SSC_START_TX            ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Transmit/Receive start */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a047db59e34c88b4624217e34e45f3786">  879</a></span><span class="preprocessor">#define     AT91C_SSC_START_LOW_RF        ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a low level on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af6987f76f45123f2eb48b4a22287407a">  880</a></span><span class="preprocessor">#define     AT91C_SSC_START_HIGH_RF       ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a high level on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afd4e58b365fb2e0c3a584f83c4a51706">  881</a></span><span class="preprocessor">#define     AT91C_SSC_START_FALL_RF       ( ( unsigned int ) 0x4 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a falling edge on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeca4c3425f3a4b2da6dc816387833236">  882</a></span><span class="preprocessor">#define     AT91C_SSC_START_RISE_RF       ( ( unsigned int ) 0x5 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a rising edge on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae7fd48e4a61e1b64933f02f2cb3dabff">  883</a></span><span class="preprocessor">#define     AT91C_SSC_START_LEVEL_RF      ( ( unsigned int ) 0x6 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of any level change on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a556c5e6e3baaf31bb0a3d02a64caf930">  884</a></span><span class="preprocessor">#define     AT91C_SSC_START_EDGE_RF       ( ( unsigned int ) 0x7 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of any edge on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7fbcc0ca211fd65164db6e7f2b8e1db4">  885</a></span><span class="preprocessor">#define     AT91C_SSC_START_0             ( ( unsigned int ) 0x8 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5569537b412903515f8f6b574b397985">  886</a></span><span class="preprocessor">#define AT91C_SSC_STOP                    ( ( unsigned int ) 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (SSC) Receive Stop Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae897a18834e6b5310681703fc3c43255">  887</a></span><span class="preprocessor">#define AT91C_SSC_STTOUT                  ( ( unsigned int ) 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (SSC) Receive/Transmit Start Output Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a4c629d363ed4f14b05873023f65242">  888</a></span><span class="preprocessor">#define AT91C_SSC_STTDLY                  ( ( unsigned int ) 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (SSC) Receive/Transmit Start Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5591a1d593f1a8cb1a37a02ed1f118dd">  889</a></span><span class="preprocessor">#define AT91C_SSC_PERIOD                  ( ( unsigned int ) 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (SSC) Receive/Transmit Period Divider Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">/* -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- */</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aebfe3d53df7cd7457d21b8e7f577031e">  891</a></span><span class="preprocessor">#define AT91C_SSC_DATLEN                  ( ( unsigned int ) 0x1F &lt;&lt; 0 )  </span><span class="comment">/* (SSC) Data Length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a041f3a41034bc6b75137170b81747d0c">  892</a></span><span class="preprocessor">#define AT91C_SSC_LOOP                    ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (SSC) Loop Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a934f2e5cc17964df08cf48c89913bfbe">  893</a></span><span class="preprocessor">#define AT91C_SSC_MSBF                    ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (SSC) Most Significant Bit First */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acc9a2e81348cda02f7ebd988a44a2453">  894</a></span><span class="preprocessor">#define AT91C_SSC_DATNB                   ( ( unsigned int ) 0xF &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Data Number per Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6583880582b7d73e3f014e218b83e844">  895</a></span><span class="preprocessor">#define AT91C_SSC_FSLEN                   ( ( unsigned int ) 0xF &lt;&lt; 16 )  </span><span class="comment">/* (SSC) Receive/Transmit Frame Sync length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aebae2d8d8c6dfda036da6c983c553a24">  896</a></span><span class="preprocessor">#define AT91C_SSC_FSOS                    ( ( unsigned int ) 0x7 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Receive/Transmit Frame Sync Output Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ed0c5f75224acc7fc446a37bab08047">  897</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_NONE           ( ( unsigned int ) 0x0 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a27e019b859556184fb783c6efd30b8b1">  898</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_NEGATIVE       ( ( unsigned int ) 0x1 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a57270f9a9cc51b04afb30086fa4a3bb7">  899</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_POSITIVE       ( ( unsigned int ) 0x2 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae16b1194e6d76a21e5842a168ce60c67">  900</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_LOW            ( ( unsigned int ) 0x3 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a010d88ba3e69717538818da4e93da453">  901</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_HIGH           ( ( unsigned int ) 0x4 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a22f83ee68e0dd03aa8175a4a2c6ee48c">  902</a></span><span class="preprocessor">#define     AT91C_SSC_FSOS_TOGGLE         ( ( unsigned int ) 0x5 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abb16b227b07b73970fc7643a8e2c2677">  903</a></span><span class="preprocessor">#define AT91C_SSC_FSEDGE                  ( ( unsigned int ) 0x1 &lt;&lt; 24 )  </span><span class="comment">/* (SSC) Frame Sync Edge Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">/* -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">/* -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- */</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abffd823a26b0bdc8736d168b7b29b2ae">  906</a></span><span class="preprocessor">#define AT91C_SSC_DATDEF                  ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (SSC) Data Default Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a928cb94b3d4345577eb71a0384f1e2b1">  907</a></span><span class="preprocessor">#define AT91C_SSC_FSDEN                   ( ( unsigned int ) 0x1 &lt;&lt; 23 ) </span><span class="comment">/* (SSC) Frame Sync Data Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">/* -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa0220dcd9f6cb602a72e0c594589c6b">  909</a></span><span class="preprocessor">#define AT91C_SSC_TXRDY                   ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (SSC) Transmit Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e83e20c81520ec24b1f2d58a623410b">  910</a></span><span class="preprocessor">#define AT91C_SSC_TXEMPTY                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (SSC) Transmit Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a94576c033a97680baef94a239ff51457">  911</a></span><span class="preprocessor">#define AT91C_SSC_ENDTX                   ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (SSC) End Of Transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a79bb1798c375e73a0ee053722fa6b9b6">  912</a></span><span class="preprocessor">#define AT91C_SSC_TXBUFE                  ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (SSC) Transmit Buffer Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0943564de8f25d715a60277a1138ef85">  913</a></span><span class="preprocessor">#define AT91C_SSC_RXRDY                   ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (SSC) Receive Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a97cb0b39454b8384237dbd20a3d280d7">  914</a></span><span class="preprocessor">#define AT91C_SSC_OVRUN                   ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (SSC) Receive Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9f6a5f61fd3b42b7dada79d281d1cca8">  915</a></span><span class="preprocessor">#define AT91C_SSC_ENDRX                   ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (SSC) End of Reception */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a89870caf2f23d997e01a5b7f61b09261">  916</a></span><span class="preprocessor">#define AT91C_SSC_RXBUFF                  ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (SSC) Receive Buffer Full */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af12d779a3a97b54a9dcb8c08a0b8bc71">  917</a></span><span class="preprocessor">#define AT91C_SSC_CP0                     ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (SSC) Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a47ebd15a43cbe3848b93b5eb63c5fb6b">  918</a></span><span class="preprocessor">#define AT91C_SSC_CP1                     ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (SSC) Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a00b33f71ce89a3d1482901b72a4b020f">  919</a></span><span class="preprocessor">#define AT91C_SSC_TXSYN                   ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (SSC) Transmit Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adf5fa0d604e3edb42ac7dff9fd8d172a">  920</a></span><span class="preprocessor">#define AT91C_SSC_RXSYN                   ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (SSC) Receive Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab5ed21f902c53a28156aef969036856c">  921</a></span><span class="preprocessor">#define AT91C_SSC_TXENA                   ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (SSC) Transmit Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8c6cc1f5eda5e84ed1b5030f90de8c55">  922</a></span><span class="preprocessor">#define AT91C_SSC_RXENA                   ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (SSC) Receive Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">/* -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">/* -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">/* -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Usart */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___u_s_a_r_t.html">_AT91S_USART</a></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>{</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1e167eda2ee18b471b374bcb1a097951">US_CR</a>;           <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a899b8039a83770823199dea65fb57b46">US_MR</a>;           <span class="comment">/* Mode Register */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#affba74cfda7792045b1a473edbe2c1bf">US_IER</a>;          <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8b4dfee7087421aa962366899b560e91">US_IDR</a>;          <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aecb5fc84bc8460871d70435a82959efb">US_IMR</a>;          <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a0f69cf550a56da11e972b20e36271aca">US_CSR</a>;          <span class="comment">/* Channel Status Register */</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab3e732c83f7f5f9e16e23354c184e9b7">US_RHR</a>;          <span class="comment">/* Receiver Holding Register */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a54c5ece60eafc031238f8fc9dc4a7d5e">US_THR</a>;          <span class="comment">/* Transmitter Holding Register */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ae9a286387610d87e35bb5847652fb6ad">US_BRGR</a>;         <span class="comment">/* Baud Rate Generator Register */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#afdaf4c0fe60a3d7d14bf4bc654550cc9">US_RTOR</a>;         <span class="comment">/* Receiver Time-out Register */</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a591f252a22d153ccbaacd94b5b01a012">US_TTGR</a>;         <span class="comment">/* Transmitter Time-guard Register */</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#ab6e09edeb5fc1310ca1222e857c76176">Reserved0</a>[ 5 ];  <span class="comment">/* */</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa1b91c9fea1e279fa0365fbfcefd0aa4">US_FIDI</a>;         <span class="comment">/* FI_DI_Ratio Register */</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ada84a90038c809f27e19a3c105c20e2d">US_NER</a>;          <span class="comment">/* Nb Errors Register */</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="struct___a_t91_s___u_s_a_r_t.html#a948037d8bdad25fe7ec434b48842f290">  946</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#a948037d8bdad25fe7ec434b48842f290">US_XXR</a>;          <span class="comment">/* XON_XOFF Register */</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#adb169c39500af9792d94e66c63d185ca">US_IF</a>;           <span class="comment">/* IRDA_FILTER Register */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#a7e05a3f231462070b17618e77925b7ea">Reserved1</a>[ 44 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#adc2655f55dd059852f17b597e49bbdaa">US_RPR</a>;          <span class="comment">/* Receive Pointer Register */</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#ad7d236e9821cefe1ae1f4a8e1487fd58">US_RCR</a>;          <span class="comment">/* Receive Counter Register */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#ae6acf8c7e0d504bdaad16b8e35e0ead1">US_TPR</a>;          <span class="comment">/* Transmit Pointer Register */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#adc377bfc6dcfc1869ffde8e6e5f6da9d">US_TCR</a>;          <span class="comment">/* Transmit Counter Register */</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#afaf616d3586cc1555536b1ffa8194736">US_RNPR</a>;         <span class="comment">/* Receive Next Pointer Register */</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#a42d728c427681538acf8c24de982d4bd">US_RNCR</a>;         <span class="comment">/* Receive Next Counter Register */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#a8f2f0740757a4297aaa4b9f617677526">US_TNPR</a>;         <span class="comment">/* Transmit Next Pointer Register */</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#ac561ac4ef04fa503459b5b7a4b393fa9">US_TNCR</a>;         <span class="comment">/* Transmit Next Counter Register */</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#a34f5675243d34c85da1c4e870f0654aa">US_PTCR</a>;         <span class="comment">/* PDC Transfer Control Register */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_s_a_r_t.html#a55b19ad696b4ded0785eb1409da2b4c2">US_PTSR</a>;         <span class="comment">/* PDC Transfer Status Register */</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">  959</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acd8fe8d765bbaafcf94d67f77bfda25c">AT91S_USART</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">AT91PS_USART</a>;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">/* -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- */</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad6068f29012e7e34052e5fe9e4a22249">  962</a></span><span class="preprocessor">#define AT91C_US_RSTSTA                  ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (USART) Reset Status Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a667a687bad11763e128d9d03f7872462">  963</a></span><span class="preprocessor">#define AT91C_US_STTBRK                  ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (USART) Start Break */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a34fbaef25acd1b86017f2969bc0af0c4">  964</a></span><span class="preprocessor">#define AT91C_US_STPBRK                  ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (USART) Stop Break */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9bdbe4c51ea6128f03e65e4fe693b68c">  965</a></span><span class="preprocessor">#define AT91C_US_STTTO                   ( ( unsigned int ) 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (USART) Start Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aee64c1f2590ee543e81b7a5f11bbda12">  966</a></span><span class="preprocessor">#define AT91C_US_SENDA                   ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (USART) Send Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9696b5b211bed0957e0ce3fbb407e13b">  967</a></span><span class="preprocessor">#define AT91C_US_RSTIT                   ( ( unsigned int ) 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (USART) Reset Iterations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7a9ec9ae8d3b8647cb0387535fe99878">  968</a></span><span class="preprocessor">#define AT91C_US_RSTNACK                 ( ( unsigned int ) 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (USART) Reset Non Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a83f36ddece1b0f57d3c165b281c2a457">  969</a></span><span class="preprocessor">#define AT91C_US_RETTO                   ( ( unsigned int ) 0x1 &lt;&lt; 15 ) </span><span class="comment">/* (USART) Rearm Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa8ff739ad732697c1e4b776f38d343ef">  970</a></span><span class="preprocessor">#define AT91C_US_DTREN                   ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (USART) Data Terminal ready Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">  971</a></span><span class="preprocessor">#define AT91C_US_DTRDIS                  ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (USART) Data Terminal ready Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa2f776efe032418af98b643ffb3f8e3">  972</a></span><span class="preprocessor">#define AT91C_US_RTSEN                   ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (USART) Request to Send enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a211282d443fd0b66b9aeb52269bf8a19">  973</a></span><span class="preprocessor">#define AT91C_US_RTSDIS                  ( ( unsigned int ) 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (USART) Request to Send Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">/* -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- */</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a54b74c8e47f7ab03edb6f2fa771bb8c9">  975</a></span><span class="preprocessor">#define AT91C_US_USMODE                  ( ( unsigned int ) 0xF &lt;&lt; 0 )  </span><span class="comment">/* (USART) Usart mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aedc8f1da3d47745d56ae7a94c9900e53">  976</a></span><span class="preprocessor">#define     AT91C_US_USMODE_NORMAL       ( ( unsigned int ) 0x0 )       </span><span class="comment">/* (USART) Normal */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a08841e157236369a9878ee21539c937a">  977</a></span><span class="preprocessor">#define     AT91C_US_USMODE_RS485        ( ( unsigned int ) 0x1 )       </span><span class="comment">/* (USART) RS485 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aff13736853d74e95c9bdf99b4d1d50c2">  978</a></span><span class="preprocessor">#define     AT91C_US_USMODE_HWHSH        ( ( unsigned int ) 0x2 )       </span><span class="comment">/* (USART) Hardware Handshaking */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4785752b1bad8fdd33e9e2e211deb4ad">  979</a></span><span class="preprocessor">#define     AT91C_US_USMODE_MODEM        ( ( unsigned int ) 0x3 )       </span><span class="comment">/* (USART) Modem */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a485a64212cf24e677c95d32e0bf77bf4">  980</a></span><span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_0    ( ( unsigned int ) 0x4 )       </span><span class="comment">/* (USART) ISO7816 protocol: T = 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a426462a8b108ad93aeee66c233ef7cfe">  981</a></span><span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_1    ( ( unsigned int ) 0x6 )       </span><span class="comment">/* (USART) ISO7816 protocol: T = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac312d738280e765e9889e11981230bec">  982</a></span><span class="preprocessor">#define     AT91C_US_USMODE_IRDA         ( ( unsigned int ) 0x8 )       </span><span class="comment">/* (USART) IrDA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1ef61ea6cfc34a336b371add0d0e7bce">  983</a></span><span class="preprocessor">#define     AT91C_US_USMODE_SWHSH        ( ( unsigned int ) 0xC )       </span><span class="comment">/* (USART) Software Handshaking */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab954e9525e22961efd5283060bf8c26e">  984</a></span><span class="preprocessor">#define AT91C_US_CLKS                    ( ( unsigned int ) 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (USART) Clock Selection (Baud Rate generator Input Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a96988c1c28f85099e88679fdc389b02f">  985</a></span><span class="preprocessor">#define     AT91C_US_CLKS_CLOCK          ( ( unsigned int ) 0x0 &lt;&lt; 4 )  </span><span class="comment">/* (USART) Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af59a5002bd0b6b0b544fea38b48d6df6">  986</a></span><span class="preprocessor">#define     AT91C_US_CLKS_FDIV1          ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (USART) fdiv1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4d4ac43a530645d31920ab7a0e97656d">  987</a></span><span class="preprocessor">#define     AT91C_US_CLKS_SLOW           ( ( unsigned int ) 0x2 &lt;&lt; 4 )  </span><span class="comment">/* (USART) slow_clock (ARM) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a739f61b8aac76af08dc42b3af9505abd">  988</a></span><span class="preprocessor">#define     AT91C_US_CLKS_EXT            ( ( unsigned int ) 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (USART) External (SCK) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a622f82c943fbb8dbe30d8c482ac27b8a">  989</a></span><span class="preprocessor">#define AT91C_US_CHRL                    ( ( unsigned int ) 0x3 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Clock Selection (Baud Rate generator Input Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a330e29f7f16295c2b25853dad22c87f7">  990</a></span><span class="preprocessor">#define     AT91C_US_CHRL_5_BITS         ( ( unsigned int ) 0x0 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 5 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a05bbd1b8cd25765a81934f73e07e55">  991</a></span><span class="preprocessor">#define     AT91C_US_CHRL_6_BITS         ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 6 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5f7c2375932edf30a8c807edbd43c8a1">  992</a></span><span class="preprocessor">#define     AT91C_US_CHRL_7_BITS         ( ( unsigned int ) 0x2 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 7 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a24e961af79b1cf5bdd081e542fb0a68c">  993</a></span><span class="preprocessor">#define     AT91C_US_CHRL_8_BITS         ( ( unsigned int ) 0x3 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 8 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6742d5c71293dcf214b58d02f5204ed5">  994</a></span><span class="preprocessor">#define AT91C_US_SYNC                    ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (USART) Synchronous Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4e801e6efe31b19ce0259d2bc7d9bb75">  995</a></span><span class="preprocessor">#define AT91C_US_NBSTOP                  ( ( unsigned int ) 0x3 &lt;&lt; 12 ) </span><span class="comment">/* (USART) Number of Stop bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae6197043098a1d7254e57377a20a6d1d">  996</a></span><span class="preprocessor">#define     AT91C_US_NBSTOP_1_BIT        ( ( unsigned int ) 0x0 &lt;&lt; 12 ) </span><span class="comment">/* (USART) 1 stop bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aab8436d580c1da51295b1a12ab1475b4">  997</a></span><span class="preprocessor">#define     AT91C_US_NBSTOP_15_BIT       ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af7368a739bd3b1d9eb2376ec66b549da">  998</a></span><span class="preprocessor">#define     AT91C_US_NBSTOP_2_BIT        ( ( unsigned int ) 0x2 &lt;&lt; 12 ) </span><span class="comment">/* (USART) 2 stop bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a931e762d6ef61bb5a32327f5c9cec346">  999</a></span><span class="preprocessor">#define AT91C_US_MSBF                    ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (USART) Bit Order */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af875fd0e9ab43cb42bc2c7a3223f38af"> 1000</a></span><span class="preprocessor">#define AT91C_US_MODE9                   ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (USART) 9-bit Character length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b"> 1001</a></span><span class="preprocessor">#define AT91C_US_CKLO                    ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (USART) Clock Output Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a257c98ad8375c37549893754d71d847d"> 1002</a></span><span class="preprocessor">#define AT91C_US_OVER                    ( ( unsigned int ) 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (USART) Over Sampling Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad19157e5761a347dc97cf7f7fb99db41"> 1003</a></span><span class="preprocessor">#define AT91C_US_INACK                   ( ( unsigned int ) 0x1 &lt;&lt; 20 ) </span><span class="comment">/* (USART) Inhibit Non Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6ac6073d3ebf2a9a96cae6a2153b9578"> 1004</a></span><span class="preprocessor">#define AT91C_US_DSNACK                  ( ( unsigned int ) 0x1 &lt;&lt; 21 ) </span><span class="comment">/* (USART) Disable Successive NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3f33466540b1af26616115483dadc50a"> 1005</a></span><span class="preprocessor">#define AT91C_US_MAX_ITER                ( ( unsigned int ) 0x1 &lt;&lt; 24 ) </span><span class="comment">/* (USART) Number of Repetitions */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6dc21a41ebf3aa87e150902b2ec26f80"> 1006</a></span><span class="preprocessor">#define AT91C_US_FILTER                  ( ( unsigned int ) 0x1 &lt;&lt; 28 ) </span><span class="comment">/* (USART) Receive Line Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">/* -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2ec4bfa2ed1550ba194557620bb0e2f9"> 1008</a></span><span class="preprocessor">#define AT91C_US_RXBRK                   ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (USART) Break Received/End of Break */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5f33b22453ba10500116bee8cd01bb11"> 1009</a></span><span class="preprocessor">#define AT91C_US_TIMEOUT                 ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (USART) Receiver Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a55202f99005121a026698260e1fcc7a2"> 1010</a></span><span class="preprocessor">#define AT91C_US_ITERATION               ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (USART) Max number of Repetitions Reached */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5b583db472780465fd7c12d56869e836"> 1011</a></span><span class="preprocessor">#define AT91C_US_NACK                    ( ( unsigned int ) 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (USART) Non Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8b12a4e70bafb2468ce3407cdc13ea02"> 1012</a></span><span class="preprocessor">#define AT91C_US_RIIC                    ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (USART) Ring INdicator Input Change Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a500e29def8da7d0b281cf72e32d8e26b"> 1013</a></span><span class="preprocessor">#define AT91C_US_DSRIC                   ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (USART) Data Set Ready Input Change Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af59df6b9a33fefc9b38335560957ed38"> 1014</a></span><span class="preprocessor">#define AT91C_US_DCDIC                   ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (USART) Data Carrier Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1db34685cd82e7afb8a05927f7ad35aa"> 1015</a></span><span class="preprocessor">#define AT91C_US_CTSIC                   ( ( unsigned int ) 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (USART) Clear To Send Input Change Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">/* -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">/* -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">/* -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a78aad73d3d671a4b4835ab8de978e454"> 1019</a></span><span class="preprocessor">#define AT91C_US_RI     ( ( unsigned int ) 0x1 &lt;&lt; 20 )   </span><span class="comment">/* (USART) Image of RI Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa175adb7c1f19272e1f480ce6010928f"> 1020</a></span><span class="preprocessor">#define AT91C_US_DSR    ( ( unsigned int ) 0x1 &lt;&lt; 21 )   </span><span class="comment">/* (USART) Image of DSR Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6c2a1ad3ab3043766411bb50e7e6a50b"> 1021</a></span><span class="preprocessor">#define AT91C_US_DCD    ( ( unsigned int ) 0x1 &lt;&lt; 22 )   </span><span class="comment">/* (USART) Image of DCD Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a868e34a72467f269d9f054922b08b669"> 1022</a></span><span class="preprocessor">#define AT91C_US_CTS    ( ( unsigned int ) 0x1 &lt;&lt; 23 )   </span><span class="comment">/* (USART) Image of CTS Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Two-wire Interface */</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___t_w_i.html">_AT91S_TWI</a></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>{</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a02b3d1b1a042abb22c9de7bb29298911">TWI_CR</a>;         <span class="comment">/* Control Register */</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad8d84be2df06ad45ecf3542a47af9ba1">TWI_MMR</a>;        <span class="comment">/* Master Mode Register */</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="struct___a_t91_s___t_w_i.html#aaa6b822f5ed3b6ab7ffb95d25d40cd4f"> 1031</a></span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#aaa6b822f5ed3b6ab7ffb95d25d40cd4f">TWI_SMR</a>;        <span class="comment">/* Slave Mode Register */</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#a3f3a383a5af5c0482890f65bb5cc53ce">TWI_IADR</a>;       <span class="comment">/* Internal Address Register */</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#a7823e072ae96b5ab5e6c924c0be71365">TWI_CWGR</a>;       <span class="comment">/* Clock Waveform Generator Register */</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#a4d9b9a25483c9b95c55027ddc4717773">Reserved0</a>[ 3 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#aea550a0b52e5da6d7a3ad259dbf90e01">TWI_SR</a>;         <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#adc26e9e1b308d02d99ee0fd5fdb152ac">TWI_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#af1e2f7a6c985a44db454a38df40ee4ff">TWI_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#ae39a01eba4ba3b48c33db3e14b0a6981">TWI_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#a7e189cd0e1220582b9e1b3ae34a1e887">TWI_RHR</a>;        <span class="comment">/* Receive Holding Register */</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_w_i.html#aac667223a3075b6c0656477f524d8552">TWI_THR</a>;        <span class="comment">/* Transmit Holding Register */</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd"> 1041</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a00c99bbb5e11146c53d1f2d0fb8ec9f8">AT91S_TWI</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">AT91PS_TWI</a>;</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">/* -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- */</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a65d3781517ef6df35e4858dc60370c6d"> 1044</a></span><span class="preprocessor">#define AT91C_TWI_START                ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (TWI) Send a START Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5e464d6e72b1bb1c919dc94f5a4e9a19"> 1045</a></span><span class="preprocessor">#define AT91C_TWI_STOP                 ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (TWI) Send a STOP Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a57e54d515cf6271cb8c3370cb6f2decb"> 1046</a></span><span class="preprocessor">#define AT91C_TWI_MSEN                 ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (TWI) TWI Master Transfer Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9164ccbd0f08ec84953f634aff3b4c54"> 1047</a></span><span class="preprocessor">#define AT91C_TWI_MSDIS                ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (TWI) TWI Master Transfer Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afe66acdbf666e8e581d9007f5a803bdc"> 1048</a></span><span class="preprocessor">#define AT91C_TWI_SVEN                 ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (TWI) TWI Slave Transfer Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a19a1bc51faa9156071e5a5c54e8d5de4"> 1049</a></span><span class="preprocessor">#define AT91C_TWI_SVDIS                ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (TWI) TWI Slave Transfer Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a062994c3d4283286adf67c183dbee328"> 1050</a></span><span class="preprocessor">#define AT91C_TWI_SWRST                ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (TWI) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">/* -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- */</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1f25cd146fba43daf62840aea54c34aa"> 1052</a></span><span class="preprocessor">#define AT91C_TWI_IADRSZ               ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Internal Device Address Size */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4c065357c9430fa52f135d653b243ee3"> 1053</a></span><span class="preprocessor">#define     AT91C_TWI_IADRSZ_NO        ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) No internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5268dfd7f7bdcee41e811b5c90ce4c3f"> 1054</a></span><span class="preprocessor">#define     AT91C_TWI_IADRSZ_1_BYTE    ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) One-byte internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a690289c1337ae72208f79d00d11f51f2"> 1055</a></span><span class="preprocessor">#define     AT91C_TWI_IADRSZ_2_BYTE    ( ( unsigned int ) 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Two-byte internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a26d31e1aaffcdb5383f9ad995e757ce8"> 1056</a></span><span class="preprocessor">#define     AT91C_TWI_IADRSZ_3_BYTE    ( ( unsigned int ) 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Three-byte internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb131e2f68f4b950a176ac7e436d2378"> 1057</a></span><span class="preprocessor">#define AT91C_TWI_MREAD                ( ( unsigned int ) 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (TWI) Master Read Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3d4421d7e164c2e7be47890f9701d2f"> 1058</a></span><span class="preprocessor">#define AT91C_TWI_DADR                 ( ( unsigned int ) 0x7F &lt;&lt; 16 ) </span><span class="comment">/* (TWI) Device Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">/* -------- TWI_SMR : (TWI Offset: 0x8) TWI Slave Mode Register -------- */</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7f512215c92bc5ea854cc51c9a170ab5"> 1060</a></span><span class="preprocessor">#define AT91C_TWI_SADR                 ( ( unsigned int ) 0x7F &lt;&lt; 16 ) </span><span class="comment">/* (TWI) Slave Device Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">/* -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- */</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8ca43517fea8374f62e0e9e356dcf851"> 1062</a></span><span class="preprocessor">#define AT91C_TWI_CLDIV                ( ( unsigned int ) 0xFF &lt;&lt; 0 )  </span><span class="comment">/* (TWI) Clock Low Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1bd7d67abfe3f76283cc892ec6de333d"> 1063</a></span><span class="preprocessor">#define AT91C_TWI_CHDIV                ( ( unsigned int ) 0xFF &lt;&lt; 8 )  </span><span class="comment">/* (TWI) Clock High Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7825a75dd307f7fe4d31996276f8fa0d"> 1064</a></span><span class="preprocessor">#define AT91C_TWI_CKDIV                ( ( unsigned int ) 0x7 &lt;&lt; 16 )  </span><span class="comment">/* (TWI) Clock Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">/* -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- */</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aae36af808d245102ba025846f22ab6d5"> 1066</a></span><span class="preprocessor">#define AT91C_TWI_TXCOMP               ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (TWI) Transmission Completed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5dc8759ecbd21842df75d82d1694c1a7"> 1067</a></span><span class="preprocessor">#define AT91C_TWI_RXRDY                ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (TWI) Receive holding register ReaDY */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a09539cd95a16cd31c083baa11a9131e2"> 1068</a></span><span class="preprocessor">#define AT91C_TWI_TXRDY                ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (TWI) Transmit holding register ReaDY */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae93315290da18381b1030123a51087ca"> 1069</a></span><span class="preprocessor">#define AT91C_TWI_SVREAD               ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (TWI) Slave Read */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a08ac87f4e38a81b686c5d8f53a85e80f"> 1070</a></span><span class="preprocessor">#define AT91C_TWI_SVACC                ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (TWI) Slave Access */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a46c0ca13fe9aa5a2beb31f3784cd325b"> 1071</a></span><span class="preprocessor">#define AT91C_TWI_GCACC                ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (TWI) General Call Access */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a209a95835a9ac055170b6d99d4d9d2b5"> 1072</a></span><span class="preprocessor">#define AT91C_TWI_OVRE                 ( ( unsigned int ) 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (TWI) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9d6fc48c612316cd17f298dea509a72c"> 1073</a></span><span class="preprocessor">#define AT91C_TWI_UNRE                 ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (TWI) Underrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a83fcbf48dfd5911539f04053f5945583"> 1074</a></span><span class="preprocessor">#define AT91C_TWI_NACK                 ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Not Acknowledged */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2870c21ac9a6659cbcc36008299f0aa7"> 1075</a></span><span class="preprocessor">#define AT91C_TWI_ARBLST               ( ( unsigned int ) 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (TWI) Arbitration Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">/* -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">/* -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">/* -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span> </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface */</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___t_c.html">_AT91S_TC</a></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>{</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a71d406d34e805c71199f5c52834c7653">TC_CCR</a>;         <span class="comment">/* Channel Control Register */</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af7dbc159512d179e0a5fd0aa428f3951">TC_CMR</a>;         <span class="comment">/* Channel Mode Register (Capture Mode / Waveform Mode) */</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_c.html#af1ae45e2103e19f10fde08c2476de94e">Reserved0</a>[ 2 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a81c913378839f7a0f1f081cbbba60a31">TC_CV</a>;          <span class="comment">/* Counter Value */</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1c7785f1caaeb2fcaee737b65073ca57">TC_RA</a>;          <span class="comment">/* Register A */</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af113ceccd1e0ef440fc3b5f9237e530a">TC_RB</a>;          <span class="comment">/* Register B */</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a8db28618289fd7cb91d4fd7825d9e55c">TC_RC</a>;          <span class="comment">/* Register C */</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a988949bd59bf5b18614cba860a19ade5">TC_SR</a>;          <span class="comment">/* Status Register */</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab85081339ec947e661845897d34c4e87">TC_IER</a>;         <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a06653023ddc4b6bbd5ba51f1c314b592">TC_IDR</a>;         <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1e2f1ea8966581e856ad0eda55650a8b">TC_IMR</a>;         <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abfe51da216ae435c31852efbcfa92db7"> 1096</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a75f72925e67a1048de9575e934e162">AT91S_TC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abfe51da216ae435c31852efbcfa92db7">AT91PS_TC</a>;</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment">/* -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- */</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af1a6dfe8007f114c92f9a3cd3c5cf340"> 1099</a></span><span class="preprocessor">#define AT91C_TC_CLKEN                        ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (TC) Counter Clock Enable Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abeeab439eaca14b7c407eacef297ac5e"> 1100</a></span><span class="preprocessor">#define AT91C_TC_CLKDIS                       ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (TC) Counter Clock Disable Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad3ebce8686d4e5263febf879c0e0d638"> 1101</a></span><span class="preprocessor">#define AT91C_TC_SWTRG                        ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (TC) Software Trigger Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">/* -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- */</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6483dbb6cc585943611cf305469e07f9"> 1103</a></span><span class="preprocessor">#define AT91C_TC_CLKS                         ( ( unsigned int ) 0x7 &lt;&lt; 0 )  </span><span class="comment">/* (TC) Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#affc3992c4020b0d514d3840a334062d0"> 1104</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV1_CLOCK    ( ( unsigned int ) 0x0 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV1_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a00cafb235b9e46d8227a0bdf82177100"> 1105</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV2_CLOCK    ( ( unsigned int ) 0x1 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV2_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae67ad47df485c375b6e4b4ac96373cdf"> 1106</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV3_CLOCK    ( ( unsigned int ) 0x2 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV3_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2c40b6bd0239ce1aeecba8eef3ba763b"> 1107</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV4_CLOCK    ( ( unsigned int ) 0x3 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV4_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae913df889d5b850a30412b8dcbbedfeb"> 1108</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV5_CLOCK    ( ( unsigned int ) 0x4 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV5_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aefe111e881861fbd88303435f6d01f3a"> 1109</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_XC0                 ( ( unsigned int ) 0x5 )       </span><span class="comment">/* (TC) Clock selected: XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a70ce543268d24ca798bb1ab7b170064f"> 1110</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_XC1                 ( ( unsigned int ) 0x6 )       </span><span class="comment">/* (TC) Clock selected: XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3b0eb0fa02aec444b85c9726cb315de5"> 1111</a></span><span class="preprocessor">#define     AT91C_TC_CLKS_XC2                 ( ( unsigned int ) 0x7 )       </span><span class="comment">/* (TC) Clock selected: XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0089b84d52894b0a2c2f26fc33a6c139"> 1112</a></span><span class="preprocessor">#define AT91C_TC_CLKI                         ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (TC) Clock Invert */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6808cd396d1645ea2893c8abb9a368cb"> 1113</a></span><span class="preprocessor">#define AT91C_TC_BURST                        ( ( unsigned int ) 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (TC) Burst Signal Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab82fe1f68c1ae6520b7fb1f76bf6ab8b"> 1114</a></span><span class="preprocessor">#define     AT91C_TC_BURST_NONE               ( ( unsigned int ) 0x0 &lt;&lt; 4 )  </span><span class="comment">/* (TC) The clock is not gated by an external signal */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af914fc7a0c776ca5ae40385fb8042f6f"> 1115</a></span><span class="preprocessor">#define     AT91C_TC_BURST_XC0                ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (TC) XC0 is ANDed with the selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3841762ae0e6b373423472d8bb9db465"> 1116</a></span><span class="preprocessor">#define     AT91C_TC_BURST_XC1                ( ( unsigned int ) 0x2 &lt;&lt; 4 )  </span><span class="comment">/* (TC) XC1 is ANDed with the selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a85951d6105537748b91ceb7ce5d48da3"> 1117</a></span><span class="preprocessor">#define     AT91C_TC_BURST_XC2                ( ( unsigned int ) 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (TC) XC2 is ANDed with the selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a958ba9ee9e460fdfbfdf661587323e41"> 1118</a></span><span class="preprocessor">#define AT91C_TC_CPCSTOP                      ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (TC) Counter Clock Stopped with RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a88951f5e910ef65911f3e97298b66f31"> 1119</a></span><span class="preprocessor">#define AT91C_TC_LDBSTOP                      ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (TC) Counter Clock Stopped with RB Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a18e926912e73855038269a644ed60ffa"> 1120</a></span><span class="preprocessor">#define AT91C_TC_LDBDIS                       ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (TC) Counter Clock Disabled with RB Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2bf8ba07ce3032eedaf229a707575e37"> 1121</a></span><span class="preprocessor">#define AT91C_TC_CPCDIS                       ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (TC) Counter Clock Disable with RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68ebad65fed07cd1e1317c5b601a89b9"> 1122</a></span><span class="preprocessor">#define AT91C_TC_ETRGEDG                      ( ( unsigned int ) 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) External Trigger Edge Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac62c6f0bdc17f7e3af5d1fd9538eb3d0"> 1123</a></span><span class="preprocessor">#define     AT91C_TC_ETRGEDG_NONE             ( ( unsigned int ) 0x0 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2cb60e148de13a65de2686684d540c8b"> 1124</a></span><span class="preprocessor">#define     AT91C_TC_ETRGEDG_RISING           ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aebc67c7d7de20b43d18d959199854699"> 1125</a></span><span class="preprocessor">#define     AT91C_TC_ETRGEDG_FALLING          ( ( unsigned int ) 0x2 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: falling edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa7b486fb760a554cbd7b8ad6638aa180"> 1126</a></span><span class="preprocessor">#define     AT91C_TC_ETRGEDG_BOTH             ( ( unsigned int ) 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: each edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afabdab6176d1c2cdef3d9e53cf35ce07"> 1127</a></span><span class="preprocessor">#define AT91C_TC_EEVTEDG                      ( ( unsigned int ) 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) External Event Edge Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad590f34fa2b8f0e1d0032ed02ffbd24b"> 1128</a></span><span class="preprocessor">#define     AT91C_TC_EEVTEDG_NONE             ( ( unsigned int ) 0x0 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2e7ab9a2f5e6a5160d3a21154be8a802"> 1129</a></span><span class="preprocessor">#define     AT91C_TC_EEVTEDG_RISING           ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af97fed24c44737498c063fe693fa1dd9"> 1130</a></span><span class="preprocessor">#define     AT91C_TC_EEVTEDG_FALLING          ( ( unsigned int ) 0x2 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: falling edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a12d4c419ced277d5c99d2714809fea0a"> 1131</a></span><span class="preprocessor">#define     AT91C_TC_EEVTEDG_BOTH             ( ( unsigned int ) 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: each edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a109e3bad371a947b453ea9b8019d4b89"> 1132</a></span><span class="preprocessor">#define AT91C_TC_ABETRG                       ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (TC) TIOA or TIOB External Trigger Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa250a015ab6c84619aee58f529a492cb"> 1133</a></span><span class="preprocessor">#define AT91C_TC_EEVT                         ( ( unsigned int ) 0x3 &lt;&lt; 10 ) </span><span class="comment">/* (TC) External Event  Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a74b3f32f0fb222e5690c4e9f58bc6d49"> 1134</a></span><span class="preprocessor">#define     AT91C_TC_EEVT_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: TIOB TIOB direction: input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa54df570206c6cd6ae110229e858e8b"> 1135</a></span><span class="preprocessor">#define     AT91C_TC_EEVT_RISING              ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: XC0 TIOB direction: output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4d8daf7ea6bddeaf58ff486c2bf4ee84"> 1136</a></span><span class="preprocessor">#define     AT91C_TC_EEVT_FALLING             ( ( unsigned int ) 0x2 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: XC1 TIOB direction: output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a104324d01706c618985539ef0db58872"> 1137</a></span><span class="preprocessor">#define     AT91C_TC_EEVT_BOTH                ( ( unsigned int ) 0x3 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: XC2 TIOB direction: output */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeff65a55d0db8bc5948bee36246a8904"> 1138</a></span><span class="preprocessor">#define AT91C_TC_ENETRG                       ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (TC) External Event Trigger enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3f3128540dbb6c12b7952d44935352b5"> 1139</a></span><span class="preprocessor">#define AT91C_TC_WAVESEL                      ( ( unsigned int ) 0x3 &lt;&lt; 13 ) </span><span class="comment">/* (TC) Waveform  Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2f4d598eb12d993086ca756a7f9ca56e"> 1140</a></span><span class="preprocessor">#define     AT91C_TC_WAVESEL_UP               ( ( unsigned int ) 0x0 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UP mode without atomatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a31bf0b1e930821ec5d6ca77e85f02e9d"> 1141</a></span><span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN           ( ( unsigned int ) 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UPDOWN mode without automatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaf016a588c98b762058406d6d58048f1"> 1142</a></span><span class="preprocessor">#define     AT91C_TC_WAVESEL_UP_AUTO          ( ( unsigned int ) 0x2 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UP mode with automatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae4d957303bbc72d1eed8bf39f942006a"> 1143</a></span><span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN_AUTO      ( ( unsigned int ) 0x3 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UPDOWN mode with automatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4995d161e9dc47d7d9e8e98e3a892961"> 1144</a></span><span class="preprocessor">#define AT91C_TC_CPCTRG                       ( ( unsigned int ) 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (TC) RC Compare Trigger Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3e2eca76c15de93c68e811bf025b6ff"> 1145</a></span><span class="preprocessor">#define AT91C_TC_WAVE                         ( ( unsigned int ) 0x1 &lt;&lt; 15 ) </span><span class="comment">/* (TC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af287438e13f6b9c7d3e63e9fc2a389b8"> 1146</a></span><span class="preprocessor">#define AT91C_TC_LDRA                         ( ( unsigned int ) 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) RA Loading Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a596fb9ecade42a3db6beae556f90ea96"> 1147</a></span><span class="preprocessor">#define     AT91C_TC_LDRA_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aae8bb1383fd86487a5ba3af321d95da2"> 1148</a></span><span class="preprocessor">#define     AT91C_TC_LDRA_RISING              ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: rising edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae504975b21d0c1b0b174ccb423398d5d"> 1149</a></span><span class="preprocessor">#define     AT91C_TC_LDRA_FALLING             ( ( unsigned int ) 0x2 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: falling edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae3bcab1b3df23b1c3d4e311a5adc6adf"> 1150</a></span><span class="preprocessor">#define     AT91C_TC_LDRA_BOTH                ( ( unsigned int ) 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: each edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac7d8f5ab48c28bf05547b7efa308093d"> 1151</a></span><span class="preprocessor">#define AT91C_TC_ACPA                         ( ( unsigned int ) 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) RA Compare Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a32405bd05c5a85e211a67c91ba8db852"> 1152</a></span><span class="preprocessor">#define     AT91C_TC_ACPA_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae2a44957573af617d94a9e439b598599"> 1153</a></span><span class="preprocessor">#define     AT91C_TC_ACPA_SET                 ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab09baf7ae19fa26f334ac67b66850ed6"> 1154</a></span><span class="preprocessor">#define     AT91C_TC_ACPA_CLEAR               ( ( unsigned int ) 0x2 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab7e9adab8492f93acfc31583e7d62a82"> 1155</a></span><span class="preprocessor">#define     AT91C_TC_ACPA_TOGGLE              ( ( unsigned int ) 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ade0fdc20bb509e044542f700b69494db"> 1156</a></span><span class="preprocessor">#define AT91C_TC_LDRB                         ( ( unsigned int ) 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) RB Loading Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a62180255114397ab05fc6ade783c1267"> 1157</a></span><span class="preprocessor">#define     AT91C_TC_LDRB_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac03dec55b3dce937a45a61b2f2759be3"> 1158</a></span><span class="preprocessor">#define     AT91C_TC_LDRB_RISING              ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: rising edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8c417c02eecc238b30f71653ac2857ab"> 1159</a></span><span class="preprocessor">#define     AT91C_TC_LDRB_FALLING             ( ( unsigned int ) 0x2 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: falling edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a79b715c44ae1f3af977d97f7712580ca"> 1160</a></span><span class="preprocessor">#define     AT91C_TC_LDRB_BOTH                ( ( unsigned int ) 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: each edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a58c554f329dc6ec253b8650d045ecfb2"> 1161</a></span><span class="preprocessor">#define AT91C_TC_ACPC                         ( ( unsigned int ) 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) RC Compare Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a33da7c9f44471adb1467799470632c3d"> 1162</a></span><span class="preprocessor">#define     AT91C_TC_ACPC_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a30b75955de1a85aaf2aabda5138f05be"> 1163</a></span><span class="preprocessor">#define     AT91C_TC_ACPC_SET                 ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a08782f417baf5ca5868383add7597754"> 1164</a></span><span class="preprocessor">#define     AT91C_TC_ACPC_CLEAR               ( ( unsigned int ) 0x2 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa8b99d8cbf2a48af4b0604bd1b98da4"> 1165</a></span><span class="preprocessor">#define     AT91C_TC_ACPC_TOGGLE              ( ( unsigned int ) 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a88d040c0af65609a06c9a37cfd8ce20c"> 1166</a></span><span class="preprocessor">#define AT91C_TC_AEEVT                        ( ( unsigned int ) 0x3 &lt;&lt; 20 ) </span><span class="comment">/* (TC) External Event Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a71ad254bf8c0a85104590762ae7774fc"> 1167</a></span><span class="preprocessor">#define     AT91C_TC_AEEVT_NONE               ( ( unsigned int ) 0x0 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9a0fa7a18086b7ecac4af0001b946a06"> 1168</a></span><span class="preprocessor">#define     AT91C_TC_AEEVT_SET                ( ( unsigned int ) 0x1 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af326a9074408bd03701119693b5e5b68"> 1169</a></span><span class="preprocessor">#define     AT91C_TC_AEEVT_CLEAR              ( ( unsigned int ) 0x2 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a06cd80f4cc7ab26ba6ddc480cfebcfd9"> 1170</a></span><span class="preprocessor">#define     AT91C_TC_AEEVT_TOGGLE             ( ( unsigned int ) 0x3 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7b745aa903b20634e602c496fcad07bc"> 1171</a></span><span class="preprocessor">#define AT91C_TC_ASWTRG                       ( ( unsigned int ) 0x3 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Software Trigger Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3d4574db4ddce97f63e67b4a0cc948d3"> 1172</a></span><span class="preprocessor">#define     AT91C_TC_ASWTRG_NONE              ( ( unsigned int ) 0x0 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9aeb9be4fc92cf7ade10ded35713633e"> 1173</a></span><span class="preprocessor">#define     AT91C_TC_ASWTRG_SET               ( ( unsigned int ) 0x1 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9ccd13ad5e5574ab174f1d810fe9108a"> 1174</a></span><span class="preprocessor">#define     AT91C_TC_ASWTRG_CLEAR             ( ( unsigned int ) 0x2 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adc3d78a23ffd039e749bc135f8d7d70a"> 1175</a></span><span class="preprocessor">#define     AT91C_TC_ASWTRG_TOGGLE            ( ( unsigned int ) 0x3 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5c755adb2f13698bd70e538fd9b28e52"> 1176</a></span><span class="preprocessor">#define AT91C_TC_BCPB                         ( ( unsigned int ) 0x3 &lt;&lt; 24 ) </span><span class="comment">/* (TC) RB Compare Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac0c9ee09167f9188281015230db928d7"> 1177</a></span><span class="preprocessor">#define     AT91C_TC_BCPB_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4bf198d58f9b804c9d596a7d324fa255"> 1178</a></span><span class="preprocessor">#define     AT91C_TC_BCPB_SET                 ( ( unsigned int ) 0x1 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb0ce065d061ea136ae69bc2de789de9"> 1179</a></span><span class="preprocessor">#define     AT91C_TC_BCPB_CLEAR               ( ( unsigned int ) 0x2 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a96df3690abd95de683721739eb9afe9a"> 1180</a></span><span class="preprocessor">#define     AT91C_TC_BCPB_TOGGLE              ( ( unsigned int ) 0x3 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a33a0f6c7c40aebf48fb9aeee409520c9"> 1181</a></span><span class="preprocessor">#define AT91C_TC_BCPC                         ( ( unsigned int ) 0x3 &lt;&lt; 26 ) </span><span class="comment">/* (TC) RC Compare Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac65d5a735b123e292ad5452ce2c91892"> 1182</a></span><span class="preprocessor">#define     AT91C_TC_BCPC_NONE                ( ( unsigned int ) 0x0 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af2db25a89fc99361e1c334a5647abe37"> 1183</a></span><span class="preprocessor">#define     AT91C_TC_BCPC_SET                 ( ( unsigned int ) 0x1 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab4d5cbfc2c49dcad06262d863bc70d0c"> 1184</a></span><span class="preprocessor">#define     AT91C_TC_BCPC_CLEAR               ( ( unsigned int ) 0x2 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0275fb8cf32b14b8f2cddc361748a20a"> 1185</a></span><span class="preprocessor">#define     AT91C_TC_BCPC_TOGGLE              ( ( unsigned int ) 0x3 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad3457da8470b88dcbfdfcc4c181a3dfb"> 1186</a></span><span class="preprocessor">#define AT91C_TC_BEEVT                        ( ( unsigned int ) 0x3 &lt;&lt; 28 ) </span><span class="comment">/* (TC) External Event Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68ee4a23932dd0ef1b3a1eed804e4861"> 1187</a></span><span class="preprocessor">#define     AT91C_TC_BEEVT_NONE               ( ( unsigned int ) 0x0 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a762fa401e52f3601c9466a01d54e701e"> 1188</a></span><span class="preprocessor">#define     AT91C_TC_BEEVT_SET                ( ( unsigned int ) 0x1 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a09d1c605501f937ffda26aeb184e3008"> 1189</a></span><span class="preprocessor">#define     AT91C_TC_BEEVT_CLEAR              ( ( unsigned int ) 0x2 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a82acd57eafa731f22bdff2018eefaec5"> 1190</a></span><span class="preprocessor">#define     AT91C_TC_BEEVT_TOGGLE             ( ( unsigned int ) 0x3 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a04b0f1fc04bd6d6d11a5e194b2214188"> 1191</a></span><span class="preprocessor">#define AT91C_TC_BSWTRG                       ( ( unsigned int ) 0x3 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Software Trigger Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a71490d4b2d6b8d5cdc246d71d696a360"> 1192</a></span><span class="preprocessor">#define     AT91C_TC_BSWTRG_NONE              ( ( unsigned int ) 0x0 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7d77e5117003e11e0c312ed33f142d5e"> 1193</a></span><span class="preprocessor">#define     AT91C_TC_BSWTRG_SET               ( ( unsigned int ) 0x1 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a90da673f257cf292b7437a123d88058f"> 1194</a></span><span class="preprocessor">#define     AT91C_TC_BSWTRG_CLEAR             ( ( unsigned int ) 0x2 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8fc9812c09bfb66ee19f8b5ecde86fe3"> 1195</a></span><span class="preprocessor">#define     AT91C_TC_BSWTRG_TOGGLE            ( ( unsigned int ) 0x3 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment">/* -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- */</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a430dd419d79af2f49e86d63c5978169c"> 1197</a></span><span class="preprocessor">#define AT91C_TC_COVFS                        ( ( unsigned int ) 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (TC) Counter Overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a519a22eec8b5c618c2c51130106a8f81"> 1198</a></span><span class="preprocessor">#define AT91C_TC_LOVRS                        ( ( unsigned int ) 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (TC) Load Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac984dfb06785b4644e897331facbf791"> 1199</a></span><span class="preprocessor">#define AT91C_TC_CPAS                         ( ( unsigned int ) 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (TC) RA Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9aab3e7ad396ec65293da7ed525b147c"> 1200</a></span><span class="preprocessor">#define AT91C_TC_CPBS                         ( ( unsigned int ) 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (TC) RB Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a58852a9496be093ae1bc2a0fa8895024"> 1201</a></span><span class="preprocessor">#define AT91C_TC_CPCS                         ( ( unsigned int ) 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (TC) RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae95f62baf644c3bc39f3ae2d27634ddc"> 1202</a></span><span class="preprocessor">#define AT91C_TC_LDRAS                        ( ( unsigned int ) 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (TC) RA Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab6f7c97949a8c6c0f1cd7f8e45d84361"> 1203</a></span><span class="preprocessor">#define AT91C_TC_LDRBS                        ( ( unsigned int ) 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (TC) RB Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaaac907e8372575fa52e28dd604820ed"> 1204</a></span><span class="preprocessor">#define AT91C_TC_ETRCS                        ( ( unsigned int ) 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (TC) External Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af0d5bb0907975e95e87656bebcc275c7"> 1205</a></span><span class="preprocessor">#define AT91C_TC_ETRGS                        ( ( unsigned int ) 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Clock Enabling */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afcd600600083ddc63c832ee4e0236b44"> 1206</a></span><span class="preprocessor">#define AT91C_TC_MTIOA                        ( ( unsigned int ) 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (TC) TIOA Mirror */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a77e62550ab18d593d893a15f04c48b11"> 1207</a></span><span class="preprocessor">#define AT91C_TC_MTIOB                        ( ( unsigned int ) 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (TC) TIOA Mirror */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">/* -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">/* -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">/* -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Timer Counter Interface */</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___t_c_b.html">_AT91S_TCB</a></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>{</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a75f72925e67a1048de9575e934e162">AT91S_TC</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2e02987c085b14b430de8a974e73dcf2">TCB_TC0</a>;        <span class="comment">/* TC Channel 0 */</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_c_b.html#afdc45358f1b9877848d86c2a961b8fcd">Reserved0</a>[ 4 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a75f72925e67a1048de9575e934e162">AT91S_TC</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa8f4a7047b09a10ca401fa94bc0ada66">TCB_TC1</a>;        <span class="comment">/* TC Channel 1 */</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_c_b.html#a3cc49e27722e8de9d6d5fadb6445c391">Reserved1</a>[ 4 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a75f72925e67a1048de9575e934e162">AT91S_TC</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a5bb50140d2cc55fe6f4fc1585535d2f4">TCB_TC2</a>;        <span class="comment">/* TC Channel 2 */</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___t_c_b.html#aa7bc844b1136c77f0e771bb2d9069ab9">Reserved2</a>[ 4 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a0e94c0c067c3b035524a4f084a2d6367">TCB_BCR</a>;        <span class="comment">/* TC Block Control Register */</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a0a75ddbc59c2640a4534b0e4966eb422">TCB_BMR</a>;        <span class="comment">/* TC Block Mode Register */</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a670a1550c346c9dc0cbe1f6678921909"> 1225</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abb6226983fc844c8267e004b4800b792">AT91S_TCB</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a670a1550c346c9dc0cbe1f6678921909">AT91PS_TCB</a>;</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span> </div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment">/* -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- */</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a107c19a568a5dec4983418a84564ef4b"> 1228</a></span><span class="preprocessor">#define AT91C_TCB_SYNC                 ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (TCB) Synchro Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">/* -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- */</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae15ae07551e91230ddf723731d003945"> 1230</a></span><span class="preprocessor">#define AT91C_TCB_TC0XC0S              ( ( unsigned int ) 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (TCB) External Clock Signal 0 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae698f28e6c2299165b7b69ad7f2f077b"> 1231</a></span><span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TCLK0    ( ( unsigned int ) 0x0 )      </span><span class="comment">/* (TCB) TCLK0 connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2a3d3630ca284f2cef9836838e499597"> 1232</a></span><span class="preprocessor">#define     AT91C_TCB_TC0XC0S_NONE     ( ( unsigned int ) 0x1 )      </span><span class="comment">/* (TCB) None signal connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aac6a33f8a77717cff071fa978eb40a02"> 1233</a></span><span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA1    ( ( unsigned int ) 0x2 )      </span><span class="comment">/* (TCB) TIOA1 connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a208d9f3f7e5d7a86e12bc766b5340d71"> 1234</a></span><span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA2    ( ( unsigned int ) 0x3 )      </span><span class="comment">/* (TCB) TIOA2 connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab841b88704c17e5e42b597dc4127c2f9"> 1235</a></span><span class="preprocessor">#define AT91C_TCB_TC1XC1S              ( ( unsigned int ) 0x1 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) External Clock Signal 1 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a27b0840e23ff09778d0208757359fc8d"> 1236</a></span><span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TCLK1    ( ( unsigned int ) 0x0 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) TCLK1 connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a72487486b4357d1f250cab673364653d"> 1237</a></span><span class="preprocessor">#define     AT91C_TCB_TC1XC1S_NONE     ( ( unsigned int ) 0x1 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) None signal connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0b119a2dcd261e236d36e69945f03d51"> 1238</a></span><span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA0    ( ( unsigned int ) 0x2 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) TIOA0 connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aef4e0cc9cfc6a26f0b78e82f01604d41"> 1239</a></span><span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA2    ( ( unsigned int ) 0x3 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) TIOA2 connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afef7e2ad858ff351031a50dc5761b7cb"> 1240</a></span><span class="preprocessor">#define AT91C_TCB_TC2XC2S              ( ( unsigned int ) 0x1 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) External Clock Signal 2 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a22a2ef64cb698fa796657a4a2568dc2b"> 1241</a></span><span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TCLK2    ( ( unsigned int ) 0x0 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) TCLK2 connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a48647ce84e818212bf1c7bab2c271129"> 1242</a></span><span class="preprocessor">#define     AT91C_TCB_TC2XC2S_NONE     ( ( unsigned int ) 0x1 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) None signal connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abdf5cf6482dc8886b3f26910ef5ad08b"> 1243</a></span><span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA0    ( ( unsigned int ) 0x2 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) TIOA0 connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#accc33dcfb2b2272a7227edf4a829202b"> 1244</a></span><span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA2    ( ( unsigned int ) 0x3 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) TIOA2 connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span> </div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR PWMC Channel Interface */</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_w_m_c___c_h.html">_AT91S_PWMC_CH</a></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>{</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a632034948348ad1713e632dc47e1a593">PWMC_CMR</a>;           <span class="comment">/* Channel Mode Register */</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3ad338103b89eae5a7ad6eb49c879cac">PWMC_CDTYR</a>;         <span class="comment">/* Channel Duty Cycle Register */</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#aa58744eced11c0ecee4daf466a3b6076">PWMC_CPRDR</a>;         <span class="comment">/* Channel Period Register */</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a743e65c6c68770b8bf204e7c75732d54">PWMC_CCNTR</a>;         <span class="comment">/* Channel Counter Register */</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad84c452b64f96f59b46cc8f1d67f6818">PWMC_CUPDR</a>;         <span class="comment">/* Channel Update Register */</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a36f3eaa4231551e9ac9f722c67e8e60a">PWMC_Reserved</a>[ 3 ]; <span class="comment">/* Reserved */</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a725dc103d711fd915394f531b42e07f8"> 1257</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a2aa49057c650a9a789eb8213d817d850">AT91S_PWMC_CH</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a725dc103d711fd915394f531b42e07f8">AT91PS_PWMC_CH</a>;</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">/* -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- */</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a92111764b223a0bf7305ec4693a80584"> 1260</a></span><span class="preprocessor">#define AT91C_PWMC_CPRE             ( ( unsigned int ) 0xF &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Pre-scaler : PWMC_CLKx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5016eb27e1ccdbcc0957873d46ec017a"> 1261</a></span><span class="preprocessor">#define     AT91C_PWMC_CPRE_MCK     ( ( unsigned int ) 0x0 )       </span><span class="comment">/* (PWMC_CH) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ef05931cd8d7c9c6239b82138e4ff22"> 1262</a></span><span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKA    ( ( unsigned int ) 0xB )       </span><span class="comment">/* (PWMC_CH) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5d72dd7e4351fcc2cea8ad191ef93e70"> 1263</a></span><span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKB    ( ( unsigned int ) 0xC )       </span><span class="comment">/* (PWMC_CH) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5343cdc8e24a06313c79c396e5e05007"> 1264</a></span><span class="preprocessor">#define AT91C_PWMC_CALG             ( ( unsigned int ) 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (PWMC_CH) Channel Alignment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a980337fe08cff463cf4b907afbf94b5b"> 1265</a></span><span class="preprocessor">#define AT91C_PWMC_CPOL             ( ( unsigned int ) 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (PWMC_CH) Channel Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a52d089832ea954b3970fe3fa613871a4"> 1266</a></span><span class="preprocessor">#define AT91C_PWMC_CPD              ( ( unsigned int ) 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (PWMC_CH) Channel Update Period */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment">/* -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- */</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac334ec5d6b396e653abffe96a8d42904"> 1268</a></span><span class="preprocessor">#define AT91C_PWMC_CDTY             ( ( unsigned int ) 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Duty Cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">/* -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- */</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a87acdedf8ce9be836d024cfa1b213af0"> 1270</a></span><span class="preprocessor">#define AT91C_PWMC_CPRD             ( ( unsigned int ) 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Period */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">/* -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- */</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afb29e1cc4a83bb7c7fe7f7481b47920b"> 1272</a></span><span class="preprocessor">#define AT91C_PWMC_CCNT             ( ( unsigned int ) 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">/* -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- */</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aee1a0a02872a39bf134892ec37efafac"> 1274</a></span><span class="preprocessor">#define AT91C_PWMC_CUPD             ( ( unsigned int ) 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Update */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface */</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___p_w_m_c.html">_AT91S_PWMC</a></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>{</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#afc236ccdfde1b75798af8efac0a3882b">PWMC_MR</a>;            <span class="comment">/* PWMC Mode Register */</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9c4ed222ead736e732914168ced7b5ed">PWMC_ENA</a>;           <span class="comment">/* PWMC Enable Register */</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a3541a68d876ed13805b8eebdea37d557">PWMC_DIS</a>;           <span class="comment">/* PWMC Disable Register */</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ac77d514f3dd8679c6122e7b232045b42">PWMC_SR</a>;            <span class="comment">/* PWMC Status Register */</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a4427bc86b9c7afed97310c78a6f0fb35">PWMC_IER</a>;           <span class="comment">/* PWMC Interrupt Enable Register */</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7028938d7e75a5c678c434eb818dbbad">PWMC_IDR</a>;           <span class="comment">/* PWMC Interrupt Disable Register */</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ab9351d5f1a187070b0996b81144ea5e4">PWMC_IMR</a>;           <span class="comment">/* PWMC Interrupt Mask Register */</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a7bbbd577e073a0765a21a6951068ffa1">PWMC_ISR</a>;           <span class="comment">/* PWMC Interrupt Status Register */</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_w_m_c.html#a1baa67c9707aeee68147f9d39fa6fb4e">Reserved0</a>[ 55 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#acd999344c479583f3c398ec7e1c7daa8">PWMC_VR</a>;            <span class="comment">/* PWMC Version Register */</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___p_w_m_c.html#ac122daa3cb4b2bf33d016fc54dab8fff">Reserved1</a>[ 64 ];    <span class="comment">/* */</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a2aa49057c650a9a789eb8213d817d850">AT91S_PWMC_CH</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a>[ 32 ]; <span class="comment">/* PWMC Channel 0 */</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af60e80f41df05b48b2644ef68f03e8cc"> 1293</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a8f2b07eb280e2593187d56cf40fd4e1c">AT91S_PWMC</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#af60e80f41df05b48b2644ef68f03e8cc">AT91PS_PWMC</a>;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment">/* -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- */</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3108f527efb1a0026e7a5bd7dbaf4613"> 1296</a></span><span class="preprocessor">#define AT91C_PWMC_DIVA            ( ( unsigned int ) 0xFF &lt;&lt; 0 )  </span><span class="comment">/* (PWMC) CLKA divide factor. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9cbbd9f834ebf9858a6097cf5af5e63a"> 1297</a></span><span class="preprocessor">#define AT91C_PWMC_PREA            ( ( unsigned int ) 0xF &lt;&lt; 8 )   </span><span class="comment">/* (PWMC) Divider Input Clock Prescaler A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a477e34e6f4e44028a66672fae268c633"> 1298</a></span><span class="preprocessor">#define     AT91C_PWMC_PREA_MCK    ( ( unsigned int ) 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (PWMC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad34024a5488dc9ccbf410b85489eac28"> 1299</a></span><span class="preprocessor">#define AT91C_PWMC_DIVB            ( ( unsigned int ) 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (PWMC) CLKB divide factor. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a307a50fad99227683ab61e7be70d50cf"> 1300</a></span><span class="preprocessor">#define AT91C_PWMC_PREB            ( ( unsigned int ) 0xF &lt;&lt; 24 )  </span><span class="comment">/* (PWMC) Divider Input Clock Prescaler B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7900e3d28d1888130f9f70c954e6424a"> 1301</a></span><span class="preprocessor">#define     AT91C_PWMC_PREB_MCK    ( ( unsigned int ) 0x0 &lt;&lt; 24 )  </span><span class="comment">/* (PWMC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">/* -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- */</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4ca7975eb170ea029255aa13efe63908"> 1303</a></span><span class="preprocessor">#define AT91C_PWMC_CHID0           ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (PWMC) Channel ID 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa41d6106e3fe0a8366622de6bdbec2a8"> 1304</a></span><span class="preprocessor">#define AT91C_PWMC_CHID1           ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (PWMC) Channel ID 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a07679c8f5c52bb41c9317a2213f48dd4"> 1305</a></span><span class="preprocessor">#define AT91C_PWMC_CHID2           ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (PWMC) Channel ID 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad9b989525e43ef5fcdb9eca00a9c4f75"> 1306</a></span><span class="preprocessor">#define AT91C_PWMC_CHID3           ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (PWMC) Channel ID 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a52d31c45649266ad53a48b54c1b3bbfe"> 1307</a></span><span class="preprocessor">#define AT91C_PWMC_CHID4           ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (PWMC) Channel ID 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac3c9633f9bedfa3e6c0787b934e60a39"> 1308</a></span><span class="preprocessor">#define AT91C_PWMC_CHID5           ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (PWMC) Channel ID 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2716272b7b6346e7aff09ad01ebd4fd2"> 1309</a></span><span class="preprocessor">#define AT91C_PWMC_CHID6           ( ( unsigned int ) 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (PWMC) Channel ID 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a05e2f941f75dde8f79c2da8249313f50"> 1310</a></span><span class="preprocessor">#define AT91C_PWMC_CHID7           ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (PWMC) Channel ID 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">/* -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- */</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">/* -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- */</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">/* -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">/* -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment">/* -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">/* -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span> </div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">/*              SOFTWARE API DEFINITION  FOR USB Device Interface */</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct___a_t91_s___u_d_p.html">_AT91S_UDP</a></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>{</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a51622153ab12def47cee4fec1481c907">UDP_NUM</a>;        <span class="comment">/* Frame Number Register */</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#affc85b88cdcce4495ede1b37136357aa">UDP_GLBSTATE</a>;   <span class="comment">/* Global State Register */</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a52592f8077f321361452d452d2723b02">UDP_FADDR</a>;      <span class="comment">/* Function Address Register */</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_d_p.html#a21ec9d439f9a93d433e51086767e9027">Reserved0</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2b63ab7e8b1f4726fb8a211838d941c0">UDP_IER</a>;        <span class="comment">/* Interrupt Enable Register */</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a2abda30a7a18b86a0c6477929d679883">UDP_IDR</a>;        <span class="comment">/* Interrupt Disable Register */</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#af5e3f9aaceb184fd30e7a932ae660a8c">UDP_IMR</a>;        <span class="comment">/* Interrupt Mask Register */</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a9ca9094c349a63d856deba6ece29b9bf">UDP_ISR</a>;        <span class="comment">/* Interrupt Status Register */</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a613322f90ce4686f342e99dfc9777483">UDP_ICR</a>;        <span class="comment">/* Interrupt Clear Register */</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_d_p.html#a269c69151e7a68327cfc230b3f694508">Reserved1</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a1995fa785edfc74696def269afe17e5b">UDP_RSTEP</a>;      <span class="comment">/* Reset Endpoint Register */</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_variable" href="struct___a_t91_s___u_d_p.html#a0c441ba136413330a5de9dd5160d4d42">Reserved2</a>[ 1 ]; <span class="comment">/* */</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#adeabde67cea5ed0098b9d2c8f3ade1d5">UDP_CSR</a>[ 8 ];   <span class="comment">/* Endpoint Control and Status Register */</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>    <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a> <a class="code hl_define" href="_a_t91_s_a_m7_s64__inc_8h.html#a517899d1d05e9c475358e6d40d41e08f">UDP_FDR</a>[ 8 ];   <span class="comment">/* Endpoint FIFO Data Register */</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a95eee70079408b5151b96661759c9c9c"> 1337</a></span>} <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aed7a4a09673c3c21338d38d855c199ce">AT91S_UDP</a>, * <a class="code hl_typedef" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a95eee70079408b5151b96661759c9c9c">AT91PS_UDP</a>;</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span> </div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">/* -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- */</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae918f0a0813be8b451014b8f529f4012"> 1340</a></span><span class="preprocessor">#define AT91C_UDP_FRM_NUM    ( ( unsigned int ) 0x7FF &lt;&lt; 0 ) </span><span class="comment">/* (UDP) Frame Number as Defined in the Packet Field Formats */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a45d1c10c52bf20f2dd6997252eb2ae18"> 1341</a></span><span class="preprocessor">#define AT91C_UDP_FRM_ERR    ( ( unsigned int ) 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (UDP) Frame Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa2e68a9a62ba43d7a96792240ad058b3"> 1342</a></span><span class="preprocessor">#define AT91C_UDP_FRM_OK     ( ( unsigned int ) 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (UDP) Frame OK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment">/* -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- */</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3df939ec689fad23144ed35e84143477"> 1344</a></span><span class="preprocessor">#define AT91C_UDP_FADDEN     ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (UDP) Function Address Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3af25a93d8e82f42f92e4f79a5bbaa83"> 1345</a></span><span class="preprocessor">#define AT91C_UDP_CONFG      ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (UDP) Configured */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acb510a4b8b4bb3b293dc239627531361"> 1346</a></span><span class="preprocessor">#define AT91C_UDP_RMWUPE     ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (UDP) Remote Wake Up Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa1cebacb3bdd5541bc1de71ccdf92bd9"> 1347</a></span><span class="preprocessor">#define AT91C_UDP_RSMINPR    ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (UDP) A Resume Has Been Sent to the Host */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">/* -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa399fdeb0df35c8553ef06c6da18eff7"> 1349</a></span><span class="preprocessor">#define AT91C_UDP_FADD       ( ( unsigned int ) 0xFF &lt;&lt; 0 )  </span><span class="comment">/* (UDP) Function Address Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6c6ce7f722bcfaaaa6c9053d448a91bf"> 1350</a></span><span class="preprocessor">#define AT91C_UDP_FEN        ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (UDP) Function Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">/* -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa231db13123efe85390749a5f41655b3"> 1352</a></span><span class="preprocessor">#define AT91C_UDP_EPINT0     ( ( unsigned int ) 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (UDP) Endpoint 0 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1a17ba7dff62066021586d2c9da30148"> 1353</a></span><span class="preprocessor">#define AT91C_UDP_EPINT1     ( ( unsigned int ) 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (UDP) Endpoint 0 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae5d8fc722f9c7fcd51508e4b348dea0d"> 1354</a></span><span class="preprocessor">#define AT91C_UDP_EPINT2     ( ( unsigned int ) 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (UDP) Endpoint 2 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a242f01d1ddfe223db69f230c267b37c0"> 1355</a></span><span class="preprocessor">#define AT91C_UDP_EPINT3     ( ( unsigned int ) 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (UDP) Endpoint 3 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8b92a2c29b38aa41e194f04fd1bd9583"> 1356</a></span><span class="preprocessor">#define AT91C_UDP_EPINT4     ( ( unsigned int ) 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (UDP) Endpoint 4 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae82098ed40ebf71c7ad652794ef79d3f"> 1357</a></span><span class="preprocessor">#define AT91C_UDP_EPINT5     ( ( unsigned int ) 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (UDP) Endpoint 5 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac388492383cbd75ef402e9c918eabf84"> 1358</a></span><span class="preprocessor">#define AT91C_UDP_EPINT6     ( ( unsigned int ) 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (UDP) Endpoint 6 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3d79400498a03ea70f61231f29843140"> 1359</a></span><span class="preprocessor">#define AT91C_UDP_EPINT7     ( ( unsigned int ) 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (UDP) Endpoint 7 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aee76f53e58d0725d21b57e16a1872b91"> 1360</a></span><span class="preprocessor">#define AT91C_UDP_RXSUSP     ( ( unsigned int ) 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (UDP) USB Suspend Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a359943e009f7a44ba0bbe03db8eeedd5"> 1361</a></span><span class="preprocessor">#define AT91C_UDP_RXRSM      ( ( unsigned int ) 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (UDP) USB Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a16457337bc108f926e0da7eb99643baf"> 1362</a></span><span class="preprocessor">#define AT91C_UDP_EXTRSM     ( ( unsigned int ) 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (UDP) USB External Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7bc497e4d0bcf0ad713648f9c13a890c"> 1363</a></span><span class="preprocessor">#define AT91C_UDP_SOFINT     ( ( unsigned int ) 0x1 &lt;&lt; 11 )  </span><span class="comment">/* (UDP) USB Start Of frame Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa8ef719c8714aedb7d302809d1cabff6"> 1364</a></span><span class="preprocessor">#define AT91C_UDP_WAKEUP     ( ( unsigned int ) 0x1 &lt;&lt; 13 )  </span><span class="comment">/* (UDP) USB Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">/* -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">/* -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">/* -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a963f4e535475fdca21e2b4462041ba16"> 1368</a></span><span class="preprocessor">#define AT91C_UDP_ENDBUSRES              ( ( unsigned int ) 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (UDP) USB End Of Bus Reset Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">/* -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- */</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment">/* -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- */</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8eece1c2437e70c0d23995d182747169"> 1371</a></span><span class="preprocessor">#define AT91C_UDP_EP0                    ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (UDP) Reset Endpoint 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3192588280fa39ba88e7807162df2668"> 1372</a></span><span class="preprocessor">#define AT91C_UDP_EP1                    ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (UDP) Reset Endpoint 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afc01cc967634aaf6b34c009593ab6663"> 1373</a></span><span class="preprocessor">#define AT91C_UDP_EP2                    ( ( unsigned int ) 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (UDP) Reset Endpoint 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a55ff9f19b78ade374607ba1e30681b04"> 1374</a></span><span class="preprocessor">#define AT91C_UDP_EP3                    ( ( unsigned int ) 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (UDP) Reset Endpoint 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a06db7f870578c69ea91a04032855ebfa"> 1375</a></span><span class="preprocessor">#define AT91C_UDP_EP4                    ( ( unsigned int ) 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (UDP) Reset Endpoint 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa5fabc45c94b0b55e2ff75b512aada4d"> 1376</a></span><span class="preprocessor">#define AT91C_UDP_EP5                    ( ( unsigned int ) 0x1 &lt;&lt; 5 )    </span><span class="comment">/* (UDP) Reset Endpoint 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e2ce2d9909d197b4248aa66d5474607"> 1377</a></span><span class="preprocessor">#define AT91C_UDP_EP6                    ( ( unsigned int ) 0x1 &lt;&lt; 6 )    </span><span class="comment">/* (UDP) Reset Endpoint 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a301ae88de134332de036bdb7276bef"> 1378</a></span><span class="preprocessor">#define AT91C_UDP_EP7                    ( ( unsigned int ) 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (UDP) Reset Endpoint 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">/* -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- */</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa0248fd3450dbed0a4920efbd37a5c25"> 1380</a></span><span class="preprocessor">#define AT91C_UDP_TXCOMP                 ( ( unsigned int ) 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (UDP) Generates an IN packet with data previously written in the DPR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae313b496b0f57c6f1709a2fb4b57daaa"> 1381</a></span><span class="preprocessor">#define AT91C_UDP_RX_DATA_BK0            ( ( unsigned int ) 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (UDP) Receive Data Bank 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2a28903a455889bb4db81566185e2470"> 1382</a></span><span class="preprocessor">#define AT91C_UDP_RXSETUP                ( ( unsigned int ) 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (UDP) Sends STALL to the Host (Control endpoints) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a59bb4c10c9e4abb9fbe812b22069f50f"> 1383</a></span><span class="preprocessor">#define AT91C_UDP_ISOERROR               ( ( unsigned int ) 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (UDP) Isochronous error (Isochronous endpoints) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afb1da15a9600778181dba435272150da"> 1384</a></span><span class="preprocessor">#define AT91C_UDP_TXPKTRDY               ( ( unsigned int ) 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (UDP) Transmit Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a99191244fa595e96bec692b200b9c708"> 1385</a></span><span class="preprocessor">#define AT91C_UDP_FORCESTALL             ( ( unsigned int ) 0x1 &lt;&lt; 5 )    </span><span class="comment">/* (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acb6db66df37f8269f54808965876452d"> 1386</a></span><span class="preprocessor">#define AT91C_UDP_RX_DATA_BK1            ( ( unsigned int ) 0x1 &lt;&lt; 6 )    </span><span class="comment">/* (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad5bb9f6b22cd7b71c41e0c5f21359147"> 1387</a></span><span class="preprocessor">#define AT91C_UDP_DIR                    ( ( unsigned int ) 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (UDP) Transfer Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adab36cc6d97194fd0c3a34dfe9f1076b"> 1388</a></span><span class="preprocessor">#define AT91C_UDP_EPTYPE                 ( ( unsigned int ) 0x7 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Endpoint type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1d3aaad9ea154ac7ea6357eadd5c8a32"> 1389</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_CTRL        ( ( unsigned int ) 0x0 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1aec7e27eed3a2d7be3a15342b6299f"> 1390</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_OUT     ( ( unsigned int ) 0x1 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Isochronous OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac94b088b5f232c505558cabead5719fd"> 1391</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_OUT    ( ( unsigned int ) 0x2 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Bulk OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab1a1c8a2611827dd00b51592c13fc92e"> 1392</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_OUT     ( ( unsigned int ) 0x3 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Interrupt OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab0038b2f8b27df3ad0d9715120e5eb24"> 1393</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_IN      ( ( unsigned int ) 0x5 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Isochronous IN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6662ace61cac91faf0ae2d564623105d"> 1394</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_IN     ( ( unsigned int ) 0x6 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Bulk IN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab04fd08051845f87617a29a73b99fbfe"> 1395</a></span><span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_IN      ( ( unsigned int ) 0x7 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Interrupt IN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa7f9626f06dff378615092a5c0d601a3"> 1396</a></span><span class="preprocessor">#define AT91C_UDP_DTGLE                  ( ( unsigned int ) 0x1 &lt;&lt; 11 )   </span><span class="comment">/* (UDP) Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa6a2e4bfbfd0b615450b6d812f21a0a3"> 1397</a></span><span class="preprocessor">#define AT91C_UDP_EPEDS                  ( ( unsigned int ) 0x1 &lt;&lt; 15 )   </span><span class="comment">/* (UDP) Endpoint Enable Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6528ea478dd6f86c09ec5fb953238acd"> 1398</a></span><span class="preprocessor">#define AT91C_UDP_RXBYTECNT              ( ( unsigned int ) 0x7FF &lt;&lt; 16 ) </span><span class="comment">/* (UDP) Number Of Bytes Available in the FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span> </div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">/*               REGISTER ADDRESS DEFINITION FOR AT91SAM7S64 */</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">/* ========== Register definition for SYSC peripheral ========== */</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6d09105f13ca3a4faa63de3c139b1a13"> 1404</a></span><span class="preprocessor">#define AT91C_SYSC_SYSC_VRPM    ( ( AT91_REG * ) 0xFFFFFD60 ) </span><span class="comment">/* (SYSC) Voltage Regulator Power Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">/* ========== Register definition for AIC peripheral ========== */</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2ebc1521442e6301cbc1aebe8b6a60fe"> 1406</a></span><span class="preprocessor">#define AT91C_AIC_ICCR          ( ( AT91_REG * ) 0xFFFFF128 ) </span><span class="comment">/* (AIC) Interrupt Clear Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab55840ce00a4bfa54acfd8b74809c71d"> 1407</a></span><span class="preprocessor">#define AT91C_AIC_IECR          ( ( AT91_REG * ) 0xFFFFF120 ) </span><span class="comment">/* (AIC) Interrupt Enable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4480f18cb6202e4fca4cfef8f5276705"> 1408</a></span><span class="preprocessor">#define AT91C_AIC_SMR           ( ( AT91_REG * ) 0xFFFFF000 ) </span><span class="comment">/* (AIC) Source Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a02c05836353c43c959f4588438a09a2e"> 1409</a></span><span class="preprocessor">#define AT91C_AIC_ISCR          ( ( AT91_REG * ) 0xFFFFF12C ) </span><span class="comment">/* (AIC) Interrupt Set Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4b9cd98d7ecaede481636cb8ed07aa3f"> 1410</a></span><span class="preprocessor">#define AT91C_AIC_EOICR         ( ( AT91_REG * ) 0xFFFFF130 ) </span><span class="comment">/* (AIC) End of Interrupt Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a658342079ef86ca02b400bca590157c5"> 1411</a></span><span class="preprocessor">#define AT91C_AIC_DCR           ( ( AT91_REG * ) 0xFFFFF138 ) </span><span class="comment">/* (AIC) Debug Control Register (Protect) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acac44f7aa3c5256f6d1f2fce7174b45f"> 1412</a></span><span class="preprocessor">#define AT91C_AIC_FFER          ( ( AT91_REG * ) 0xFFFFF140 ) </span><span class="comment">/* (AIC) Fast Forcing Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3706014afd66ae5afcfc65bafbb7a856"> 1413</a></span><span class="preprocessor">#define AT91C_AIC_SVR           ( ( AT91_REG * ) 0xFFFFF080 ) </span><span class="comment">/* (AIC) Source Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3ef43da35c21f7decfeee386eefce49"> 1414</a></span><span class="preprocessor">#define AT91C_AIC_SPU           ( ( AT91_REG * ) 0xFFFFF134 ) </span><span class="comment">/* (AIC) Spurious Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a79e930ea8ad33613147ad0f0917a90e8"> 1415</a></span><span class="preprocessor">#define AT91C_AIC_FFDR          ( ( AT91_REG * ) 0xFFFFF144 ) </span><span class="comment">/* (AIC) Fast Forcing Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a260f4fef8883877802b9f495afadedef"> 1416</a></span><span class="preprocessor">#define AT91C_AIC_FVR           ( ( AT91_REG * ) 0xFFFFF104 ) </span><span class="comment">/* (AIC) FIQ Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa3d9b233ceed49a9659357ad505e03e7"> 1417</a></span><span class="preprocessor">#define AT91C_AIC_FFSR          ( ( AT91_REG * ) 0xFFFFF148 ) </span><span class="comment">/* (AIC) Fast Forcing Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aec49d326140f483ce6a51125c04b4c45"> 1418</a></span><span class="preprocessor">#define AT91C_AIC_IMR           ( ( AT91_REG * ) 0xFFFFF110 ) </span><span class="comment">/* (AIC) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a502b849eb0925da51ea1724bfb9ff675"> 1419</a></span><span class="preprocessor">#define AT91C_AIC_ISR           ( ( AT91_REG * ) 0xFFFFF108 ) </span><span class="comment">/* (AIC) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a59d48beaedc4723dde35e1da1290c72b"> 1420</a></span><span class="preprocessor">#define AT91C_AIC_IVR           ( ( AT91_REG * ) 0xFFFFF100 ) </span><span class="comment">/* (AIC) IRQ Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1d8f11768ada3d34e3d231ad3256cb2d"> 1421</a></span><span class="preprocessor">#define AT91C_AIC_IDCR          ( ( AT91_REG * ) 0xFFFFF124 ) </span><span class="comment">/* (AIC) Interrupt Disable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6d5196b096a59a7e16ecb1fb9d87c484"> 1422</a></span><span class="preprocessor">#define AT91C_AIC_CISR          ( ( AT91_REG * ) 0xFFFFF114 ) </span><span class="comment">/* (AIC) Core Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abf803377d831045384c1b12293880e75"> 1423</a></span><span class="preprocessor">#define AT91C_AIC_IPR           ( ( AT91_REG * ) 0xFFFFF10C ) </span><span class="comment">/* (AIC) Interrupt Pending Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">/* ========== Register definition for DBGU peripheral ========== */</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5631a1b7971aca70b47da6170d65a736"> 1425</a></span><span class="preprocessor">#define AT91C_DBGU_C2R          ( ( AT91_REG * ) 0xFFFFF244 ) </span><span class="comment">/* (DBGU) Chip ID2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae48c03ce04459be6c814abdfab687665"> 1426</a></span><span class="preprocessor">#define AT91C_DBGU_THR          ( ( AT91_REG * ) 0xFFFFF21C ) </span><span class="comment">/* (DBGU) Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af6aadb08af97abf5e5bc84370188a9fc"> 1427</a></span><span class="preprocessor">#define AT91C_DBGU_CSR          ( ( AT91_REG * ) 0xFFFFF214 ) </span><span class="comment">/* (DBGU) Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acf568b5e33118d36d873ee727823d67a"> 1428</a></span><span class="preprocessor">#define AT91C_DBGU_IDR          ( ( AT91_REG * ) 0xFFFFF20C ) </span><span class="comment">/* (DBGU) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7c33929d0f5af7047f9995e7a1e8578c"> 1429</a></span><span class="preprocessor">#define AT91C_DBGU_MR           ( ( AT91_REG * ) 0xFFFFF204 ) </span><span class="comment">/* (DBGU) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ab0033ea4e9cff2313119750a92e0f9"> 1430</a></span><span class="preprocessor">#define AT91C_DBGU_FNTR         ( ( AT91_REG * ) 0xFFFFF248 ) </span><span class="comment">/* (DBGU) Force NTRST Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1b99b2e13c5312d5241bcddd6187ac7c"> 1431</a></span><span class="preprocessor">#define AT91C_DBGU_C1R          ( ( AT91_REG * ) 0xFFFFF240 ) </span><span class="comment">/* (DBGU) Chip ID1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa3b5cb939e2298f254432f550fb463e0"> 1432</a></span><span class="preprocessor">#define AT91C_DBGU_BRGR         ( ( AT91_REG * ) 0xFFFFF220 ) </span><span class="comment">/* (DBGU) Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af348a2b1a503eb350207ac37a7223e05"> 1433</a></span><span class="preprocessor">#define AT91C_DBGU_RHR          ( ( AT91_REG * ) 0xFFFFF218 ) </span><span class="comment">/* (DBGU) Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aac25413834b77b44602de7a3b4fbb4eb"> 1434</a></span><span class="preprocessor">#define AT91C_DBGU_IMR          ( ( AT91_REG * ) 0xFFFFF210 ) </span><span class="comment">/* (DBGU) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab5eaf17d54f6373dee1cd4bf5c00c438"> 1435</a></span><span class="preprocessor">#define AT91C_DBGU_IER          ( ( AT91_REG * ) 0xFFFFF208 ) </span><span class="comment">/* (DBGU) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7fcdca5d607d446eb412ee0fbcb4390f"> 1436</a></span><span class="preprocessor">#define AT91C_DBGU_CR           ( ( AT91_REG * ) 0xFFFFF200 ) </span><span class="comment">/* (DBGU) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">/* ========== Register definition for PDC_DBGU peripheral ========== */</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a23e6b5020286359a8057ab6ed844bdd9"> 1438</a></span><span class="preprocessor">#define AT91C_DBGU_TNCR         ( ( AT91_REG * ) 0xFFFFF31C ) </span><span class="comment">/* (PDC_DBGU) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a100458251305b7e09f5291651fa42775"> 1439</a></span><span class="preprocessor">#define AT91C_DBGU_RNCR         ( ( AT91_REG * ) 0xFFFFF314 ) </span><span class="comment">/* (PDC_DBGU) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a261fe49a6c0d5a977e0ba8d21bce840b"> 1440</a></span><span class="preprocessor">#define AT91C_DBGU_PTCR         ( ( AT91_REG * ) 0xFFFFF320 ) </span><span class="comment">/* (PDC_DBGU) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abc9bd6435abbf87311d1aba24c24ed5b"> 1441</a></span><span class="preprocessor">#define AT91C_DBGU_PTSR         ( ( AT91_REG * ) 0xFFFFF324 ) </span><span class="comment">/* (PDC_DBGU) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa7a36d4facf6efb40dc61a7b6fb9cd54"> 1442</a></span><span class="preprocessor">#define AT91C_DBGU_RCR          ( ( AT91_REG * ) 0xFFFFF304 ) </span><span class="comment">/* (PDC_DBGU) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a41bc9657a3781147caba9eb659c440bd"> 1443</a></span><span class="preprocessor">#define AT91C_DBGU_TCR          ( ( AT91_REG * ) 0xFFFFF30C ) </span><span class="comment">/* (PDC_DBGU) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a337ce11c82d64e6e573ff40e4d9a0830"> 1444</a></span><span class="preprocessor">#define AT91C_DBGU_RPR          ( ( AT91_REG * ) 0xFFFFF300 ) </span><span class="comment">/* (PDC_DBGU) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1c9e7316fc10820f2bfd2b0516ee960b"> 1445</a></span><span class="preprocessor">#define AT91C_DBGU_TPR          ( ( AT91_REG * ) 0xFFFFF308 ) </span><span class="comment">/* (PDC_DBGU) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab7f706467663bc392173b45df73a764f"> 1446</a></span><span class="preprocessor">#define AT91C_DBGU_RNPR         ( ( AT91_REG * ) 0xFFFFF310 ) </span><span class="comment">/* (PDC_DBGU) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2402eba2b61ad0fcc19d11e1711c9d16"> 1447</a></span><span class="preprocessor">#define AT91C_DBGU_TNPR         ( ( AT91_REG * ) 0xFFFFF318 ) </span><span class="comment">/* (PDC_DBGU) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">/* ========== Register definition for PIOA peripheral ========== */</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a01f22180c95dde93f1143fccbb251031"> 1449</a></span><span class="preprocessor">#define AT91C_PIOA_IMR          ( ( AT91_REG * ) 0xFFFFF448 ) </span><span class="comment">/* (PIOA) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2282046182b9d9e56f33e32b84b90c19"> 1450</a></span><span class="preprocessor">#define AT91C_PIOA_IER          ( ( AT91_REG * ) 0xFFFFF440 ) </span><span class="comment">/* (PIOA) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a472cb7830b1001df23442820aec3b91b"> 1451</a></span><span class="preprocessor">#define AT91C_PIOA_OWDR         ( ( AT91_REG * ) 0xFFFFF4A4 ) </span><span class="comment">/* (PIOA) Output Write Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae0cff3319fa040b979a6888f31085928"> 1452</a></span><span class="preprocessor">#define AT91C_PIOA_ISR          ( ( AT91_REG * ) 0xFFFFF44C ) </span><span class="comment">/* (PIOA) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3baeebe6fac88770c77d797b6048922b"> 1453</a></span><span class="preprocessor">#define AT91C_PIOA_PPUDR        ( ( AT91_REG * ) 0xFFFFF460 ) </span><span class="comment">/* (PIOA) Pull-up Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aab89dee17d06a00b53da17c7d9c5dd85"> 1454</a></span><span class="preprocessor">#define AT91C_PIOA_MDSR         ( ( AT91_REG * ) 0xFFFFF458 ) </span><span class="comment">/* (PIOA) Multi-driver Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad07fc5c8fd1916171d0ca229b741fc63"> 1455</a></span><span class="preprocessor">#define AT91C_PIOA_MDER         ( ( AT91_REG * ) 0xFFFFF450 ) </span><span class="comment">/* (PIOA) Multi-driver Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a93bd0ead4ceb2e8a1f257b31e8c7e14f"> 1456</a></span><span class="preprocessor">#define AT91C_PIOA_PER          ( ( AT91_REG * ) 0xFFFFF400 ) </span><span class="comment">/* (PIOA) PIO Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a494cb791cd75cfd5f0de7e87499e4a0a"> 1457</a></span><span class="preprocessor">#define AT91C_PIOA_PSR          ( ( AT91_REG * ) 0xFFFFF408 ) </span><span class="comment">/* (PIOA) PIO Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa99369c2b219dda0c48740d90f21d939"> 1458</a></span><span class="preprocessor">#define AT91C_PIOA_OER          ( ( AT91_REG * ) 0xFFFFF410 ) </span><span class="comment">/* (PIOA) Output Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8aa900d1f44e460a30758eeaa9a593cc"> 1459</a></span><span class="preprocessor">#define AT91C_PIOA_BSR          ( ( AT91_REG * ) 0xFFFFF474 ) </span><span class="comment">/* (PIOA) Select B Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2d040b79be17e0a76ee72ef47b3a091f"> 1460</a></span><span class="preprocessor">#define AT91C_PIOA_PPUER        ( ( AT91_REG * ) 0xFFFFF464 ) </span><span class="comment">/* (PIOA) Pull-up Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abc153eace206577541602e757731202f"> 1461</a></span><span class="preprocessor">#define AT91C_PIOA_MDDR         ( ( AT91_REG * ) 0xFFFFF454 ) </span><span class="comment">/* (PIOA) Multi-driver Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a883f9de2546cd5e0fc9d61f8abba8f86"> 1462</a></span><span class="preprocessor">#define AT91C_PIOA_PDR          ( ( AT91_REG * ) 0xFFFFF404 ) </span><span class="comment">/* (PIOA) PIO Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7c2600aa7cf94e838b518579ae17682e"> 1463</a></span><span class="preprocessor">#define AT91C_PIOA_ODR          ( ( AT91_REG * ) 0xFFFFF414 ) </span><span class="comment">/* (PIOA) Output Disable Registerr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0b807513a47a5397bd4c2e8de2eef98a"> 1464</a></span><span class="preprocessor">#define AT91C_PIOA_IFDR         ( ( AT91_REG * ) 0xFFFFF424 ) </span><span class="comment">/* (PIOA) Input Filter Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aabe3c44e2ac75c9b425c87f406679824"> 1465</a></span><span class="preprocessor">#define AT91C_PIOA_ABSR         ( ( AT91_REG * ) 0xFFFFF478 ) </span><span class="comment">/* (PIOA) AB Select Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8d6d24987acd9d2412e5cf72706a783f"> 1466</a></span><span class="preprocessor">#define AT91C_PIOA_ASR          ( ( AT91_REG * ) 0xFFFFF470 ) </span><span class="comment">/* (PIOA) Select A Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a57d571c97f9956583716b36e0f85f33a"> 1467</a></span><span class="preprocessor">#define AT91C_PIOA_PPUSR        ( ( AT91_REG * ) 0xFFFFF468 ) </span><span class="comment">/* (PIOA) Pad Pull-up Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac75869d5dc9e09776095bb722dde7c5e"> 1468</a></span><span class="preprocessor">#define AT91C_PIOA_ODSR         ( ( AT91_REG * ) 0xFFFFF438 ) </span><span class="comment">/* (PIOA) Output Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4ce61ea50f9aa86746d2438faa95c3fd"> 1469</a></span><span class="preprocessor">#define AT91C_PIOA_SODR         ( ( AT91_REG * ) 0xFFFFF430 ) </span><span class="comment">/* (PIOA) Set Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af786ac9d28aadd31d7da6f38e0da6b6d"> 1470</a></span><span class="preprocessor">#define AT91C_PIOA_IFSR         ( ( AT91_REG * ) 0xFFFFF428 ) </span><span class="comment">/* (PIOA) Input Filter Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9145c129d70318b62f4a5c53aeaeac0d"> 1471</a></span><span class="preprocessor">#define AT91C_PIOA_IFER         ( ( AT91_REG * ) 0xFFFFF420 ) </span><span class="comment">/* (PIOA) Input Filter Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0911cba099368e416f4f0d4ff9a1d8e4"> 1472</a></span><span class="preprocessor">#define AT91C_PIOA_OSR          ( ( AT91_REG * ) 0xFFFFF418 ) </span><span class="comment">/* (PIOA) Output Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8d1fc6d0940a0d04372c172882516c32"> 1473</a></span><span class="preprocessor">#define AT91C_PIOA_IDR          ( ( AT91_REG * ) 0xFFFFF444 ) </span><span class="comment">/* (PIOA) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4592777ecfffcc2626d1db86e00ed1b6"> 1474</a></span><span class="preprocessor">#define AT91C_PIOA_PDSR         ( ( AT91_REG * ) 0xFFFFF43C ) </span><span class="comment">/* (PIOA) Pin Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5930803de65239492ced9171471a103a"> 1475</a></span><span class="preprocessor">#define AT91C_PIOA_CODR         ( ( AT91_REG * ) 0xFFFFF434 ) </span><span class="comment">/* (PIOA) Clear Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a266284ebbfe87e1cbae28c7ffe3e490b"> 1476</a></span><span class="preprocessor">#define AT91C_PIOA_OWSR         ( ( AT91_REG * ) 0xFFFFF4A8 ) </span><span class="comment">/* (PIOA) Output Write Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a44d571365bcb5ff5e51eed14be4779bd"> 1477</a></span><span class="preprocessor">#define AT91C_PIOA_OWER         ( ( AT91_REG * ) 0xFFFFF4A0 ) </span><span class="comment">/* (PIOA) Output Write Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">/* ========== Register definition for CKGR peripheral ========== */</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae67b4d21adfa7322ca97f86a7372b9cd"> 1479</a></span><span class="preprocessor">#define AT91C_CKGR_PLLR         ( ( AT91_REG * ) 0xFFFFFC2C ) </span><span class="comment">/* (CKGR) PLL Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac8f4ff2752cc7fb3b24d4b2a036f8fab"> 1480</a></span><span class="preprocessor">#define AT91C_CKGR_MCFR         ( ( AT91_REG * ) 0xFFFFFC24 ) </span><span class="comment">/* (CKGR) Main Clock  Frequency Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3d0808992286c8581278c9655a007821"> 1481</a></span><span class="preprocessor">#define AT91C_CKGR_MOR          ( ( AT91_REG * ) 0xFFFFFC20 ) </span><span class="comment">/* (CKGR) Main Oscillator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment">/* ========== Register definition for PMC peripheral ========== */</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a37faefdfe5ec7ef841972e1fc1877d5e"> 1483</a></span><span class="preprocessor">#define AT91C_PMC_SCSR          ( ( AT91_REG * ) 0xFFFFFC08 ) </span><span class="comment">/* (PMC) System Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1088f086d92d3ac3ad028428e29b2144"> 1484</a></span><span class="preprocessor">#define AT91C_PMC_SCER          ( ( AT91_REG * ) 0xFFFFFC00 ) </span><span class="comment">/* (PMC) System Clock Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a5b425ea5993ada144b8945aaeb01b9"> 1485</a></span><span class="preprocessor">#define AT91C_PMC_IMR           ( ( AT91_REG * ) 0xFFFFFC6C ) </span><span class="comment">/* (PMC) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abb1458f0e791aef764fdfd762f147874"> 1486</a></span><span class="preprocessor">#define AT91C_PMC_IDR           ( ( AT91_REG * ) 0xFFFFFC64 ) </span><span class="comment">/* (PMC) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4221f74fe26f80f7001a68f3b3428587"> 1487</a></span><span class="preprocessor">#define AT91C_PMC_PCDR          ( ( AT91_REG * ) 0xFFFFFC14 ) </span><span class="comment">/* (PMC) Peripheral Clock Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a87bc88b19d5789ec85a38c66d4ebd0f3"> 1488</a></span><span class="preprocessor">#define AT91C_PMC_SCDR          ( ( AT91_REG * ) 0xFFFFFC04 ) </span><span class="comment">/* (PMC) System Clock Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6b5b2d1ea05554869d89a3a2fc6bcd4e"> 1489</a></span><span class="preprocessor">#define AT91C_PMC_SR            ( ( AT91_REG * ) 0xFFFFFC68 ) </span><span class="comment">/* (PMC) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae13d5394223291f9364fb14552d4771c"> 1490</a></span><span class="preprocessor">#define AT91C_PMC_IER           ( ( AT91_REG * ) 0xFFFFFC60 ) </span><span class="comment">/* (PMC) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abb85fb0075508332e1fde3b0141a1f77"> 1491</a></span><span class="preprocessor">#define AT91C_PMC_MCKR          ( ( AT91_REG * ) 0xFFFFFC30 ) </span><span class="comment">/* (PMC) Master Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a51eb37fbaf5750d3e97aa86cebc88c1e"> 1492</a></span><span class="preprocessor">#define AT91C_PMC_MOR           ( ( AT91_REG * ) 0xFFFFFC20 ) </span><span class="comment">/* (PMC) Main Oscillator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4a25b7100b143d46b7eab974f8f383af"> 1493</a></span><span class="preprocessor">#define AT91C_PMC_PCER          ( ( AT91_REG * ) 0xFFFFFC10 ) </span><span class="comment">/* (PMC) Peripheral Clock Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a45941ff78c1aa2bce656679d88dcc6f1"> 1494</a></span><span class="preprocessor">#define AT91C_PMC_PCSR          ( ( AT91_REG * ) 0xFFFFFC18 ) </span><span class="comment">/* (PMC) Peripheral Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae50e3b1a9b5c04f26f656d5e1e631d15"> 1495</a></span><span class="preprocessor">#define AT91C_PMC_PLLR          ( ( AT91_REG * ) 0xFFFFFC2C ) </span><span class="comment">/* (PMC) PLL Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a24111130e9e504b91bb2d642578e5a89"> 1496</a></span><span class="preprocessor">#define AT91C_PMC_MCFR          ( ( AT91_REG * ) 0xFFFFFC24 ) </span><span class="comment">/* (PMC) Main Clock  Frequency Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1d09bf3616f0ec2c9fa6b85eff2a97d6"> 1497</a></span><span class="preprocessor">#define AT91C_PMC_PCKR          ( ( AT91_REG * ) 0xFFFFFC40 ) </span><span class="comment">/* (PMC) Programmable Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">/* ========== Register definition for RSTC peripheral ========== */</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e6d4b6d0e39356bf52e12e2fb982e8f"> 1499</a></span><span class="preprocessor">#define AT91C_RSTC_RSR          ( ( AT91_REG * ) 0xFFFFFD04 ) </span><span class="comment">/* (RSTC) Reset Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad82c9e23066554637f65bc863f35a0e6"> 1500</a></span><span class="preprocessor">#define AT91C_RSTC_RMR          ( ( AT91_REG * ) 0xFFFFFD08 ) </span><span class="comment">/* (RSTC) Reset Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa8414408466eaac0fcf732684368f7b0"> 1501</a></span><span class="preprocessor">#define AT91C_RSTC_RCR          ( ( AT91_REG * ) 0xFFFFFD00 ) </span><span class="comment">/* (RSTC) Reset Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">/* ========== Register definition for RTTC peripheral ========== */</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aabc2e8ffc38e2582b71bf4647f592b34"> 1503</a></span><span class="preprocessor">#define AT91C_RTTC_RTSR         ( ( AT91_REG * ) 0xFFFFFD2C ) </span><span class="comment">/* (RTTC) Real-time Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a18e3408b2bf0d11fdfc3311c376c7f66"> 1504</a></span><span class="preprocessor">#define AT91C_RTTC_RTAR         ( ( AT91_REG * ) 0xFFFFFD24 ) </span><span class="comment">/* (RTTC) Real-time Alarm Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a09cf6a8ffec373af5be6af2bbe4a2b46"> 1505</a></span><span class="preprocessor">#define AT91C_RTTC_RTVR         ( ( AT91_REG * ) 0xFFFFFD28 ) </span><span class="comment">/* (RTTC) Real-time Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5c5f38be61b98909c5794acc970d3559"> 1506</a></span><span class="preprocessor">#define AT91C_RTTC_RTMR         ( ( AT91_REG * ) 0xFFFFFD20 ) </span><span class="comment">/* (RTTC) Real-time Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment">/* ========== Register definition for PITC peripheral ========== */</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a38c7f20272da9adc377b5061f1614ccb"> 1508</a></span><span class="preprocessor">#define AT91C_PITC_PIIR         ( ( AT91_REG * ) 0xFFFFFD3C ) </span><span class="comment">/* (PITC) Period Interval Image Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a50f548a213ce527e05272128827d1a96"> 1509</a></span><span class="preprocessor">#define AT91C_PITC_PISR         ( ( AT91_REG * ) 0xFFFFFD34 ) </span><span class="comment">/* (PITC) Period Interval Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5d9918c6442157386a416a8002a3353a"> 1510</a></span><span class="preprocessor">#define AT91C_PITC_PIVR         ( ( AT91_REG * ) 0xFFFFFD38 ) </span><span class="comment">/* (PITC) Period Interval Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ade8e662cf6facc2d3f6afe46362b823f"> 1511</a></span><span class="preprocessor">#define AT91C_PITC_PIMR         ( ( AT91_REG * ) 0xFFFFFD30 ) </span><span class="comment">/* (PITC) Period Interval Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment">/* ========== Register definition for WDTC peripheral ========== */</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0ca679be254c23a41dc8c04f78d4a6f4"> 1513</a></span><span class="preprocessor">#define AT91C_WDTC_WDMR         ( ( AT91_REG * ) 0xFFFFFD44 ) </span><span class="comment">/* (WDTC) Watchdog Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af678a558e212a430e97466a931248b0b"> 1514</a></span><span class="preprocessor">#define AT91C_WDTC_WDSR         ( ( AT91_REG * ) 0xFFFFFD48 ) </span><span class="comment">/* (WDTC) Watchdog Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afc2e9f8d797399fc2a9a92330c1feea1"> 1515</a></span><span class="preprocessor">#define AT91C_WDTC_WDCR         ( ( AT91_REG * ) 0xFFFFFD40 ) </span><span class="comment">/* (WDTC) Watchdog Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment">/* ========== Register definition for MC peripheral ========== */</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af36778483b430da5720ab5bc879c8a8b"> 1517</a></span><span class="preprocessor">#define AT91C_MC_FCR            ( ( AT91_REG * ) 0xFFFFFF64 ) </span><span class="comment">/* (MC) MC Flash Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9480f757dc1ab0a0e8c285f24a916e9d"> 1518</a></span><span class="preprocessor">#define AT91C_MC_ASR            ( ( AT91_REG * ) 0xFFFFFF04 ) </span><span class="comment">/* (MC) MC Abort Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4dc79ee02e20eba4cbaa71e2fd7e4434"> 1519</a></span><span class="preprocessor">#define AT91C_MC_FSR            ( ( AT91_REG * ) 0xFFFFFF68 ) </span><span class="comment">/* (MC) MC Flash Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1ce0bfd4f4c60d6f0f2ba7033823ba11"> 1520</a></span><span class="preprocessor">#define AT91C_MC_FMR            ( ( AT91_REG * ) 0xFFFFFF60 ) </span><span class="comment">/* (MC) MC Flash Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af25be4608f5dec5cbf21293f1557a2f2"> 1521</a></span><span class="preprocessor">#define AT91C_MC_AASR           ( ( AT91_REG * ) 0xFFFFFF08 ) </span><span class="comment">/* (MC) MC Abort Address Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a084308496085ed2e8c3446577bf6a64c"> 1522</a></span><span class="preprocessor">#define AT91C_MC_RCR            ( ( AT91_REG * ) 0xFFFFFF00 ) </span><span class="comment">/* (MC) MC Remap Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">/* ========== Register definition for PDC_SPI peripheral ========== */</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a51a9b0ae49a977e9543b8319ec09cf85"> 1524</a></span><span class="preprocessor">#define AT91C_SPI_PTCR          ( ( AT91_REG * ) 0xFFFE0120 ) </span><span class="comment">/* (PDC_SPI) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a471c5bc32cee42de03a63d0a163f0b93"> 1525</a></span><span class="preprocessor">#define AT91C_SPI_TNPR          ( ( AT91_REG * ) 0xFFFE0118 ) </span><span class="comment">/* (PDC_SPI) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2c876733d8c5efa5e00119fad50d266f"> 1526</a></span><span class="preprocessor">#define AT91C_SPI_RNPR          ( ( AT91_REG * ) 0xFFFE0110 ) </span><span class="comment">/* (PDC_SPI) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acf292870b37606b21f0410027603120f"> 1527</a></span><span class="preprocessor">#define AT91C_SPI_TPR           ( ( AT91_REG * ) 0xFFFE0108 ) </span><span class="comment">/* (PDC_SPI) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a612f5f03a46b120ab039c06dcc2fa599"> 1528</a></span><span class="preprocessor">#define AT91C_SPI_RPR           ( ( AT91_REG * ) 0xFFFE0100 ) </span><span class="comment">/* (PDC_SPI) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa03c97608c017c8d90fc536c5d17ca2b"> 1529</a></span><span class="preprocessor">#define AT91C_SPI_PTSR          ( ( AT91_REG * ) 0xFFFE0124 ) </span><span class="comment">/* (PDC_SPI) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9ebc16a03b73147e6bb452a0deb79d8e"> 1530</a></span><span class="preprocessor">#define AT91C_SPI_TNCR          ( ( AT91_REG * ) 0xFFFE011C ) </span><span class="comment">/* (PDC_SPI) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac5e8ec1639d069346a6a61327beeff1c"> 1531</a></span><span class="preprocessor">#define AT91C_SPI_RNCR          ( ( AT91_REG * ) 0xFFFE0114 ) </span><span class="comment">/* (PDC_SPI) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a95b3dd8dec5d6a166c9a06ad010660d4"> 1532</a></span><span class="preprocessor">#define AT91C_SPI_TCR           ( ( AT91_REG * ) 0xFFFE010C ) </span><span class="comment">/* (PDC_SPI) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a26e580e91f218f9e7a144f05e3a6befd"> 1533</a></span><span class="preprocessor">#define AT91C_SPI_RCR           ( ( AT91_REG * ) 0xFFFE0104 ) </span><span class="comment">/* (PDC_SPI) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">/* ========== Register definition for SPI peripheral ========== */</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aafdb14ccfd382f3c87b10ce317ec41c0"> 1535</a></span><span class="preprocessor">#define AT91C_SPI_CSR           ( ( AT91_REG * ) 0xFFFE0030 ) </span><span class="comment">/* (SPI) Chip Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa24383974bc0250165c3f429eb666934"> 1536</a></span><span class="preprocessor">#define AT91C_SPI_IDR           ( ( AT91_REG * ) 0xFFFE0018 ) </span><span class="comment">/* (SPI) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af2ad1abae74c687b5fbe3ef795f8cdc7"> 1537</a></span><span class="preprocessor">#define AT91C_SPI_SR            ( ( AT91_REG * ) 0xFFFE0010 ) </span><span class="comment">/* (SPI) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a299538dee33c3b08a70d94e82eee55b1"> 1538</a></span><span class="preprocessor">#define AT91C_SPI_RDR           ( ( AT91_REG * ) 0xFFFE0008 ) </span><span class="comment">/* (SPI) Receive Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68d87bb2d69eeeeb6462f99c7865b5b0"> 1539</a></span><span class="preprocessor">#define AT91C_SPI_CR            ( ( AT91_REG * ) 0xFFFE0000 ) </span><span class="comment">/* (SPI) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac4d386ce1b94819f36916e742dd28850"> 1540</a></span><span class="preprocessor">#define AT91C_SPI_IMR           ( ( AT91_REG * ) 0xFFFE001C ) </span><span class="comment">/* (SPI) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ade75503c3c5f26d877c81549bc7600cb"> 1541</a></span><span class="preprocessor">#define AT91C_SPI_IER           ( ( AT91_REG * ) 0xFFFE0014 ) </span><span class="comment">/* (SPI) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a06b36cf61f6591e873f1dbde3e063f7c"> 1542</a></span><span class="preprocessor">#define AT91C_SPI_TDR           ( ( AT91_REG * ) 0xFFFE000C ) </span><span class="comment">/* (SPI) Transmit Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad0cd85e74653d6f02d0c1bf896c0be3c"> 1543</a></span><span class="preprocessor">#define AT91C_SPI_MR            ( ( AT91_REG * ) 0xFFFE0004 ) </span><span class="comment">/* (SPI) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment">/* ========== Register definition for PDC_ADC peripheral ========== */</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acb2e0811e7c94f6d9a8bfecf7b5c4fca"> 1545</a></span><span class="preprocessor">#define AT91C_ADC_PTCR          ( ( AT91_REG * ) 0xFFFD8120 ) </span><span class="comment">/* (PDC_ADC) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a687d5ee4e4d301a76d483c7843dfbfd2"> 1546</a></span><span class="preprocessor">#define AT91C_ADC_TNPR          ( ( AT91_REG * ) 0xFFFD8118 ) </span><span class="comment">/* (PDC_ADC) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaf9a708c4e1f3fdd7161aa456b8cdf89"> 1547</a></span><span class="preprocessor">#define AT91C_ADC_RNPR          ( ( AT91_REG * ) 0xFFFD8110 ) </span><span class="comment">/* (PDC_ADC) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3bccb57bed16072b4616f112c3694c88"> 1548</a></span><span class="preprocessor">#define AT91C_ADC_TPR           ( ( AT91_REG * ) 0xFFFD8108 ) </span><span class="comment">/* (PDC_ADC) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a29ebb54cad9b08d7dfe19c6b99334e3b"> 1549</a></span><span class="preprocessor">#define AT91C_ADC_RPR           ( ( AT91_REG * ) 0xFFFD8100 ) </span><span class="comment">/* (PDC_ADC) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aedd5fc8b746667f76d010547bebe7f75"> 1550</a></span><span class="preprocessor">#define AT91C_ADC_PTSR          ( ( AT91_REG * ) 0xFFFD8124 ) </span><span class="comment">/* (PDC_ADC) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac828a2db9a21ba3e5f2ff2e43353632b"> 1551</a></span><span class="preprocessor">#define AT91C_ADC_TNCR          ( ( AT91_REG * ) 0xFFFD811C ) </span><span class="comment">/* (PDC_ADC) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aad0066e0944197a569edfdf048b3e8fd"> 1552</a></span><span class="preprocessor">#define AT91C_ADC_RNCR          ( ( AT91_REG * ) 0xFFFD8114 ) </span><span class="comment">/* (PDC_ADC) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9c04ee8fc091c56447bc576629f7422b"> 1553</a></span><span class="preprocessor">#define AT91C_ADC_TCR           ( ( AT91_REG * ) 0xFFFD810C ) </span><span class="comment">/* (PDC_ADC) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a001ab907b43f9ced9cba11a18977bd38"> 1554</a></span><span class="preprocessor">#define AT91C_ADC_RCR           ( ( AT91_REG * ) 0xFFFD8104 ) </span><span class="comment">/* (PDC_ADC) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment">/* ========== Register definition for ADC peripheral ========== */</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1a9f653c6d5cbf3dedf0744f7a7d0ac"> 1556</a></span><span class="preprocessor">#define AT91C_ADC_IMR           ( ( AT91_REG * ) 0xFFFD802C ) </span><span class="comment">/* (ADC) ADC Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a559fa100fd18c7176033e1fdf7680d03"> 1557</a></span><span class="preprocessor">#define AT91C_ADC_CDR4          ( ( AT91_REG * ) 0xFFFD8040 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a22438fa7bedaa163f38fd9856d2ab7bf"> 1558</a></span><span class="preprocessor">#define AT91C_ADC_CDR2          ( ( AT91_REG * ) 0xFFFD8038 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6cb14877b6cc91908cbde4dece6e3aa7"> 1559</a></span><span class="preprocessor">#define AT91C_ADC_CDR0          ( ( AT91_REG * ) 0xFFFD8030 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae6c61a5731118fb1d2e45ff8aa288d3c"> 1560</a></span><span class="preprocessor">#define AT91C_ADC_CDR7          ( ( AT91_REG * ) 0xFFFD804C ) </span><span class="comment">/* (ADC) ADC Channel Data Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad99e2dc67e83b6fa488479d1733eb48c"> 1561</a></span><span class="preprocessor">#define AT91C_ADC_CDR1          ( ( AT91_REG * ) 0xFFFD8034 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab9623ccab1e65740bbb37261556afee2"> 1562</a></span><span class="preprocessor">#define AT91C_ADC_CDR3          ( ( AT91_REG * ) 0xFFFD803C ) </span><span class="comment">/* (ADC) ADC Channel Data Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a592e6596725a224723b3cbc3ac0cfdf9"> 1563</a></span><span class="preprocessor">#define AT91C_ADC_CDR5          ( ( AT91_REG * ) 0xFFFD8044 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae21657c56292665c73e3de92ff227f99"> 1564</a></span><span class="preprocessor">#define AT91C_ADC_MR            ( ( AT91_REG * ) 0xFFFD8004 ) </span><span class="comment">/* (ADC) ADC Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acfb5724dd3b3c5cd2a6536f07b31fbcf"> 1565</a></span><span class="preprocessor">#define AT91C_ADC_CDR6          ( ( AT91_REG * ) 0xFFFD8048 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a042dee2d556b39e4514ea78479fbf281"> 1566</a></span><span class="preprocessor">#define AT91C_ADC_CR            ( ( AT91_REG * ) 0xFFFD8000 ) </span><span class="comment">/* (ADC) ADC Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a073c7c22c54be83184c4d3a8e885ee5a"> 1567</a></span><span class="preprocessor">#define AT91C_ADC_CHER          ( ( AT91_REG * ) 0xFFFD8010 ) </span><span class="comment">/* (ADC) ADC Channel Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae0e58fc5c5066507fc970f44d871bf9b"> 1568</a></span><span class="preprocessor">#define AT91C_ADC_CHSR          ( ( AT91_REG * ) 0xFFFD8018 ) </span><span class="comment">/* (ADC) ADC Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9313c0e3e66a87c7d7f060ad63f5a788"> 1569</a></span><span class="preprocessor">#define AT91C_ADC_IER           ( ( AT91_REG * ) 0xFFFD8024 ) </span><span class="comment">/* (ADC) ADC Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a00db6d32482d1a19ed2e52aabf3fac8b"> 1570</a></span><span class="preprocessor">#define AT91C_ADC_SR            ( ( AT91_REG * ) 0xFFFD801C ) </span><span class="comment">/* (ADC) ADC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a183514b7877b61f4d197a266f5fb3901"> 1571</a></span><span class="preprocessor">#define AT91C_ADC_CHDR          ( ( AT91_REG * ) 0xFFFD8014 ) </span><span class="comment">/* (ADC) ADC Channel Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad61c454c2163fd559a550e57438cc6d4"> 1572</a></span><span class="preprocessor">#define AT91C_ADC_IDR           ( ( AT91_REG * ) 0xFFFD8028 ) </span><span class="comment">/* (ADC) ADC Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5a9ed21be1e440d5b6a55b2ec769881b"> 1573</a></span><span class="preprocessor">#define AT91C_ADC_LCDR          ( ( AT91_REG * ) 0xFFFD8020 ) </span><span class="comment">/* (ADC) ADC Last Converted Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment">/* ========== Register definition for PDC_SSC peripheral ========== */</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa5f6f7b779df4fc5f6289e6209187608"> 1575</a></span><span class="preprocessor">#define AT91C_SSC_PTCR          ( ( AT91_REG * ) 0xFFFD4120 ) </span><span class="comment">/* (PDC_SSC) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aacda54a58a6d6706619c1d6088877fe1"> 1576</a></span><span class="preprocessor">#define AT91C_SSC_TNPR          ( ( AT91_REG * ) 0xFFFD4118 ) </span><span class="comment">/* (PDC_SSC) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a853daa41885819130b99a0e2214615ab"> 1577</a></span><span class="preprocessor">#define AT91C_SSC_RNPR          ( ( AT91_REG * ) 0xFFFD4110 ) </span><span class="comment">/* (PDC_SSC) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a191a1106602f2d19c81e78c28cc8d588"> 1578</a></span><span class="preprocessor">#define AT91C_SSC_TPR           ( ( AT91_REG * ) 0xFFFD4108 ) </span><span class="comment">/* (PDC_SSC) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a10a6157b682e8d9170a7bd9b6b4288d3"> 1579</a></span><span class="preprocessor">#define AT91C_SSC_RPR           ( ( AT91_REG * ) 0xFFFD4100 ) </span><span class="comment">/* (PDC_SSC) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3ba2486c2064b7dd2b3506e37b19972d"> 1580</a></span><span class="preprocessor">#define AT91C_SSC_PTSR          ( ( AT91_REG * ) 0xFFFD4124 ) </span><span class="comment">/* (PDC_SSC) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a53a7501045baecf8bd01c013dbe4c104"> 1581</a></span><span class="preprocessor">#define AT91C_SSC_TNCR          ( ( AT91_REG * ) 0xFFFD411C ) </span><span class="comment">/* (PDC_SSC) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a44508da72adc9ed12b256afe132dbc17"> 1582</a></span><span class="preprocessor">#define AT91C_SSC_RNCR          ( ( AT91_REG * ) 0xFFFD4114 ) </span><span class="comment">/* (PDC_SSC) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a287e7b0b1d4ffecd1d8c407481606f98"> 1583</a></span><span class="preprocessor">#define AT91C_SSC_TCR           ( ( AT91_REG * ) 0xFFFD410C ) </span><span class="comment">/* (PDC_SSC) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a71cf421c0ff89108292103d07f9eebde"> 1584</a></span><span class="preprocessor">#define AT91C_SSC_RCR           ( ( AT91_REG * ) 0xFFFD4104 ) </span><span class="comment">/* (PDC_SSC) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">/* ========== Register definition for SSC peripheral ========== */</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb294d06149c386bd8c826ca841f729b"> 1586</a></span><span class="preprocessor">#define AT91C_SSC_RFMR          ( ( AT91_REG * ) 0xFFFD4014 ) </span><span class="comment">/* (SSC) Receive Frame Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae95efd136a149d3364e1c0407514f4fc"> 1587</a></span><span class="preprocessor">#define AT91C_SSC_CMR           ( ( AT91_REG * ) 0xFFFD4004 ) </span><span class="comment">/* (SSC) Clock Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e22415070eb929134f1e8136d65e2b3"> 1588</a></span><span class="preprocessor">#define AT91C_SSC_IDR           ( ( AT91_REG * ) 0xFFFD4048 ) </span><span class="comment">/* (SSC) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4cccd19cfbd79fa795a21c2d3c4aefaa"> 1589</a></span><span class="preprocessor">#define AT91C_SSC_SR            ( ( AT91_REG * ) 0xFFFD4040 ) </span><span class="comment">/* (SSC) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0d7cc069fc343d458fe799864977ac1e"> 1590</a></span><span class="preprocessor">#define AT91C_SSC_RC0R          ( ( AT91_REG * ) 0xFFFD4038 ) </span><span class="comment">/* (SSC) Receive Compare 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa5c99a0a45b091b298df7b19aead869b"> 1591</a></span><span class="preprocessor">#define AT91C_SSC_RSHR          ( ( AT91_REG * ) 0xFFFD4030 ) </span><span class="comment">/* (SSC) Receive Sync Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a89baf0bfdb0f0cda250d7caf61eee506"> 1592</a></span><span class="preprocessor">#define AT91C_SSC_RHR           ( ( AT91_REG * ) 0xFFFD4020 ) </span><span class="comment">/* (SSC) Receive Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a36a9a8eb55f9f87b90d335d2281a2417"> 1593</a></span><span class="preprocessor">#define AT91C_SSC_TCMR          ( ( AT91_REG * ) 0xFFFD4018 ) </span><span class="comment">/* (SSC) Transmit Clock Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad4f7d43082ad7dee0c1af567fdd19dbf"> 1594</a></span><span class="preprocessor">#define AT91C_SSC_RCMR          ( ( AT91_REG * ) 0xFFFD4010 ) </span><span class="comment">/* (SSC) Receive Clock ModeRegister */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a263bd24754999d5ecd4a2394ebe9454a"> 1595</a></span><span class="preprocessor">#define AT91C_SSC_CR            ( ( AT91_REG * ) 0xFFFD4000 ) </span><span class="comment">/* (SSC) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6cef16080bfc99d378574efe37d4b842"> 1596</a></span><span class="preprocessor">#define AT91C_SSC_IMR           ( ( AT91_REG * ) 0xFFFD404C ) </span><span class="comment">/* (SSC) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0c71849c66d910b2327e91ec53be2d5f"> 1597</a></span><span class="preprocessor">#define AT91C_SSC_IER           ( ( AT91_REG * ) 0xFFFD4044 ) </span><span class="comment">/* (SSC) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae6d311f7afc2cd0e38bacb757a5685cc"> 1598</a></span><span class="preprocessor">#define AT91C_SSC_RC1R          ( ( AT91_REG * ) 0xFFFD403C ) </span><span class="comment">/* (SSC) Receive Compare 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ade6190d9f20f8c615c1eeee3a69333a8"> 1599</a></span><span class="preprocessor">#define AT91C_SSC_TSHR          ( ( AT91_REG * ) 0xFFFD4034 ) </span><span class="comment">/* (SSC) Transmit Sync Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4124d482012bea78bc1653ade8742848"> 1600</a></span><span class="preprocessor">#define AT91C_SSC_THR           ( ( AT91_REG * ) 0xFFFD4024 ) </span><span class="comment">/* (SSC) Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a604bc5ab5abb66756a3907e2fb829386"> 1601</a></span><span class="preprocessor">#define AT91C_SSC_TFMR          ( ( AT91_REG * ) 0xFFFD401C ) </span><span class="comment">/* (SSC) Transmit Frame Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">/* ========== Register definition for PDC_US1 peripheral ========== */</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac8bcc58a8a75d09ee4bc0e8914be6af1"> 1603</a></span><span class="preprocessor">#define AT91C_US1_PTSR          ( ( AT91_REG * ) 0xFFFC4124 ) </span><span class="comment">/* (PDC_US1) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1917b9252da7a7ba72f3ba9c4a31621d"> 1604</a></span><span class="preprocessor">#define AT91C_US1_TNCR          ( ( AT91_REG * ) 0xFFFC411C ) </span><span class="comment">/* (PDC_US1) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af48f2dff20474c8c9a223beab727ca7a"> 1605</a></span><span class="preprocessor">#define AT91C_US1_RNCR          ( ( AT91_REG * ) 0xFFFC4114 ) </span><span class="comment">/* (PDC_US1) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ac408528d521e4e4b8c813855ad908b"> 1606</a></span><span class="preprocessor">#define AT91C_US1_TCR           ( ( AT91_REG * ) 0xFFFC410C ) </span><span class="comment">/* (PDC_US1) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae7bc9a61b4311410067210fe5be6cf4e"> 1607</a></span><span class="preprocessor">#define AT91C_US1_RCR           ( ( AT91_REG * ) 0xFFFC4104 ) </span><span class="comment">/* (PDC_US1) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0321db964bde1db2f00018ab0767b893"> 1608</a></span><span class="preprocessor">#define AT91C_US1_PTCR          ( ( AT91_REG * ) 0xFFFC4120 ) </span><span class="comment">/* (PDC_US1) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a015371076e034d328e679f3fa6b8bb94"> 1609</a></span><span class="preprocessor">#define AT91C_US1_TNPR          ( ( AT91_REG * ) 0xFFFC4118 ) </span><span class="comment">/* (PDC_US1) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7ae00f6533a59997f3410cff4baa34f3"> 1610</a></span><span class="preprocessor">#define AT91C_US1_RNPR          ( ( AT91_REG * ) 0xFFFC4110 ) </span><span class="comment">/* (PDC_US1) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa39b07d921ad67044b6bd587a5bb5e4d"> 1611</a></span><span class="preprocessor">#define AT91C_US1_TPR           ( ( AT91_REG * ) 0xFFFC4108 ) </span><span class="comment">/* (PDC_US1) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa310bed7d45bfe16684c8bf25f3efee7"> 1612</a></span><span class="preprocessor">#define AT91C_US1_RPR           ( ( AT91_REG * ) 0xFFFC4100 ) </span><span class="comment">/* (PDC_US1) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment">/* ========== Register definition for US1 peripheral ========== */</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a478828676943b0dac24950a447e09d9e"> 1614</a></span><span class="preprocessor">#define AT91C_US1_XXR           ( ( AT91_REG * ) 0xFFFC4048 ) </span><span class="comment">/* (US1) XON_XOFF Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa6cfe7f0e690577826727939c28f61c7"> 1615</a></span><span class="preprocessor">#define AT91C_US1_RHR           ( ( AT91_REG * ) 0xFFFC4018 ) </span><span class="comment">/* (US1) Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a015e3681835f62cb310135951a0b3b34"> 1616</a></span><span class="preprocessor">#define AT91C_US1_IMR           ( ( AT91_REG * ) 0xFFFC4010 ) </span><span class="comment">/* (US1) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a217b096eb2058c2233fdd0863005a100"> 1617</a></span><span class="preprocessor">#define AT91C_US1_IER           ( ( AT91_REG * ) 0xFFFC4008 ) </span><span class="comment">/* (US1) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0ba13116cdbdc38c28a7947cb6e07208"> 1618</a></span><span class="preprocessor">#define AT91C_US1_CR            ( ( AT91_REG * ) 0xFFFC4000 ) </span><span class="comment">/* (US1) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3580e23d8e44cce7286834378b9bebf9"> 1619</a></span><span class="preprocessor">#define AT91C_US1_RTOR          ( ( AT91_REG * ) 0xFFFC4024 ) </span><span class="comment">/* (US1) Receiver Time-out Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8c656e638af7231ef0e8a7eb91606e51"> 1620</a></span><span class="preprocessor">#define AT91C_US1_THR           ( ( AT91_REG * ) 0xFFFC401C ) </span><span class="comment">/* (US1) Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1f2daa04e941f4f6dab81453467dfa9f"> 1621</a></span><span class="preprocessor">#define AT91C_US1_CSR           ( ( AT91_REG * ) 0xFFFC4014 ) </span><span class="comment">/* (US1) Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad6013f9d9db0531caae86476c7c535f2"> 1622</a></span><span class="preprocessor">#define AT91C_US1_IDR           ( ( AT91_REG * ) 0xFFFC400C ) </span><span class="comment">/* (US1) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a474dacf039451dbc1dd95647bf180710"> 1623</a></span><span class="preprocessor">#define AT91C_US1_FIDI          ( ( AT91_REG * ) 0xFFFC4040 ) </span><span class="comment">/* (US1) FI_DI_Ratio Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1b540599d25fd3e08e7796a4abad209"> 1624</a></span><span class="preprocessor">#define AT91C_US1_BRGR          ( ( AT91_REG * ) 0xFFFC4020 ) </span><span class="comment">/* (US1) Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac2a9703d1ccbfbf02efcbb24c780a78b"> 1625</a></span><span class="preprocessor">#define AT91C_US1_TTGR          ( ( AT91_REG * ) 0xFFFC4028 ) </span><span class="comment">/* (US1) Transmitter Time-guard Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1d05b2c8d6badfca979db9a8802be8e"> 1626</a></span><span class="preprocessor">#define AT91C_US1_IF            ( ( AT91_REG * ) 0xFFFC404C ) </span><span class="comment">/* (US1) IRDA_FILTER Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a19c4762d433ac3a9ad23ed80fd8984f3"> 1627</a></span><span class="preprocessor">#define AT91C_US1_NER           ( ( AT91_REG * ) 0xFFFC4044 ) </span><span class="comment">/* (US1) Nb Errors Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac540adfcc59587e54b9e92d889019bb3"> 1628</a></span><span class="preprocessor">#define AT91C_US1_MR            ( ( AT91_REG * ) 0xFFFC4004 ) </span><span class="comment">/* (US1) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment">/* ========== Register definition for PDC_US0 peripheral ========== */</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adf3341465bd017c325b8202870f51a87"> 1630</a></span><span class="preprocessor">#define AT91C_US0_PTCR          ( ( AT91_REG * ) 0xFFFC0120 ) </span><span class="comment">/* (PDC_US0) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1dff1393bfe24b37d2ffbbc026c18d5e"> 1631</a></span><span class="preprocessor">#define AT91C_US0_TNPR          ( ( AT91_REG * ) 0xFFFC0118 ) </span><span class="comment">/* (PDC_US0) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad4379d54617a5f94d3f21a07320bbd3a"> 1632</a></span><span class="preprocessor">#define AT91C_US0_RNPR          ( ( AT91_REG * ) 0xFFFC0110 ) </span><span class="comment">/* (PDC_US0) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a53cfafd838c21b78b9da1d82f664729a"> 1633</a></span><span class="preprocessor">#define AT91C_US0_TPR           ( ( AT91_REG * ) 0xFFFC0108 ) </span><span class="comment">/* (PDC_US0) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8d76d048d064cb8b1bda38d6b9225e8b"> 1634</a></span><span class="preprocessor">#define AT91C_US0_RPR           ( ( AT91_REG * ) 0xFFFC0100 ) </span><span class="comment">/* (PDC_US0) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acd8b3f85323b001581da09ac44b51ba0"> 1635</a></span><span class="preprocessor">#define AT91C_US0_PTSR          ( ( AT91_REG * ) 0xFFFC0124 ) </span><span class="comment">/* (PDC_US0) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3dfa7d709c1cdd2118badd3d86dbef05"> 1636</a></span><span class="preprocessor">#define AT91C_US0_TNCR          ( ( AT91_REG * ) 0xFFFC011C ) </span><span class="comment">/* (PDC_US0) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a299bd61c801130a2bd54a9759ceed79a"> 1637</a></span><span class="preprocessor">#define AT91C_US0_RNCR          ( ( AT91_REG * ) 0xFFFC0114 ) </span><span class="comment">/* (PDC_US0) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7c094c55fdb12ebd74ff16ee05837ee8"> 1638</a></span><span class="preprocessor">#define AT91C_US0_TCR           ( ( AT91_REG * ) 0xFFFC010C ) </span><span class="comment">/* (PDC_US0) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afb42edcfe4420c1741c67a6fcc1c7940"> 1639</a></span><span class="preprocessor">#define AT91C_US0_RCR           ( ( AT91_REG * ) 0xFFFC0104 ) </span><span class="comment">/* (PDC_US0) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">/* ========== Register definition for US0 peripheral ========== */</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb0859b2f4e268443144c8a12372740b"> 1641</a></span><span class="preprocessor">#define AT91C_US0_TTGR          ( ( AT91_REG * ) 0xFFFC0028 ) </span><span class="comment">/* (US0) Transmitter Time-guard Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a26bb61f30f66cf9e74945c0fe6c8081d"> 1642</a></span><span class="preprocessor">#define AT91C_US0_BRGR          ( ( AT91_REG * ) 0xFFFC0020 ) </span><span class="comment">/* (US0) Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a56934e1cafe3743d3953503124783e23"> 1643</a></span><span class="preprocessor">#define AT91C_US0_RHR           ( ( AT91_REG * ) 0xFFFC0018 ) </span><span class="comment">/* (US0) Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab60291422f5f68fd0a3fb2cb0ada51ee"> 1644</a></span><span class="preprocessor">#define AT91C_US0_IMR           ( ( AT91_REG * ) 0xFFFC0010 ) </span><span class="comment">/* (US0) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a64d545337665b0f1391160faaaced6"> 1645</a></span><span class="preprocessor">#define AT91C_US0_NER           ( ( AT91_REG * ) 0xFFFC0044 ) </span><span class="comment">/* (US0) Nb Errors Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8f5751a6d87eb133bad4228b999269ea"> 1646</a></span><span class="preprocessor">#define AT91C_US0_RTOR          ( ( AT91_REG * ) 0xFFFC0024 ) </span><span class="comment">/* (US0) Receiver Time-out Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a949eb57676c8afb4bcd1db1dce635cfe"> 1647</a></span><span class="preprocessor">#define AT91C_US0_XXR           ( ( AT91_REG * ) 0xFFFC0048 ) </span><span class="comment">/* (US0) XON_XOFF Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a76e6e7e7a078af79d274422696176a91"> 1648</a></span><span class="preprocessor">#define AT91C_US0_FIDI          ( ( AT91_REG * ) 0xFFFC0040 ) </span><span class="comment">/* (US0) FI_DI_Ratio Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeec6376a574c77da0d274a1fcbfa3326"> 1649</a></span><span class="preprocessor">#define AT91C_US0_CR            ( ( AT91_REG * ) 0xFFFC0000 ) </span><span class="comment">/* (US0) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad9e151567643bac9188d546ec8c83ad9"> 1650</a></span><span class="preprocessor">#define AT91C_US0_IER           ( ( AT91_REG * ) 0xFFFC0008 ) </span><span class="comment">/* (US0) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aafeaab3c273a4901d0c1ce6e27290623"> 1651</a></span><span class="preprocessor">#define AT91C_US0_IF            ( ( AT91_REG * ) 0xFFFC004C ) </span><span class="comment">/* (US0) IRDA_FILTER Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6adc45bea5fc4a45ea9ba09cf6072683"> 1652</a></span><span class="preprocessor">#define AT91C_US0_MR            ( ( AT91_REG * ) 0xFFFC0004 ) </span><span class="comment">/* (US0) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8fd2674d21225f8229f75558597722f4"> 1653</a></span><span class="preprocessor">#define AT91C_US0_IDR           ( ( AT91_REG * ) 0xFFFC000C ) </span><span class="comment">/* (US0) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adf9eee205e881a7a9820a7448f65be88"> 1654</a></span><span class="preprocessor">#define AT91C_US0_CSR           ( ( AT91_REG * ) 0xFFFC0014 ) </span><span class="comment">/* (US0) Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0e435f536bb1948c1e97ca5e3b6133e0"> 1655</a></span><span class="preprocessor">#define AT91C_US0_THR           ( ( AT91_REG * ) 0xFFFC001C ) </span><span class="comment">/* (US0) Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment">/* ========== Register definition for TWI peripheral ========== */</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aad7ee683b465e9e8ff024444b87ffb09"> 1657</a></span><span class="preprocessor">#define AT91C_TWI_RHR           ( ( AT91_REG * ) 0xFFFB8030 ) </span><span class="comment">/* (TWI) Receive Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa6bbe1d04237ac95769ee7165ceb2e88"> 1658</a></span><span class="preprocessor">#define AT91C_TWI_IDR           ( ( AT91_REG * ) 0xFFFB8028 ) </span><span class="comment">/* (TWI) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a35551b8aa5276e34c0c2db4fb32bbc38"> 1659</a></span><span class="preprocessor">#define AT91C_TWI_SR            ( ( AT91_REG * ) 0xFFFB8020 ) </span><span class="comment">/* (TWI) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af7b5a89edfd261b24b258e2730938593"> 1660</a></span><span class="preprocessor">#define AT91C_TWI_CWGR          ( ( AT91_REG * ) 0xFFFB8010 ) </span><span class="comment">/* (TWI) Clock Waveform Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a22280439e40e39bfda227017e019c541"> 1661</a></span><span class="preprocessor">#define AT91C_TWI_SMR           ( ( AT91_REG * ) 0xFFFB8008 ) </span><span class="comment">/* (TWI) Slave Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab70866fe6980485abdc71436c4c666e3"> 1662</a></span><span class="preprocessor">#define AT91C_TWI_CR            ( ( AT91_REG * ) 0xFFFB8000 ) </span><span class="comment">/* (TWI) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a552888d871fec466c05478ee2042b2ec"> 1663</a></span><span class="preprocessor">#define AT91C_TWI_THR           ( ( AT91_REG * ) 0xFFFB8034 ) </span><span class="comment">/* (TWI) Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8064786a95cc468d45e9f7037d6ad7c0"> 1664</a></span><span class="preprocessor">#define AT91C_TWI_IMR           ( ( AT91_REG * ) 0xFFFB802C ) </span><span class="comment">/* (TWI) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adfb146945a6be80740b8b6ffaf553de5"> 1665</a></span><span class="preprocessor">#define AT91C_TWI_IER           ( ( AT91_REG * ) 0xFFFB8024 ) </span><span class="comment">/* (TWI) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3602dbdfaf7fe8915c8da17025bcce49"> 1666</a></span><span class="preprocessor">#define AT91C_TWI_IADR          ( ( AT91_REG * ) 0xFFFB800C ) </span><span class="comment">/* (TWI) Internal Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab5fb1fb425f6ef83633501ea421a7973"> 1667</a></span><span class="preprocessor">#define AT91C_TWI_MMR           ( ( AT91_REG * ) 0xFFFB8004 ) </span><span class="comment">/* (TWI) Master Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">/* ========== Register definition for TC2 peripheral ========== */</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad7a7e692a485bd1984655fb775b5993f"> 1669</a></span><span class="preprocessor">#define AT91C_TC2_IMR           ( ( AT91_REG * ) 0xFFFA00AC ) </span><span class="comment">/* (TC2) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acde2cdbf96a6d3d9efe273e5484b1c8f"> 1670</a></span><span class="preprocessor">#define AT91C_TC2_IER           ( ( AT91_REG * ) 0xFFFA00A4 ) </span><span class="comment">/* (TC2) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6e87e75bd04d57480f47bdd325ceb62a"> 1671</a></span><span class="preprocessor">#define AT91C_TC2_RC            ( ( AT91_REG * ) 0xFFFA009C ) </span><span class="comment">/* (TC2) Register C */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab71cc78f9acf543d633fa4932ac6d0af"> 1672</a></span><span class="preprocessor">#define AT91C_TC2_RA            ( ( AT91_REG * ) 0xFFFA0094 ) </span><span class="comment">/* (TC2) Register A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa1eb803ee12cb377ff6415dd99ed7af3"> 1673</a></span><span class="preprocessor">#define AT91C_TC2_CMR           ( ( AT91_REG * ) 0xFFFA0084 ) </span><span class="comment">/* (TC2) Channel Mode Register (Capture Mode / Waveform Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac45691dc6c22a34bcf24d1f2a672091e"> 1674</a></span><span class="preprocessor">#define AT91C_TC2_IDR           ( ( AT91_REG * ) 0xFFFA00A8 ) </span><span class="comment">/* (TC2) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6775d11c990ac2929003e4bed7dfd2eb"> 1675</a></span><span class="preprocessor">#define AT91C_TC2_SR            ( ( AT91_REG * ) 0xFFFA00A0 ) </span><span class="comment">/* (TC2) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0f940f585055b37bc1b28f7f884b845b"> 1676</a></span><span class="preprocessor">#define AT91C_TC2_RB            ( ( AT91_REG * ) 0xFFFA0098 ) </span><span class="comment">/* (TC2) Register B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a89655cc2b3db98c2e3205e9697cca20e"> 1677</a></span><span class="preprocessor">#define AT91C_TC2_CV            ( ( AT91_REG * ) 0xFFFA0090 ) </span><span class="comment">/* (TC2) Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aec022d7f98ede6ad9e7f39c7545b4c2c"> 1678</a></span><span class="preprocessor">#define AT91C_TC2_CCR           ( ( AT91_REG * ) 0xFFFA0080 ) </span><span class="comment">/* (TC2) Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment">/* ========== Register definition for TC1 peripheral ========== */</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abd3beef9d8010832ed7fac32f9172186"> 1680</a></span><span class="preprocessor">#define AT91C_TC1_IMR           ( ( AT91_REG * ) 0xFFFA006C ) </span><span class="comment">/* (TC1) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aedd80518a02dce6e3b515a146e765102"> 1681</a></span><span class="preprocessor">#define AT91C_TC1_IER           ( ( AT91_REG * ) 0xFFFA0064 ) </span><span class="comment">/* (TC1) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1ba87507afc334c83a8faf4220108bb"> 1682</a></span><span class="preprocessor">#define AT91C_TC1_RC            ( ( AT91_REG * ) 0xFFFA005C ) </span><span class="comment">/* (TC1) Register C */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2abd9a801b7f3ccc6acb5c143f95e58e"> 1683</a></span><span class="preprocessor">#define AT91C_TC1_RA            ( ( AT91_REG * ) 0xFFFA0054 ) </span><span class="comment">/* (TC1) Register A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae6ff81ccb2c03eca5c0077f1f98d5287"> 1684</a></span><span class="preprocessor">#define AT91C_TC1_CMR           ( ( AT91_REG * ) 0xFFFA0044 ) </span><span class="comment">/* (TC1) Channel Mode Register (Capture Mode / Waveform Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a096b8a1863b0a0b4f15d9c186bfab6fa"> 1685</a></span><span class="preprocessor">#define AT91C_TC1_IDR           ( ( AT91_REG * ) 0xFFFA0068 ) </span><span class="comment">/* (TC1) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#add3309812aa0e1201930857f83a25b78"> 1686</a></span><span class="preprocessor">#define AT91C_TC1_SR            ( ( AT91_REG * ) 0xFFFA0060 ) </span><span class="comment">/* (TC1) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad85f4c1ae474ae74a9f193f7c7cc81cf"> 1687</a></span><span class="preprocessor">#define AT91C_TC1_RB            ( ( AT91_REG * ) 0xFFFA0058 ) </span><span class="comment">/* (TC1) Register B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa7bc7d53130111ce71e3f194fafeabab"> 1688</a></span><span class="preprocessor">#define AT91C_TC1_CV            ( ( AT91_REG * ) 0xFFFA0050 ) </span><span class="comment">/* (TC1) Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6d1271089d8f94c1e91a638f60f1a30e"> 1689</a></span><span class="preprocessor">#define AT91C_TC1_CCR           ( ( AT91_REG * ) 0xFFFA0040 ) </span><span class="comment">/* (TC1) Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment">/* ========== Register definition for TC0 peripheral ========== */</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a910eb1ba8e12734da7c04c19707eb6b8"> 1691</a></span><span class="preprocessor">#define AT91C_TC0_IMR           ( ( AT91_REG * ) 0xFFFA002C ) </span><span class="comment">/* (TC0) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a26e7f978fd38a87fcdf971dc8f870341"> 1692</a></span><span class="preprocessor">#define AT91C_TC0_IER           ( ( AT91_REG * ) 0xFFFA0024 ) </span><span class="comment">/* (TC0) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a70e91b7a4b022e8985559be791facecd"> 1693</a></span><span class="preprocessor">#define AT91C_TC0_RC            ( ( AT91_REG * ) 0xFFFA001C ) </span><span class="comment">/* (TC0) Register C */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac36fce651dac995e60837f8afffc67f5"> 1694</a></span><span class="preprocessor">#define AT91C_TC0_RA            ( ( AT91_REG * ) 0xFFFA0014 ) </span><span class="comment">/* (TC0) Register A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aac8cde05837a35a8246cb4b58400894c"> 1695</a></span><span class="preprocessor">#define AT91C_TC0_CMR           ( ( AT91_REG * ) 0xFFFA0004 ) </span><span class="comment">/* (TC0) Channel Mode Register (Capture Mode / Waveform Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae6ec17816f26986770aee105c7091c68"> 1696</a></span><span class="preprocessor">#define AT91C_TC0_IDR           ( ( AT91_REG * ) 0xFFFA0028 ) </span><span class="comment">/* (TC0) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a14381be1f6ceeb1de311e10d9aac62d9"> 1697</a></span><span class="preprocessor">#define AT91C_TC0_SR            ( ( AT91_REG * ) 0xFFFA0020 ) </span><span class="comment">/* (TC0) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a46587d3344f065d9db3ffea75e4e3ed0"> 1698</a></span><span class="preprocessor">#define AT91C_TC0_RB            ( ( AT91_REG * ) 0xFFFA0018 ) </span><span class="comment">/* (TC0) Register B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a902d83edf7113f99d72f1d8b67409a8a"> 1699</a></span><span class="preprocessor">#define AT91C_TC0_CV            ( ( AT91_REG * ) 0xFFFA0010 ) </span><span class="comment">/* (TC0) Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad139a6937250604e663db694ea526109"> 1700</a></span><span class="preprocessor">#define AT91C_TC0_CCR           ( ( AT91_REG * ) 0xFFFA0000 ) </span><span class="comment">/* (TC0) Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">/* ========== Register definition for TCB peripheral ========== */</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a071d3dd587c3a4ed95c253a48cb1c9a6"> 1702</a></span><span class="preprocessor">#define AT91C_TCB_BMR           ( ( AT91_REG * ) 0xFFFA00C4 ) </span><span class="comment">/* (TCB) TC Block Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a19ebea53a82e1963c02fb19f1fc43918"> 1703</a></span><span class="preprocessor">#define AT91C_TCB_BCR           ( ( AT91_REG * ) 0xFFFA00C0 ) </span><span class="comment">/* (TCB) TC Block Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment">/* ========== Register definition for PWMC_CH3 peripheral ========== */</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a98e00c0ca45a41b90e2e04b7a9886590"> 1705</a></span><span class="preprocessor">#define AT91C_CH3_CUPDR         ( ( AT91_REG * ) 0xFFFCC270 ) </span><span class="comment">/* (PWMC_CH3) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a988a8881a148806bbc203a2b0ed0c8e7"> 1706</a></span><span class="preprocessor">#define AT91C_CH3_CPRDR         ( ( AT91_REG * ) 0xFFFCC268 ) </span><span class="comment">/* (PWMC_CH3) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a52665699c36c867d908897dff4e13372"> 1707</a></span><span class="preprocessor">#define AT91C_CH3_CMR           ( ( AT91_REG * ) 0xFFFCC260 ) </span><span class="comment">/* (PWMC_CH3) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5685fa69a6e6deb59c3e4ad9e88b64e2"> 1708</a></span><span class="preprocessor">#define AT91C_CH3_Reserved      ( ( AT91_REG * ) 0xFFFCC274 ) </span><span class="comment">/* (PWMC_CH3) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5b6faccb3144ab85d907e3241d5ff9ed"> 1709</a></span><span class="preprocessor">#define AT91C_CH3_CCNTR         ( ( AT91_REG * ) 0xFFFCC26C ) </span><span class="comment">/* (PWMC_CH3) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1a1885dccadba25fcdd548a0ed5a0f9e"> 1710</a></span><span class="preprocessor">#define AT91C_CH3_CDTYR         ( ( AT91_REG * ) 0xFFFCC264 ) </span><span class="comment">/* (PWMC_CH3) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="comment">/* ========== Register definition for PWMC_CH2 peripheral ========== */</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9df7eb31c58fc94007f051dfa780ef44"> 1712</a></span><span class="preprocessor">#define AT91C_CH2_CUPDR         ( ( AT91_REG * ) 0xFFFCC250 ) </span><span class="comment">/* (PWMC_CH2) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3fd0ddccb8d6195d28901f3d391e7232"> 1713</a></span><span class="preprocessor">#define AT91C_CH2_CPRDR         ( ( AT91_REG * ) 0xFFFCC248 ) </span><span class="comment">/* (PWMC_CH2) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5b844351b0caedaeeb5dcc1e2e4d87c7"> 1714</a></span><span class="preprocessor">#define AT91C_CH2_CMR           ( ( AT91_REG * ) 0xFFFCC240 ) </span><span class="comment">/* (PWMC_CH2) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6e1852f71589a50bed3e831da94faa17"> 1715</a></span><span class="preprocessor">#define AT91C_CH2_Reserved      ( ( AT91_REG * ) 0xFFFCC254 ) </span><span class="comment">/* (PWMC_CH2) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a99b486993af242de6a198ebfdf357d66"> 1716</a></span><span class="preprocessor">#define AT91C_CH2_CCNTR         ( ( AT91_REG * ) 0xFFFCC24C ) </span><span class="comment">/* (PWMC_CH2) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0fb3e52dde7b100a928a4741631f10bf"> 1717</a></span><span class="preprocessor">#define AT91C_CH2_CDTYR         ( ( AT91_REG * ) 0xFFFCC244 ) </span><span class="comment">/* (PWMC_CH2) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment">/* ========== Register definition for PWMC_CH1 peripheral ========== */</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5b8736a3c6c2763ca44f8b62e9878d5b"> 1719</a></span><span class="preprocessor">#define AT91C_CH1_CUPDR         ( ( AT91_REG * ) 0xFFFCC230 ) </span><span class="comment">/* (PWMC_CH1) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8fe23f54b0333474c2f39aad45778049"> 1720</a></span><span class="preprocessor">#define AT91C_CH1_CPRDR         ( ( AT91_REG * ) 0xFFFCC228 ) </span><span class="comment">/* (PWMC_CH1) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e26f16a2b0cd65a226e4046d93e758d"> 1721</a></span><span class="preprocessor">#define AT91C_CH1_CMR           ( ( AT91_REG * ) 0xFFFCC220 ) </span><span class="comment">/* (PWMC_CH1) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2524f9182f2692a930778f064a135a7b"> 1722</a></span><span class="preprocessor">#define AT91C_CH1_Reserved      ( ( AT91_REG * ) 0xFFFCC234 ) </span><span class="comment">/* (PWMC_CH1) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aad2ef7db96b6768c53d05ca4f122adcd"> 1723</a></span><span class="preprocessor">#define AT91C_CH1_CCNTR         ( ( AT91_REG * ) 0xFFFCC22C ) </span><span class="comment">/* (PWMC_CH1) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a815c3ad1885d9a0a8087b8707382a766"> 1724</a></span><span class="preprocessor">#define AT91C_CH1_CDTYR         ( ( AT91_REG * ) 0xFFFCC224 ) </span><span class="comment">/* (PWMC_CH1) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">/* ========== Register definition for PWMC_CH0 peripheral ========== */</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afe56ae3a2992cf68cd3d5ef2949ea2d6"> 1726</a></span><span class="preprocessor">#define AT91C_CH0_CUPDR         ( ( AT91_REG * ) 0xFFFCC210 ) </span><span class="comment">/* (PWMC_CH0) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a93e1d12d11248e2fcbb0c668ea45206b"> 1727</a></span><span class="preprocessor">#define AT91C_CH0_CPRDR         ( ( AT91_REG * ) 0xFFFCC208 ) </span><span class="comment">/* (PWMC_CH0) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aae75b321cfaac68273a74735895d6751"> 1728</a></span><span class="preprocessor">#define AT91C_CH0_CMR           ( ( AT91_REG * ) 0xFFFCC200 ) </span><span class="comment">/* (PWMC_CH0) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1995dfeb491ac5c32ac7d8822f78710"> 1729</a></span><span class="preprocessor">#define AT91C_CH0_Reserved      ( ( AT91_REG * ) 0xFFFCC214 ) </span><span class="comment">/* (PWMC_CH0) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae77b8a49337d83f4a57f3e416af95078"> 1730</a></span><span class="preprocessor">#define AT91C_CH0_CCNTR         ( ( AT91_REG * ) 0xFFFCC20C ) </span><span class="comment">/* (PWMC_CH0) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9c0601dd8b4da19b76b53c12f1acdea1"> 1731</a></span><span class="preprocessor">#define AT91C_CH0_CDTYR         ( ( AT91_REG * ) 0xFFFCC204 ) </span><span class="comment">/* (PWMC_CH0) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment">/* ========== Register definition for PWMC peripheral ========== */</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4deef43514fe6c052050cb67979421c7"> 1733</a></span><span class="preprocessor">#define AT91C_PWMC_VR           ( ( AT91_REG * ) 0xFFFCC0FC ) </span><span class="comment">/* (PWMC) PWMC Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a501d561efa98cdc2d1e92d45995baabf"> 1734</a></span><span class="preprocessor">#define AT91C_PWMC_ISR          ( ( AT91_REG * ) 0xFFFCC01C ) </span><span class="comment">/* (PWMC) PWMC Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abae5ad1dbcedf38d254c63f0cbf33dfc"> 1735</a></span><span class="preprocessor">#define AT91C_PWMC_IDR          ( ( AT91_REG * ) 0xFFFCC014 ) </span><span class="comment">/* (PWMC) PWMC Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afc443b3aad4ece9b474689b297d1fe6d"> 1736</a></span><span class="preprocessor">#define AT91C_PWMC_SR           ( ( AT91_REG * ) 0xFFFCC00C ) </span><span class="comment">/* (PWMC) PWMC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a349c6cdf8efd599be9aad642d5947897"> 1737</a></span><span class="preprocessor">#define AT91C_PWMC_ENA          ( ( AT91_REG * ) 0xFFFCC004 ) </span><span class="comment">/* (PWMC) PWMC Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af52294ff74025db434e4cd82eb504863"> 1738</a></span><span class="preprocessor">#define AT91C_PWMC_IMR          ( ( AT91_REG * ) 0xFFFCC018 ) </span><span class="comment">/* (PWMC) PWMC Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1677fa23df0aebce419d3ed6f916cd55"> 1739</a></span><span class="preprocessor">#define AT91C_PWMC_MR           ( ( AT91_REG * ) 0xFFFCC000 ) </span><span class="comment">/* (PWMC) PWMC Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a46b3482eea9839c7c0cb5b46981c25ee"> 1740</a></span><span class="preprocessor">#define AT91C_PWMC_DIS          ( ( AT91_REG * ) 0xFFFCC008 ) </span><span class="comment">/* (PWMC) PWMC Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5748102c4fa746762dabc4b81b1d2028"> 1741</a></span><span class="preprocessor">#define AT91C_PWMC_IER          ( ( AT91_REG * ) 0xFFFCC010 ) </span><span class="comment">/* (PWMC) PWMC Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">/* ========== Register definition for UDP peripheral ========== */</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a823df82602fcb595b04c9a5235f7bd68"> 1743</a></span><span class="preprocessor">#define AT91C_UDP_ISR           ( ( AT91_REG * ) 0xFFFB001C ) </span><span class="comment">/* (UDP) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abaaf8614402eded1295065e638ef4905"> 1744</a></span><span class="preprocessor">#define AT91C_UDP_IDR           ( ( AT91_REG * ) 0xFFFB0014 ) </span><span class="comment">/* (UDP) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"> 1745</a></span><span class="preprocessor">#define AT91C_UDP_GLBSTATE      ( ( AT91_REG * ) 0xFFFB0004 ) </span><span class="comment">/* (UDP) Global State Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6a7f64596e71787c3efefff101b5e4e9"> 1746</a></span><span class="preprocessor">#define AT91C_UDP_FDR           ( ( AT91_REG * ) 0xFFFB0050 ) </span><span class="comment">/* (UDP) Endpoint FIFO Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af73c7ae5c085b4fa6b20700ccb0bf189"> 1747</a></span><span class="preprocessor">#define AT91C_UDP_CSR           ( ( AT91_REG * ) 0xFFFB0030 ) </span><span class="comment">/* (UDP) Endpoint Control and Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a19e8a3d4c6e02916b80873505969f35e"> 1748</a></span><span class="preprocessor">#define AT91C_UDP_RSTEP         ( ( AT91_REG * ) 0xFFFB0028 ) </span><span class="comment">/* (UDP) Reset Endpoint Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0cd67205ffcc66f514740b7cacc95c4f"> 1749</a></span><span class="preprocessor">#define AT91C_UDP_ICR           ( ( AT91_REG * ) 0xFFFB0020 ) </span><span class="comment">/* (UDP) Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abb0413f682922a58ea1e83fe006b0439"> 1750</a></span><span class="preprocessor">#define AT91C_UDP_IMR           ( ( AT91_REG * ) 0xFFFB0018 ) </span><span class="comment">/* (UDP) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2bf22f0aaf9a940db36d4b5ef7c2c53f"> 1751</a></span><span class="preprocessor">#define AT91C_UDP_IER           ( ( AT91_REG * ) 0xFFFB0010 ) </span><span class="comment">/* (UDP) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1bb6a6bdaff5f26292c04974054a4a55"> 1752</a></span><span class="preprocessor">#define AT91C_UDP_FADDR         ( ( AT91_REG * ) 0xFFFB0008 ) </span><span class="comment">/* (UDP) Function Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a825cf8db29e1346a4655ba9e4042073c"> 1753</a></span><span class="preprocessor">#define AT91C_UDP_NUM           ( ( AT91_REG * ) 0xFFFB0000 ) </span><span class="comment">/* (UDP) Frame Number Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span> </div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment">/*               PIO DEFINITIONS FOR AT91SAM7S64 */</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeea54d22764c1f8519e7e7418e99fee1"> 1758</a></span><span class="preprocessor">#define AT91C_PIO_PA0       ( ( unsigned int ) 1 &lt;&lt; 0 )         </span><span class="comment">/* Pin Controlled by PA0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6b6398a74b18f0032e25c34ff539d4b6"> 1759</a></span><span class="preprocessor">#define AT91C_PA0_PWM0      ( ( unsigned int ) AT91C_PIO_PA0 )  </span><span class="comment">/*  PWM Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab0a4dad85246171a1b4062468e7a8b52"> 1760</a></span><span class="preprocessor">#define AT91C_PA0_TIOA0     ( ( unsigned int ) AT91C_PIO_PA0 )  </span><span class="comment">/*  Timer Counter 0 Multipurpose Timer I/O Pin A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425"> 1761</a></span><span class="preprocessor">#define AT91C_PIO_PA1       ( ( unsigned int ) 1 &lt;&lt; 1 )         </span><span class="comment">/* Pin Controlled by PA1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5cc0d20c61cdcee374ae6f709595a204"> 1762</a></span><span class="preprocessor">#define AT91C_PA1_PWM1      ( ( unsigned int ) AT91C_PIO_PA1 )  </span><span class="comment">/*  PWM Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af39f130ed88dc02fcdac09704045416f"> 1763</a></span><span class="preprocessor">#define AT91C_PA1_TIOB0     ( ( unsigned int ) AT91C_PIO_PA1 )  </span><span class="comment">/*  Timer Counter 0 Multipurpose Timer I/O Pin B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae235237779e93d17ad5c39b8c9031c18"> 1764</a></span><span class="preprocessor">#define AT91C_PIO_PA10      ( ( unsigned int ) 1 &lt;&lt; 10 )        </span><span class="comment">/* Pin Controlled by PA10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2c9be7c79768613769823fce68af63dc"> 1765</a></span><span class="preprocessor">#define AT91C_PA10_DTXD     ( ( unsigned int ) AT91C_PIO_PA10 ) </span><span class="comment">/*  DBGU Debug Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a55f4e55f27970f231fba4834d5a34f87"> 1766</a></span><span class="preprocessor">#define AT91C_PA10_NPCS2    ( ( unsigned int ) AT91C_PIO_PA10 ) </span><span class="comment">/*  SPI Peripheral Chip Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a39be3ba7ad9039551771e69e311a231a"> 1767</a></span><span class="preprocessor">#define AT91C_PIO_PA11      ( ( unsigned int ) 1 &lt;&lt; 11 )        </span><span class="comment">/* Pin Controlled by PA11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a768042b418ea292c068f425875c2b2e5"> 1768</a></span><span class="preprocessor">#define AT91C_PA11_NPCS0    ( ( unsigned int ) AT91C_PIO_PA11 ) </span><span class="comment">/*  SPI Peripheral Chip Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2a99afc9e3e08ca9af15d72e8c8e3754"> 1769</a></span><span class="preprocessor">#define AT91C_PA11_PWM0     ( ( unsigned int ) AT91C_PIO_PA11 ) </span><span class="comment">/*  PWM Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a080ecb6380a731bc7de865a96dacf6ff"> 1770</a></span><span class="preprocessor">#define AT91C_PIO_PA12      ( ( unsigned int ) 1 &lt;&lt; 12 )        </span><span class="comment">/* Pin Controlled by PA12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a03a7a1cc3791f96940d0e3c2f0d217f4"> 1771</a></span><span class="preprocessor">#define AT91C_PA12_MISO     ( ( unsigned int ) AT91C_PIO_PA12 ) </span><span class="comment">/*  SPI Master In Slave */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aef8684d047e18078cdd7e4651258f63a"> 1772</a></span><span class="preprocessor">#define AT91C_PA12_PWM1     ( ( unsigned int ) AT91C_PIO_PA12 ) </span><span class="comment">/*  PWM Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a"> 1773</a></span><span class="preprocessor">#define AT91C_PIO_PA13      ( ( unsigned int ) 1 &lt;&lt; 13 )        </span><span class="comment">/* Pin Controlled by PA13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aabd92d78dcdf26d243d701709fdd2e2e"> 1774</a></span><span class="preprocessor">#define AT91C_PA13_MOSI     ( ( unsigned int ) AT91C_PIO_PA13 ) </span><span class="comment">/*  SPI Master Out Slave */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae035436e6f76830472243ea737d49b7f"> 1775</a></span><span class="preprocessor">#define AT91C_PA13_PWM2     ( ( unsigned int ) AT91C_PIO_PA13 ) </span><span class="comment">/*  PWM Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab106d256f2373c4b8954adcadad53eca"> 1776</a></span><span class="preprocessor">#define AT91C_PIO_PA14      ( ( unsigned int ) 1 &lt;&lt; 14 )        </span><span class="comment">/* Pin Controlled by PA14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3bdba106f646133dcd8088804c4d6fca"> 1777</a></span><span class="preprocessor">#define AT91C_PA14_SPCK     ( ( unsigned int ) AT91C_PIO_PA14 ) </span><span class="comment">/*  SPI Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa99b73b49ce9bc12628ae5ea080fd4d3"> 1778</a></span><span class="preprocessor">#define AT91C_PA14_PWM3     ( ( unsigned int ) AT91C_PIO_PA14 ) </span><span class="comment">/*  PWM Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a80e8b61485c6d998cf7254a355562d69"> 1779</a></span><span class="preprocessor">#define AT91C_PIO_PA15      ( ( unsigned int ) 1 &lt;&lt; 15 )        </span><span class="comment">/* Pin Controlled by PA15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa1fa2f7fbe62475edfed37d9b5250542"> 1780</a></span><span class="preprocessor">#define AT91C_PA15_TF       ( ( unsigned int ) AT91C_PIO_PA15 ) </span><span class="comment">/*  SSC Transmit Frame Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a686eba0a26ed388dece335c809c884e7"> 1781</a></span><span class="preprocessor">#define AT91C_PA15_TIOA1    ( ( unsigned int ) AT91C_PIO_PA15 ) </span><span class="comment">/*  Timer Counter 1 Multipurpose Timer I/O Pin A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a133ac8b6b912d98c131fc86829208e37"> 1782</a></span><span class="preprocessor">#define AT91C_PIO_PA16      ( ( unsigned int ) 1 &lt;&lt; 16 )        </span><span class="comment">/* Pin Controlled by PA16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6b4dadb00edf493bd8840185926255be"> 1783</a></span><span class="preprocessor">#define AT91C_PA16_TK       ( ( unsigned int ) AT91C_PIO_PA16 ) </span><span class="comment">/*  SSC Transmit Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0b72e628c90b4e911f91a1ea831b925e"> 1784</a></span><span class="preprocessor">#define AT91C_PA16_TIOB1    ( ( unsigned int ) AT91C_PIO_PA16 ) </span><span class="comment">/*  Timer Counter 1 Multipurpose Timer I/O Pin B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa2427a5211cf4003560a5f56ff04ea00"> 1785</a></span><span class="preprocessor">#define AT91C_PIO_PA17      ( ( unsigned int ) 1 &lt;&lt; 17 )        </span><span class="comment">/* Pin Controlled by PA17 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ada2ad931e0e2bfb9f4fbba417fee79ef"> 1786</a></span><span class="preprocessor">#define AT91C_PA17_TD       ( ( unsigned int ) AT91C_PIO_PA17 ) </span><span class="comment">/*  SSC Transmit data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa14e2eb5112958d60aae1595239cf0c6"> 1787</a></span><span class="preprocessor">#define AT91C_PA17_PCK1     ( ( unsigned int ) AT91C_PIO_PA17 ) </span><span class="comment">/*  PMC Programmable Clock Output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a638521370866f7680dd90859c1ba08fe"> 1788</a></span><span class="preprocessor">#define AT91C_PIO_PA18      ( ( unsigned int ) 1 &lt;&lt; 18 )        </span><span class="comment">/* Pin Controlled by PA18 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a61fa8094fd8fab9e07d957d6f8cff4b2"> 1789</a></span><span class="preprocessor">#define AT91C_PA18_RD       ( ( unsigned int ) AT91C_PIO_PA18 ) </span><span class="comment">/*  SSC Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acfb4a94de9dfc987d3ea83b68d9d47d9"> 1790</a></span><span class="preprocessor">#define AT91C_PA18_PCK2     ( ( unsigned int ) AT91C_PIO_PA18 ) </span><span class="comment">/*  PMC Programmable Clock Output 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aca5c14239b907072066cf81421a5b885"> 1791</a></span><span class="preprocessor">#define AT91C_PIO_PA19      ( ( unsigned int ) 1 &lt;&lt; 19 )        </span><span class="comment">/* Pin Controlled by PA19 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa83b760d1ae21a08d3c35f0a78dbf38c"> 1792</a></span><span class="preprocessor">#define AT91C_PA19_RK       ( ( unsigned int ) AT91C_PIO_PA19 ) </span><span class="comment">/*  SSC Receive Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adc3b402090b815d672e9a7dc6075f9b8"> 1793</a></span><span class="preprocessor">#define AT91C_PA19_FIQ      ( ( unsigned int ) AT91C_PIO_PA19 ) </span><span class="comment">/*  AIC Fast Interrupt Input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a04c1f6628e573d3e5be119da42e8920f"> 1794</a></span><span class="preprocessor">#define AT91C_PIO_PA2       ( ( unsigned int ) 1 &lt;&lt; 2 )         </span><span class="comment">/* Pin Controlled by PA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4d4ce14cd3aa7144c00986fb99033940"> 1795</a></span><span class="preprocessor">#define AT91C_PA2_PWM2      ( ( unsigned int ) AT91C_PIO_PA2 )  </span><span class="comment">/*  PWM Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aca9f42f91351c6fa201e4b646d18551c"> 1796</a></span><span class="preprocessor">#define AT91C_PA2_SCK0      ( ( unsigned int ) AT91C_PIO_PA2 )  </span><span class="comment">/*  USART 0 Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a4416e6288f30100352d997d3e0958c"> 1797</a></span><span class="preprocessor">#define AT91C_PIO_PA20      ( ( unsigned int ) 1 &lt;&lt; 20 )        </span><span class="comment">/* Pin Controlled by PA20 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad07b830324d63e03a687412b00b855fd"> 1798</a></span><span class="preprocessor">#define AT91C_PA20_RF       ( ( unsigned int ) AT91C_PIO_PA20 ) </span><span class="comment">/*  SSC Receive Frame Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a73ae512bf60e3ae1d42de642130179b3"> 1799</a></span><span class="preprocessor">#define AT91C_PA20_IRQ0     ( ( unsigned int ) AT91C_PIO_PA20 ) </span><span class="comment">/*  External Interrupt 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1f938aecf684443fe5cc29cfde5c9766"> 1800</a></span><span class="preprocessor">#define AT91C_PIO_PA21      ( ( unsigned int ) 1 &lt;&lt; 21 )        </span><span class="comment">/* Pin Controlled by PA21 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af73365a9ad9a16957c4bd82654b93b95"> 1801</a></span><span class="preprocessor">#define AT91C_PA21_RXD1     ( ( unsigned int ) AT91C_PIO_PA21 ) </span><span class="comment">/*  USART 1 Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a8c9c3b139bf37dca761195b3420ec2"> 1802</a></span><span class="preprocessor">#define AT91C_PA21_PCK1     ( ( unsigned int ) AT91C_PIO_PA21 ) </span><span class="comment">/*  PMC Programmable Clock Output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f"> 1803</a></span><span class="preprocessor">#define AT91C_PIO_PA22      ( ( unsigned int ) 1 &lt;&lt; 22 )        </span><span class="comment">/* Pin Controlled by PA22 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac8b9cbcba3917af3a48ed69c619096ea"> 1804</a></span><span class="preprocessor">#define AT91C_PA22_TXD1     ( ( unsigned int ) AT91C_PIO_PA22 ) </span><span class="comment">/*  USART 1 Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9052824898ba5a35df89c3a5591ceb88"> 1805</a></span><span class="preprocessor">#define AT91C_PA22_NPCS3    ( ( unsigned int ) AT91C_PIO_PA22 ) </span><span class="comment">/*  SPI Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5b2f60a820cda3a1550d66f78f57f549"> 1806</a></span><span class="preprocessor">#define AT91C_PIO_PA23      ( ( unsigned int ) 1 &lt;&lt; 23 )        </span><span class="comment">/* Pin Controlled by PA23 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8ab2faebd77063c6092df12ac5ec74b4"> 1807</a></span><span class="preprocessor">#define AT91C_PA23_SCK1     ( ( unsigned int ) AT91C_PIO_PA23 ) </span><span class="comment">/*  USART 1 Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af7c829d7cc0ff7219fd8970b8703dc71"> 1808</a></span><span class="preprocessor">#define AT91C_PA23_PWM0     ( ( unsigned int ) AT91C_PIO_PA23 ) </span><span class="comment">/*  PWM Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb532ae4b7a34d41f7a436a3125eccec"> 1809</a></span><span class="preprocessor">#define AT91C_PIO_PA24      ( ( unsigned int ) 1 &lt;&lt; 24 )        </span><span class="comment">/* Pin Controlled by PA24 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a25b451d7a35633fce9f961d38c054533"> 1810</a></span><span class="preprocessor">#define AT91C_PA24_RTS1     ( ( unsigned int ) AT91C_PIO_PA24 ) </span><span class="comment">/*  USART 1 Ready To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a42e5e50913f74f82e32ca6bc6513c54f"> 1811</a></span><span class="preprocessor">#define AT91C_PA24_PWM1     ( ( unsigned int ) AT91C_PIO_PA24 ) </span><span class="comment">/*  PWM Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063"> 1812</a></span><span class="preprocessor">#define AT91C_PIO_PA25      ( ( unsigned int ) 1 &lt;&lt; 25 )        </span><span class="comment">/* Pin Controlled by PA25 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a02df6d1479833aa8b2a7a4a7ce443209"> 1813</a></span><span class="preprocessor">#define AT91C_PA25_CTS1     ( ( unsigned int ) AT91C_PIO_PA25 ) </span><span class="comment">/*  USART 1 Clear To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac52467fa1c75fd5f7198aefb638347ce"> 1814</a></span><span class="preprocessor">#define AT91C_PA25_PWM2     ( ( unsigned int ) AT91C_PIO_PA25 ) </span><span class="comment">/*  PWM Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3debdc9672c6df1bfd6224835c2331ce"> 1815</a></span><span class="preprocessor">#define AT91C_PIO_PA26      ( ( unsigned int ) 1 &lt;&lt; 26 )        </span><span class="comment">/* Pin Controlled by PA26 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a415a88b135d0ac0aff0eba34a4271dcc"> 1816</a></span><span class="preprocessor">#define AT91C_PA26_DCD1     ( ( unsigned int ) AT91C_PIO_PA26 ) </span><span class="comment">/*  USART 1 Data Carrier Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e8ce759b4232d932e3ad840751f4ffe"> 1817</a></span><span class="preprocessor">#define AT91C_PA26_TIOA2    ( ( unsigned int ) AT91C_PIO_PA26 ) </span><span class="comment">/*  Timer Counter 2 Multipurpose Timer I/O Pin A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a76530ab67e450e55c18f790f43f16a7c"> 1818</a></span><span class="preprocessor">#define AT91C_PIO_PA27      ( ( unsigned int ) 1 &lt;&lt; 27 )        </span><span class="comment">/* Pin Controlled by PA27 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a80c91948aa22a0dafff9fa49ed8cdc6b"> 1819</a></span><span class="preprocessor">#define AT91C_PA27_DTR1     ( ( unsigned int ) AT91C_PIO_PA27 ) </span><span class="comment">/*  USART 1 Data Terminal ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac3cca5487270cea7c38d1b9bc7435a58"> 1820</a></span><span class="preprocessor">#define AT91C_PA27_TIOB2    ( ( unsigned int ) AT91C_PIO_PA27 ) </span><span class="comment">/*  Timer Counter 2 Multipurpose Timer I/O Pin B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afc03a891232129aa4e694419b6227ef7"> 1821</a></span><span class="preprocessor">#define AT91C_PIO_PA28      ( ( unsigned int ) 1 &lt;&lt; 28 )        </span><span class="comment">/* Pin Controlled by PA28 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8d1cab4e7dbfad454a8b18dcd06aa618"> 1822</a></span><span class="preprocessor">#define AT91C_PA28_DSR1     ( ( unsigned int ) AT91C_PIO_PA28 ) </span><span class="comment">/*  USART 1 Data Set ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a32e046d61283df2f957a1cbd834bcdcc"> 1823</a></span><span class="preprocessor">#define AT91C_PA28_TCLK1    ( ( unsigned int ) AT91C_PIO_PA28 ) </span><span class="comment">/*  Timer Counter 1 external clock input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a23c662ae5654da8fdc81785799632ee1"> 1824</a></span><span class="preprocessor">#define AT91C_PIO_PA29      ( ( unsigned int ) 1 &lt;&lt; 29 )        </span><span class="comment">/* Pin Controlled by PA29 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab462ab2e37bc79d97943737b21086260"> 1825</a></span><span class="preprocessor">#define AT91C_PA29_RI1      ( ( unsigned int ) AT91C_PIO_PA29 ) </span><span class="comment">/*  USART 1 Ring Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2bb855769a7af702acf2438dce347c4f"> 1826</a></span><span class="preprocessor">#define AT91C_PA29_TCLK2    ( ( unsigned int ) AT91C_PIO_PA29 ) </span><span class="comment">/*  Timer Counter 2 external clock input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa093f6b38813c359c8f91c6b7ba656a9"> 1827</a></span><span class="preprocessor">#define AT91C_PIO_PA3       ( ( unsigned int ) 1 &lt;&lt; 3 )         </span><span class="comment">/* Pin Controlled by PA3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae7f99fbe935ee072effde79e0f1e76f1"> 1828</a></span><span class="preprocessor">#define AT91C_PA3_TWD       ( ( unsigned int ) AT91C_PIO_PA3 )  </span><span class="comment">/*  TWI Two-wire Serial Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adbf7d14f0495c1e26416e4041113d0c1"> 1829</a></span><span class="preprocessor">#define AT91C_PA3_NPCS3     ( ( unsigned int ) AT91C_PIO_PA3 )  </span><span class="comment">/*  SPI Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4a4adbd2483d8f529366a2e7472172c8"> 1830</a></span><span class="preprocessor">#define AT91C_PIO_PA30      ( ( unsigned int ) 1 &lt;&lt; 30 )        </span><span class="comment">/* Pin Controlled by PA30 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a470edeacc9a1e47b00c37fdbd8ed7f74"> 1831</a></span><span class="preprocessor">#define AT91C_PA30_IRQ1     ( ( unsigned int ) AT91C_PIO_PA30 ) </span><span class="comment">/*  External Interrupt 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0b3b420a94ddb1ed072e00d47fc528ee"> 1832</a></span><span class="preprocessor">#define AT91C_PA30_NPCS2    ( ( unsigned int ) AT91C_PIO_PA30 ) </span><span class="comment">/*  SPI Peripheral Chip Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a80a4319a357994fac01be5e4cec84b76"> 1833</a></span><span class="preprocessor">#define AT91C_PIO_PA31      ( ( unsigned int ) 1 &lt;&lt; 31 )        </span><span class="comment">/* Pin Controlled by PA31 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a348aadfc3bd8c1d78611cf2b7493af39"> 1834</a></span><span class="preprocessor">#define AT91C_PA31_NPCS1    ( ( unsigned int ) AT91C_PIO_PA31 ) </span><span class="comment">/*  SPI Peripheral Chip Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5397d434dbe2441cd7d8cebdefccdd58"> 1835</a></span><span class="preprocessor">#define AT91C_PA31_PCK2     ( ( unsigned int ) AT91C_PIO_PA31 ) </span><span class="comment">/*  PMC Programmable Clock Output 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f"> 1836</a></span><span class="preprocessor">#define AT91C_PIO_PA4       ( ( unsigned int ) 1 &lt;&lt; 4 )         </span><span class="comment">/* Pin Controlled by PA4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1c58a9f1aed88984cf87fd0464970f4b"> 1837</a></span><span class="preprocessor">#define AT91C_PA4_TWCK      ( ( unsigned int ) AT91C_PIO_PA4 )  </span><span class="comment">/*  TWI Two-wire Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a591f92f7e41ab9d37c738ca7662da127"> 1838</a></span><span class="preprocessor">#define AT91C_PA4_TCLK0     ( ( unsigned int ) AT91C_PIO_PA4 )  </span><span class="comment">/*  Timer Counter 0 external clock input */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5096171be0ea590a81beb2aadb9dba29"> 1839</a></span><span class="preprocessor">#define AT91C_PIO_PA5       ( ( unsigned int ) 1 &lt;&lt; 5 )         </span><span class="comment">/* Pin Controlled by PA5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a21b7a23d113a4b6dc68e7237909558e8"> 1840</a></span><span class="preprocessor">#define AT91C_PA5_RXD0      ( ( unsigned int ) AT91C_PIO_PA5 )  </span><span class="comment">/*  USART 0 Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a001ccca2ccaa286d35b3f6d00a050741"> 1841</a></span><span class="preprocessor">#define AT91C_PA5_NPCS3     ( ( unsigned int ) AT91C_PIO_PA5 )  </span><span class="comment">/*  SPI Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adde445b47732bff0955f9b79a65c2abb"> 1842</a></span><span class="preprocessor">#define AT91C_PIO_PA6       ( ( unsigned int ) 1 &lt;&lt; 6 )         </span><span class="comment">/* Pin Controlled by PA6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4df33c07b989621d5ad9ce269535be1f"> 1843</a></span><span class="preprocessor">#define AT91C_PA6_TXD0      ( ( unsigned int ) AT91C_PIO_PA6 )  </span><span class="comment">/*  USART 0 Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a65c854dcfffa1c71133df6414221a32d"> 1844</a></span><span class="preprocessor">#define AT91C_PA6_PCK0      ( ( unsigned int ) AT91C_PIO_PA6 )  </span><span class="comment">/*  PMC Programmable Clock Output 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a92630fd5d17ea2d00d53d02ea400907d"> 1845</a></span><span class="preprocessor">#define AT91C_PIO_PA7       ( ( unsigned int ) 1 &lt;&lt; 7 )         </span><span class="comment">/* Pin Controlled by PA7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a86d56d865770bbf1551224e911832d7a"> 1846</a></span><span class="preprocessor">#define AT91C_PA7_RTS0      ( ( unsigned int ) AT91C_PIO_PA7 )  </span><span class="comment">/*  USART 0 Ready To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4c39854cb2b4d8ad2c29a492108731ae"> 1847</a></span><span class="preprocessor">#define AT91C_PA7_PWM3      ( ( unsigned int ) AT91C_PIO_PA7 )  </span><span class="comment">/*  PWM Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae943dc78ec9df64f417a87c83348b235"> 1848</a></span><span class="preprocessor">#define AT91C_PIO_PA8       ( ( unsigned int ) 1 &lt;&lt; 8 )         </span><span class="comment">/* Pin Controlled by PA8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a11ec0760528b453413d71c29f16c8ef1"> 1849</a></span><span class="preprocessor">#define AT91C_PA8_CTS0      ( ( unsigned int ) AT91C_PIO_PA8 )  </span><span class="comment">/*  USART 0 Clear To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7abeb5b67fbce6c132e4138a03a92b17"> 1850</a></span><span class="preprocessor">#define AT91C_PA8_ADTRG     ( ( unsigned int ) AT91C_PIO_PA8 )  </span><span class="comment">/*  ADC External Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4b0a25fca6be57889ba1ebb18c79433a"> 1851</a></span><span class="preprocessor">#define AT91C_PIO_PA9       ( ( unsigned int ) 1 &lt;&lt; 9 )         </span><span class="comment">/* Pin Controlled by PA9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1f97abd17e3a037a7ad294f443a97cb1"> 1852</a></span><span class="preprocessor">#define AT91C_PA9_DRXD      ( ( unsigned int ) AT91C_PIO_PA9 )  </span><span class="comment">/*  DBGU Debug Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0dab362225e9cbb82678993be7340020"> 1853</a></span><span class="preprocessor">#define AT91C_PA9_NPCS1     ( ( unsigned int ) AT91C_PIO_PA9 )  </span><span class="comment">/*  SPI Peripheral Chip Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span> </div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment">/*               PERIPHERAL ID DEFINITIONS FOR AT91SAM7S64 */</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aba6ab10a585bb8180565dceba4f597f8"> 1858</a></span><span class="preprocessor">#define AT91C_ID_FIQ            ( ( unsigned int ) 0 )  </span><span class="comment">/* Advanced Interrupt Controller (FIQ) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa5883b521ba307e7e6d6fa8730768a9e"> 1859</a></span><span class="preprocessor">#define AT91C_ID_SYS            ( ( unsigned int ) 1 )  </span><span class="comment">/* System Peripheral */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9367949b8183635487afdcc8ed41609e"> 1860</a></span><span class="preprocessor">#define AT91C_ID_PIOA           ( ( unsigned int ) 2 )  </span><span class="comment">/* Parallel IO Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9f3d43f2cc5b94d99b0ff9a6854f368a"> 1861</a></span><span class="preprocessor">#define AT91C_ID_3_Reserved     ( ( unsigned int ) 3 )  </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a33d377204b9547cb1c1cf23b83b32ec8"> 1862</a></span><span class="preprocessor">#define AT91C_ID_ADC            ( ( unsigned int ) 4 )  </span><span class="comment">/* Analog-to-Digital Converter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af58625121d8ada787679ae120ce9da8e"> 1863</a></span><span class="preprocessor">#define AT91C_ID_SPI            ( ( unsigned int ) 5 )  </span><span class="comment">/* Serial Peripheral Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a17f82b8148cea0ecaefb7d65c1421f97"> 1864</a></span><span class="preprocessor">#define AT91C_ID_US0            ( ( unsigned int ) 6 )  </span><span class="comment">/* USART 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac4890f3c72510710505f5e9bc167946a"> 1865</a></span><span class="preprocessor">#define AT91C_ID_US1            ( ( unsigned int ) 7 )  </span><span class="comment">/* USART 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a60d9e827556a4afd9d4c2b032702fbce"> 1866</a></span><span class="preprocessor">#define AT91C_ID_SSC            ( ( unsigned int ) 8 )  </span><span class="comment">/* Serial Synchronous Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8244d5da18b5534d5253a0d0ed5141a2"> 1867</a></span><span class="preprocessor">#define AT91C_ID_TWI            ( ( unsigned int ) 9 )  </span><span class="comment">/* Two-Wire Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a853cd7a504bc4cb3ce240b16f7ef226c"> 1868</a></span><span class="preprocessor">#define AT91C_ID_PWMC           ( ( unsigned int ) 10 ) </span><span class="comment">/* PWM Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abc583accceb7605cd8a6d24e93961e87"> 1869</a></span><span class="preprocessor">#define AT91C_ID_UDP            ( ( unsigned int ) 11 ) </span><span class="comment">/* USB Device Port */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5a4eb8a4700b1b3f87a589498d394a01"> 1870</a></span><span class="preprocessor">#define AT91C_ID_TC0            ( ( unsigned int ) 12 ) </span><span class="comment">/* Timer Counter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a055623f976c96e2683a217da3cfb87c6"> 1871</a></span><span class="preprocessor">#define AT91C_ID_TC1            ( ( unsigned int ) 13 ) </span><span class="comment">/* Timer Counter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0393b452e5ae992bb30004d072335e1b"> 1872</a></span><span class="preprocessor">#define AT91C_ID_TC2            ( ( unsigned int ) 14 ) </span><span class="comment">/* Timer Counter 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acbd240421827ccf52acddcb9298aa4bc"> 1873</a></span><span class="preprocessor">#define AT91C_ID_15_Reserved    ( ( unsigned int ) 15 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac2ef7d4a3f605088ba108ad79f814f63"> 1874</a></span><span class="preprocessor">#define AT91C_ID_16_Reserved    ( ( unsigned int ) 16 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab926fbc67c540e149cf158b608c81c2b"> 1875</a></span><span class="preprocessor">#define AT91C_ID_17_Reserved    ( ( unsigned int ) 17 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9f5a2132181ea52d7262045e4439ece5"> 1876</a></span><span class="preprocessor">#define AT91C_ID_18_Reserved    ( ( unsigned int ) 18 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a54c2d2f465363726c5083feb01c0b7d5"> 1877</a></span><span class="preprocessor">#define AT91C_ID_19_Reserved    ( ( unsigned int ) 19 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6fb88276d3afd829d8040cffda45930d"> 1878</a></span><span class="preprocessor">#define AT91C_ID_20_Reserved    ( ( unsigned int ) 20 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af5d97e75c30d3d0a5283b0cea298818d"> 1879</a></span><span class="preprocessor">#define AT91C_ID_21_Reserved    ( ( unsigned int ) 21 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a267061f5f28a0c3163622d6055dc22a8"> 1880</a></span><span class="preprocessor">#define AT91C_ID_22_Reserved    ( ( unsigned int ) 22 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aca42ce85d90a04e674e5c1d95e5c926d"> 1881</a></span><span class="preprocessor">#define AT91C_ID_23_Reserved    ( ( unsigned int ) 23 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1a3f3a497fcebbbb0ca7e760d4182a25"> 1882</a></span><span class="preprocessor">#define AT91C_ID_24_Reserved    ( ( unsigned int ) 24 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a750de9c822c42fbedb95f5aaf4e12491"> 1883</a></span><span class="preprocessor">#define AT91C_ID_25_Reserved    ( ( unsigned int ) 25 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acfcdb29887f9345c78b69d7b42262299"> 1884</a></span><span class="preprocessor">#define AT91C_ID_26_Reserved    ( ( unsigned int ) 26 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6c877dedb1be3feff7ab2c8e20fa7066"> 1885</a></span><span class="preprocessor">#define AT91C_ID_27_Reserved    ( ( unsigned int ) 27 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a23270efd613eed668e86aff2eeca1b05"> 1886</a></span><span class="preprocessor">#define AT91C_ID_28_Reserved    ( ( unsigned int ) 28 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a29a591331bb374e65d7964ceb03dcf1b"> 1887</a></span><span class="preprocessor">#define AT91C_ID_29_Reserved    ( ( unsigned int ) 29 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4a65d0aa928d22f16f3fc40b481c4b87"> 1888</a></span><span class="preprocessor">#define AT91C_ID_IRQ0           ( ( unsigned int ) 30 ) </span><span class="comment">/* Advanced Interrupt Controller (IRQ0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9cabc2ca62358f58d11e0887f9c18fd9"> 1889</a></span><span class="preprocessor">#define AT91C_ID_IRQ1           ( ( unsigned int ) 31 ) </span><span class="comment">/* Advanced Interrupt Controller (IRQ1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span> </div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment">/*               BASE ADDRESS DEFINITIONS FOR AT91SAM7S64 */</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9d0b8c206d7190df6240e12f09428fe4"> 1894</a></span><span class="preprocessor">#define AT91C_BASE_SYSC        ( ( AT91PS_SYSC ) 0xFFFFF000 )    </span><span class="comment">/* (SYSC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae353aca328b3d22ff19e9086c99e77d7"> 1895</a></span><span class="preprocessor">#define AT91C_BASE_AIC         ( ( AT91PS_AIC ) 0xFFFFF000 )     </span><span class="comment">/* (AIC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a32fc454872b1c641d8fed6f014f7ba1e"> 1896</a></span><span class="preprocessor">#define AT91C_BASE_DBGU        ( ( AT91PS_DBGU ) 0xFFFFF200 )    </span><span class="comment">/* (DBGU) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad583a3c0f21caa3eb742bf21a5230e76"> 1897</a></span><span class="preprocessor">#define AT91C_BASE_PDC_DBGU    ( ( AT91PS_PDC ) 0xFFFFF300 )     </span><span class="comment">/* (PDC_DBGU) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afd59d3e413ad4a05804ead0fd6c48622"> 1898</a></span><span class="preprocessor">#define AT91C_BASE_PIOA        ( ( AT91PS_PIO ) 0xFFFFF400 )     </span><span class="comment">/* (PIOA) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a10dce3ba9279316fe6d2320af5880040"> 1899</a></span><span class="preprocessor">#define AT91C_BASE_CKGR        ( ( AT91PS_CKGR ) 0xFFFFFC20 )    </span><span class="comment">/* (CKGR) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a88f638978d677a52e3bad3966caa40ab"> 1900</a></span><span class="preprocessor">#define AT91C_BASE_PMC         ( ( AT91PS_PMC ) 0xFFFFFC00 )     </span><span class="comment">/* (PMC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1417c31e180c8f542044e6fccb465610"> 1901</a></span><span class="preprocessor">#define AT91C_BASE_RSTC        ( ( AT91PS_RSTC ) 0xFFFFFD00 )    </span><span class="comment">/* (RSTC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad91cc891870f10043e5935b8f587f2af"> 1902</a></span><span class="preprocessor">#define AT91C_BASE_RTTC        ( ( AT91PS_RTTC ) 0xFFFFFD20 )    </span><span class="comment">/* (RTTC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac0679d8ee5a5c92e6d808bd31e216277"> 1903</a></span><span class="preprocessor">#define AT91C_BASE_PITC        ( ( AT91PS_PITC ) 0xFFFFFD30 )    </span><span class="comment">/* (PITC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaf6dc0a816031c6ed3ecdc62590c5da4"> 1904</a></span><span class="preprocessor">#define AT91C_BASE_WDTC        ( ( AT91PS_WDTC ) 0xFFFFFD40 )    </span><span class="comment">/* (WDTC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a235bf6db2f49947de6fd62d0439d4af9"> 1905</a></span><span class="preprocessor">#define AT91C_BASE_MC          ( ( AT91PS_MC ) 0xFFFFFF00 )      </span><span class="comment">/* (MC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a719a2834b04fd7dadd93971f17844025"> 1906</a></span><span class="preprocessor">#define AT91C_BASE_PDC_SPI     ( ( AT91PS_PDC ) 0xFFFE0100 )     </span><span class="comment">/* (PDC_SPI) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a71756ec471e894d8f8877b5d33a8ea5b"> 1907</a></span><span class="preprocessor">#define AT91C_BASE_SPI         ( ( AT91PS_SPI ) 0xFFFE0000 )     </span><span class="comment">/* (SPI) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad99b4bec9100b0faee5c2ec4c5816010"> 1908</a></span><span class="preprocessor">#define AT91C_BASE_PDC_ADC     ( ( AT91PS_PDC ) 0xFFFD8100 )     </span><span class="comment">/* (PDC_ADC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9adbfb8048d73603846d6fb348a64ace"> 1909</a></span><span class="preprocessor">#define AT91C_BASE_ADC         ( ( AT91PS_ADC ) 0xFFFD8000 )     </span><span class="comment">/* (ADC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6b352bd9e050f30440d75b3b7c92696a"> 1910</a></span><span class="preprocessor">#define AT91C_BASE_PDC_SSC     ( ( AT91PS_PDC ) 0xFFFD4100 )     </span><span class="comment">/* (PDC_SSC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7cfef3966881ac79efe0a889a18f0e0a"> 1911</a></span><span class="preprocessor">#define AT91C_BASE_SSC         ( ( AT91PS_SSC ) 0xFFFD4000 )     </span><span class="comment">/* (SSC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a689aaee7d35e38c15f0d096850549494"> 1912</a></span><span class="preprocessor">#define AT91C_BASE_PDC_US1     ( ( AT91PS_PDC ) 0xFFFC4100 )     </span><span class="comment">/* (PDC_US1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ace9a2e5287fcacab6f3050f66b382eae"> 1913</a></span><span class="preprocessor">#define AT91C_BASE_US1         ( ( AT91PS_USART ) 0xFFFC4000 )   </span><span class="comment">/* (US1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1d89d92d26566a0593501750dd45690"> 1914</a></span><span class="preprocessor">#define AT91C_BASE_PDC_US0     ( ( AT91PS_PDC ) 0xFFFC0100 )     </span><span class="comment">/* (PDC_US0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9059088da859f9cedaa5cee3cc0ff6cf"> 1915</a></span><span class="preprocessor">#define AT91C_BASE_US0         ( ( AT91PS_USART ) 0xFFFC0000 )   </span><span class="comment">/* (US0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acec2e14822c165bf9c2fb5e91e1652ca"> 1916</a></span><span class="preprocessor">#define AT91C_BASE_TWI         ( ( AT91PS_TWI ) 0xFFFB8000 )     </span><span class="comment">/* (TWI) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0bd9ed3557b04fd390eb27f66c6e8ead"> 1917</a></span><span class="preprocessor">#define AT91C_BASE_TC2         ( ( AT91PS_TC ) 0xFFFA0080 )      </span><span class="comment">/* (TC2) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ecf7114cc5c9f9d559792f92dd584ca"> 1918</a></span><span class="preprocessor">#define AT91C_BASE_TC1         ( ( AT91PS_TC ) 0xFFFA0040 )      </span><span class="comment">/* (TC1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac5f6642a35bcb83fbe8cf358511ba895"> 1919</a></span><span class="preprocessor">#define AT91C_BASE_TC0         ( ( AT91PS_TC ) 0xFFFA0000 )      </span><span class="comment">/* (TC0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaf7850d86742be51cc4bf623488a92af"> 1920</a></span><span class="preprocessor">#define AT91C_BASE_TCB         ( ( AT91PS_TCB ) 0xFFFA0000 )     </span><span class="comment">/* (TCB) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aac63200f2a1e7bb0992ab1acd3bcf75e"> 1921</a></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH3    ( ( AT91PS_PWMC_CH ) 0xFFFCC260 ) </span><span class="comment">/* (PWMC_CH3) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a95a11e0109fe908e382c77b4dbd4b886"> 1922</a></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH2    ( ( AT91PS_PWMC_CH ) 0xFFFCC240 ) </span><span class="comment">/* (PWMC_CH2) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a532256b939d55cf8d64421ae895d9f61"> 1923</a></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH1    ( ( AT91PS_PWMC_CH ) 0xFFFCC220 ) </span><span class="comment">/* (PWMC_CH1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad327bf8d078e66885418142dcf7ecb69"> 1924</a></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH0    ( ( AT91PS_PWMC_CH ) 0xFFFCC200 ) </span><span class="comment">/* (PWMC_CH0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa11003c2d8bcee4dd58e45522edde4a9"> 1925</a></span><span class="preprocessor">#define AT91C_BASE_PWMC        ( ( AT91PS_PWMC ) 0xFFFCC000 )    </span><span class="comment">/* (PWMC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac9f3ffaccf5b51517ab51c004fc9643c"> 1926</a></span><span class="preprocessor">#define AT91C_BASE_UDP         ( ( AT91PS_UDP ) 0xFFFB0000 )     </span><span class="comment">/* (UDP) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span> </div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="comment">/*               MEMORY MAPPING DEFINITIONS FOR AT91SAM7S64 */</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a03e412c1f537b06c9cf737703442dde4"> 1931</a></span><span class="preprocessor">#define AT91C_ISRAM          ( ( char * ) 0x00200000 )       </span><span class="comment">/* Internal SRAM base address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2ff3e67e4ded320c0ce9316d4f55c1ad"> 1932</a></span><span class="preprocessor">#define AT91C_ISRAM_SIZE     ( ( unsigned int ) 0x00004000 ) </span><span class="comment">/* Internal SRAM size in byte (16 Kbyte) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7715d6de3269c66590f7c1d8dba0003d"> 1933</a></span><span class="preprocessor">#define AT91C_IFLASH         ( ( char * ) 0x00100000 )       </span><span class="comment">/* Internal ROM base address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a96ee4d4fa7d006adb1d0c2082765e5f7"> 1934</a></span><span class="preprocessor">#define AT91C_IFLASH_SIZE    ( ( unsigned int ) 0x00010000 ) </span><span class="comment">/* Internal ROM size in byte (64 Kbyte) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span> </div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="preprocessor">#endif </span><span class="comment">/* ifndef AT91SAM7S64_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64_8h_html_a93b7813ecc59b9390c6c851b3d5229aa"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a93b7813ecc59b9390c6c851b3d5229aa">AT91PS_SYSC</a></div><div class="ttdeci">struct _AT91S_SYSC * AT91PS_SYSC</div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64_8h_html_aaf6728876156b355faa93157d6a3083b"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#aaf6728876156b355faa93157d6a3083b">AT91S_SYSC</a></div><div class="ttdeci">struct _AT91S_SYSC AT91S_SYSC</div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a014caab2c2b72dc9bd385986a1f1af93"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a014caab2c2b72dc9bd385986a1f1af93">PIO_IER</a></div><div class="ttdeci">#define PIO_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00281">AT91SAM7S64_inc.h:281</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a024ae4e98b19b687a02572c529686386"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a024ae4e98b19b687a02572c529686386">ADC_CHDR</a></div><div class="ttdeci">#define ADC_CHDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00639">AT91SAM7S64_inc.h:639</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a02b3d1b1a042abb22c9de7bb29298911"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a02b3d1b1a042abb22c9de7bb29298911">TWI_CR</a></div><div class="ttdeci">#define TWI_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00932">AT91SAM7S64_inc.h:932</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a03e3ab059098a2b5966552be3dbc90a9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a03e3ab059098a2b5966552be3dbc90a9">DBGU_MR</a></div><div class="ttdeci">#define DBGU_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00183">AT91SAM7S64_inc.h:183</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a06653023ddc4b6bbd5ba51f1c314b592"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a06653023ddc4b6bbd5ba51f1c314b592">TC_IDR</a></div><div class="ttdeci">#define TC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00992">AT91SAM7S64_inc.h:992</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a08afe74b98d59d6e30a205282746e95e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a08afe74b98d59d6e30a205282746e95e">PIO_CODR</a></div><div class="ttdeci">#define PIO_CODR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00278">AT91SAM7S64_inc.h:278</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a08b4ec1d1eb01b2118748bb85c1d377e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a08b4ec1d1eb01b2118748bb85c1d377e">PIO_OWSR</a></div><div class="ttdeci">#define PIO_OWSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00296">AT91SAM7S64_inc.h:296</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a08bdefb9668ebaf2a89b38a31df8e365"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a08bdefb9668ebaf2a89b38a31df8e365">ADC_RPR</a></div><div class="ttdeci">#define ADC_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00654">AT91SAM7S64_inc.h:654</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a09c8287d3dca32acd1de9c0b879f63a1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a09c8287d3dca32acd1de9c0b879f63a1">DBGU_IDR</a></div><div class="ttdeci">#define DBGU_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00185">AT91SAM7S64_inc.h:185</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a0a75ddbc59c2640a4534b0e4966eb422"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a0a75ddbc59c2640a4534b0e4966eb422">TCB_BMR</a></div><div class="ttdeci">#define TCB_BMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01116">AT91SAM7S64_inc.h:1116</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a0e94c0c067c3b035524a4f084a2d6367"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a0e94c0c067c3b035524a4f084a2d6367">TCB_BCR</a></div><div class="ttdeci">#define TCB_BCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01115">AT91SAM7S64_inc.h:1115</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a0f69cf550a56da11e972b20e36271aca"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a0f69cf550a56da11e972b20e36271aca">US_CSR</a></div><div class="ttdeci">#define US_CSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00845">AT91SAM7S64_inc.h:845</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a0ff860dc31adc203e664795e11716e6d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a0ff860dc31adc203e664795e11716e6d">ADC_CDR7</a></div><div class="ttdeci">#define ADC_CDR7</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00653">AT91SAM7S64_inc.h:653</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a144b98c793817e9d3a492a08781e174a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a144b98c793817e9d3a492a08781e174a">PDC_TCR</a></div><div class="ttdeci">#define PDC_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00250">AT91SAM7S64_inc.h:250</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1579c941b9446dc5a91756e21f46c9df"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1579c941b9446dc5a91756e21f46c9df">ADC_CHER</a></div><div class="ttdeci">#define ADC_CHER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00638">AT91SAM7S64_inc.h:638</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a164b0cc4ded4b92ebe5c285948a832f8"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a164b0cc4ded4b92ebe5c285948a832f8">AIC_IDCR</a></div><div class="ttdeci">#define AIC_IDCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00153">AT91SAM7S64_inc.h:153</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a17654b41c5f9f88c153bad07eaaf9afc"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc">PMC_PCER</a></div><div class="ttdeci">#define PMC_PCER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00335">AT91SAM7S64_inc.h:335</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1995fa785edfc74696def269afe17e5b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1995fa785edfc74696def269afe17e5b">UDP_RSTEP</a></div><div class="ttdeci">#define UDP_RSTEP</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01212">AT91SAM7S64_inc.h:1212</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1a25f44997fe9960b77f5c8c069bf3cc"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1a25f44997fe9960b77f5c8c069bf3cc">SPI_PTCR</a></div><div class="ttdeci">#define SPI_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00575">AT91SAM7S64_inc.h:575</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1c7785f1caaeb2fcaee737b65073ca57"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1c7785f1caaeb2fcaee737b65073ca57">TC_RA</a></div><div class="ttdeci">#define TC_RA</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00987">AT91SAM7S64_inc.h:987</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1e167eda2ee18b471b374bcb1a097951"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1e167eda2ee18b471b374bcb1a097951">US_CR</a></div><div class="ttdeci">#define US_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00840">AT91SAM7S64_inc.h:840</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a1e2f1ea8966581e856ad0eda55650a8b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a1e2f1ea8966581e856ad0eda55650a8b">TC_IMR</a></div><div class="ttdeci">#define TC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00993">AT91SAM7S64_inc.h:993</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a248f573b7253a81e11388070b46a7f5a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a248f573b7253a81e11388070b46a7f5a">SPI_IMR</a></div><div class="ttdeci">#define SPI_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00565">AT91SAM7S64_inc.h:565</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a24f4a83eefa176061d5d110181ce30d4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a24f4a83eefa176061d5d110181ce30d4">PITC_PISR</a></div><div class="ttdeci">#define PITC_PISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00441">AT91SAM7S64_inc.h:441</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a263ada7a907422d8ab5221ef8709a85e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a263ada7a907422d8ab5221ef8709a85e">PIO_OWER</a></div><div class="ttdeci">#define PIO_OWER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00294">AT91SAM7S64_inc.h:294</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a26b7c15b3b208fc90b3d65f6d22bcbf1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a26b7c15b3b208fc90b3d65f6d22bcbf1">SPI_IER</a></div><div class="ttdeci">#define SPI_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00563">AT91SAM7S64_inc.h:563</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a28b6a2f5e80abe2d195bed6d76a6eb03"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a28b6a2f5e80abe2d195bed6d76a6eb03">PIO_ISR</a></div><div class="ttdeci">#define PIO_ISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00284">AT91SAM7S64_inc.h:284</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a28f1f34c95f45ed67427b9fb3caf176f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a28f1f34c95f45ed67427b9fb3caf176f">ADC_SR</a></div><div class="ttdeci">#define ADC_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00641">AT91SAM7S64_inc.h:641</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a28fec415cbad37e2befaa1b51849e20e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a28fec415cbad37e2befaa1b51849e20e">PDC_TPR</a></div><div class="ttdeci">#define PDC_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00249">AT91SAM7S64_inc.h:249</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2abda30a7a18b86a0c6477929d679883"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2abda30a7a18b86a0c6477929d679883">UDP_IDR</a></div><div class="ttdeci">#define UDP_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01208">AT91SAM7S64_inc.h:1208</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2b63ab7e8b1f4726fb8a211838d941c0"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2b63ab7e8b1f4726fb8a211838d941c0">UDP_IER</a></div><div class="ttdeci">#define UDP_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01207">AT91SAM7S64_inc.h:1207</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2c967f26a206cd809e6fe94cd9db48f9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2c967f26a206cd809e6fe94cd9db48f9">PIO_PDSR</a></div><div class="ttdeci">#define PIO_PDSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00280">AT91SAM7S64_inc.h:280</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2cc00b70bd091925a432793a61a63b67"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2cc00b70bd091925a432793a61a63b67">AIC_SVR</a></div><div class="ttdeci">#define AIC_SVR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00145">AT91SAM7S64_inc.h:145</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2e02987c085b14b430de8a974e73dcf2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2e02987c085b14b430de8a974e73dcf2">TCB_TC0</a></div><div class="ttdeci">#define TCB_TC0</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01112">AT91SAM7S64_inc.h:1112</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a2ea651b93de3a0e8226b2a7badc16406"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a2ea651b93de3a0e8226b2a7badc16406">MC_FSR</a></div><div class="ttdeci">#define MC_FSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00486">AT91SAM7S64_inc.h:486</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a30348d55427a5811fe1b61ea4d5f142c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a30348d55427a5811fe1b61ea4d5f142c">PMC_MCFR</a></div><div class="ttdeci">#define PMC_MCFR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00339">AT91SAM7S64_inc.h:339</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a30b900047cabdf6176fbd1dd07c3dc7f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a30b900047cabdf6176fbd1dd07c3dc7f">AIC_DCR</a></div><div class="ttdeci">#define AIC_DCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00158">AT91SAM7S64_inc.h:158</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a314a6e99b335233bb6335868cf5ea446"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a314a6e99b335233bb6335868cf5ea446">PMC_MCKR</a></div><div class="ttdeci">#define PMC_MCKR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00341">AT91SAM7S64_inc.h:341</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a33b63e57e286641dc963e5c6e267f52e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a33b63e57e286641dc963e5c6e267f52e">PMC_MOR</a></div><div class="ttdeci">#define PMC_MOR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00338">AT91SAM7S64_inc.h:338</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a33bc6fc719a983f3cda4a15533225650"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a33bc6fc719a983f3cda4a15533225650">WDTC_WDCR</a></div><div class="ttdeci">#define WDTC_WDCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00459">AT91SAM7S64_inc.h:459</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a340d3b36fc4244bf799b45439e66c995"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a340d3b36fc4244bf799b45439e66c995">SSC_RCMR</a></div><div class="ttdeci">#define SSC_RCMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00741">AT91SAM7S64_inc.h:741</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a34252b62e862054c2f9b7b13d64df1c6"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a34252b62e862054c2f9b7b13d64df1c6">SPI_TDR</a></div><div class="ttdeci">#define SPI_TDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00561">AT91SAM7S64_inc.h:561</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3541a68d876ed13805b8eebdea37d557"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3541a68d876ed13805b8eebdea37d557">PWMC_DIS</a></div><div class="ttdeci">#define PWMC_DIS</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01169">AT91SAM7S64_inc.h:1169</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a362479937f85f96a72d3bbbe9aab096c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a362479937f85f96a72d3bbbe9aab096c">WDTC_WDMR</a></div><div class="ttdeci">#define WDTC_WDMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00460">AT91SAM7S64_inc.h:460</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a36f3eaa4231551e9ac9f722c67e8e60a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a36f3eaa4231551e9ac9f722c67e8e60a">PWMC_Reserved</a></div><div class="ttdeci">#define PWMC_Reserved</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01145">AT91SAM7S64_inc.h:1145</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a379915bd20d308c1816315977452c4f1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a379915bd20d308c1816315977452c4f1">AIC_ICCR</a></div><div class="ttdeci">#define AIC_ICCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00154">AT91SAM7S64_inc.h:154</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a39fe93f6dd0b6797d5c47329435a4999"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a39fe93f6dd0b6797d5c47329435a4999">AIC_ISR</a></div><div class="ttdeci">#define AIC_ISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00148">AT91SAM7S64_inc.h:148</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3ad338103b89eae5a7ad6eb49c879cac"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3ad338103b89eae5a7ad6eb49c879cac">PWMC_CDTYR</a></div><div class="ttdeci">#define PWMC_CDTYR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01141">AT91SAM7S64_inc.h:1141</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3d82abd19ec83649cdda24829d114cbe"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3d82abd19ec83649cdda24829d114cbe">ADC_CR</a></div><div class="ttdeci">#define ADC_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00636">AT91SAM7S64_inc.h:636</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3ecc73f7a1477b6815f7f7937eebaefc"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3ecc73f7a1477b6815f7f7937eebaefc">SPI_CR</a></div><div class="ttdeci">#define SPI_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00558">AT91SAM7S64_inc.h:558</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3ee6649e3943ba66a740c5210e81c40a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3ee6649e3943ba66a740c5210e81c40a">SSC_TCMR</a></div><div class="ttdeci">#define SSC_TCMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00743">AT91SAM7S64_inc.h:743</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a3fb128790d1d6b4e9be45f80e8b201e7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a3fb128790d1d6b4e9be45f80e8b201e7">SSC_RFMR</a></div><div class="ttdeci">#define SSC_RFMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00742">AT91SAM7S64_inc.h:742</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a41ec241fd319fafc815be1fa76aedae7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a41ec241fd319fafc815be1fa76aedae7">SPI_RDR</a></div><div class="ttdeci">#define SPI_RDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00560">AT91SAM7S64_inc.h:560</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4427bc86b9c7afed97310c78a6f0fb35"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4427bc86b9c7afed97310c78a6f0fb35">PWMC_IER</a></div><div class="ttdeci">#define PWMC_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01171">AT91SAM7S64_inc.h:1171</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a44a7cc9d68ea2523442ec9f4858d7c98"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a44a7cc9d68ea2523442ec9f4858d7c98">SPI_RNPR</a></div><div class="ttdeci">#define SPI_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00571">AT91SAM7S64_inc.h:571</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a45352b181aa207c667ae1a30c878044f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a45352b181aa207c667ae1a30c878044f">AIC_IECR</a></div><div class="ttdeci">#define AIC_IECR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00152">AT91SAM7S64_inc.h:152</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4554ba127bfbad0ea59e51efe70b0d30"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4554ba127bfbad0ea59e51efe70b0d30">AIC_CISR</a></div><div class="ttdeci">#define AIC_CISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00151">AT91SAM7S64_inc.h:151</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a45d6947370fcecf22eebd9a8995d3ae2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a45d6947370fcecf22eebd9a8995d3ae2">PMC_PLLR</a></div><div class="ttdeci">#define PMC_PLLR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00340">AT91SAM7S64_inc.h:340</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a475d96e9865411e21d337f1dfd56b059"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a475d96e9865411e21d337f1dfd56b059">SSC_RHR</a></div><div class="ttdeci">#define SSC_RHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00745">AT91SAM7S64_inc.h:745</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a48081c1fa5413fd00f11f627fc97eb64"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a48081c1fa5413fd00f11f627fc97eb64">SSC_TSHR</a></div><div class="ttdeci">#define SSC_TSHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00748">AT91SAM7S64_inc.h:748</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4c2d24c6c42778ac54cffb0b264c641f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4c2d24c6c42778ac54cffb0b264c641f">PMC_IER</a></div><div class="ttdeci">#define PMC_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00343">AT91SAM7S64_inc.h:343</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4c6bc543f491bba2e3d2e75b2a7d9cc9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4c6bc543f491bba2e3d2e75b2a7d9cc9">PIO_BSR</a></div><div class="ttdeci">#define PIO_BSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00292">AT91SAM7S64_inc.h:292</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a4db133002486d95fe3dc4bc9fe329b00"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a4db133002486d95fe3dc4bc9fe329b00">DBGU_IER</a></div><div class="ttdeci">#define DBGU_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00184">AT91SAM7S64_inc.h:184</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a5108aba8763474241e398c6f3a18e18d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a5108aba8763474241e398c6f3a18e18d">DBGU_RHR</a></div><div class="ttdeci">#define DBGU_RHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00188">AT91SAM7S64_inc.h:188</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a51622153ab12def47cee4fec1481c907"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a51622153ab12def47cee4fec1481c907">UDP_NUM</a></div><div class="ttdeci">#define UDP_NUM</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01204">AT91SAM7S64_inc.h:1204</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a517899d1d05e9c475358e6d40d41e08f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a517899d1d05e9c475358e6d40d41e08f">UDP_FDR</a></div><div class="ttdeci">#define UDP_FDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01214">AT91SAM7S64_inc.h:1214</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a52592f8077f321361452d452d2723b02"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a52592f8077f321361452d452d2723b02">UDP_FADDR</a></div><div class="ttdeci">#define UDP_FADDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01206">AT91SAM7S64_inc.h:1206</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a52661d47da252fca8ab4b4d74d81b2e1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a52661d47da252fca8ab4b4d74d81b2e1">PIO_PDR</a></div><div class="ttdeci">#define PIO_PDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00269">AT91SAM7S64_inc.h:269</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a539df5650ff76a507d0ac14dcddf2509"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a539df5650ff76a507d0ac14dcddf2509">ADC_LCDR</a></div><div class="ttdeci">#define ADC_LCDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00642">AT91SAM7S64_inc.h:642</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a54c5ece60eafc031238f8fc9dc4a7d5e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a54c5ece60eafc031238f8fc9dc4a7d5e">US_THR</a></div><div class="ttdeci">#define US_THR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00847">AT91SAM7S64_inc.h:847</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a56e71c1eef6133561636a2dad91b5121"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a56e71c1eef6133561636a2dad91b5121">MC_FMR</a></div><div class="ttdeci">#define MC_FMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00484">AT91SAM7S64_inc.h:484</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a57d0f880bae7b079a744e81117e38fba"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a57d0f880bae7b079a744e81117e38fba">PIO_IFDR</a></div><div class="ttdeci">#define PIO_IFDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00275">AT91SAM7S64_inc.h:275</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a591f252a22d153ccbaacd94b5b01a012"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a591f252a22d153ccbaacd94b5b01a012">US_TTGR</a></div><div class="ttdeci">#define US_TTGR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00850">AT91SAM7S64_inc.h:850</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a59741d665166a51370dad4f6bc48431c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a59741d665166a51370dad4f6bc48431c">PMC_IMR</a></div><div class="ttdeci">#define PMC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00346">AT91SAM7S64_inc.h:346</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a5b7924dc9e966ba40b43d3324227c60e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a5b7924dc9e966ba40b43d3324227c60e">ADC_TNPR</a></div><div class="ttdeci">#define ADC_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00660">AT91SAM7S64_inc.h:660</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a5bb50140d2cc55fe6f4fc1585535d2f4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a5bb50140d2cc55fe6f4fc1585535d2f4">TCB_TC2</a></div><div class="ttdeci">#define TCB_TC2</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01114">AT91SAM7S64_inc.h:1114</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a5c51880f2cfda70338156a555eed1e16"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a5c51880f2cfda70338156a555eed1e16">SSC_THR</a></div><div class="ttdeci">#define SSC_THR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00746">AT91SAM7S64_inc.h:746</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a5e08fb0736743b6137863d98fcf23e80"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a5e08fb0736743b6137863d98fcf23e80">PIO_OWDR</a></div><div class="ttdeci">#define PIO_OWDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00295">AT91SAM7S64_inc.h:295</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a613322f90ce4686f342e99dfc9777483"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a613322f90ce4686f342e99dfc9777483">UDP_ICR</a></div><div class="ttdeci">#define UDP_ICR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01211">AT91SAM7S64_inc.h:1211</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a626bde48733b96df120da1492cc7f657"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a626bde48733b96df120da1492cc7f657">PIO_OER</a></div><div class="ttdeci">#define PIO_OER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00271">AT91SAM7S64_inc.h:271</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a631c19db5d36a13277cc8ba4b757e3e3"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a631c19db5d36a13277cc8ba4b757e3e3">SSC_RSHR</a></div><div class="ttdeci">#define SSC_RSHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00747">AT91SAM7S64_inc.h:747</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a632034948348ad1713e632dc47e1a593"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a632034948348ad1713e632dc47e1a593">PWMC_CMR</a></div><div class="ttdeci">#define PWMC_CMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01140">AT91SAM7S64_inc.h:1140</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a636129fb1fe88fa7626fa5e839a4cd96"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a636129fb1fe88fa7626fa5e839a4cd96">DBGU_CR</a></div><div class="ttdeci">#define DBGU_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00182">AT91SAM7S64_inc.h:182</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a636b8190672468cb1f58afb213ac8302"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a636b8190672468cb1f58afb213ac8302">ADC_RNPR</a></div><div class="ttdeci">#define ADC_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00658">AT91SAM7S64_inc.h:658</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a63d15c1009ac8ec1089b8682f00c9388"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a63d15c1009ac8ec1089b8682f00c9388">DBGU_CSR</a></div><div class="ttdeci">#define DBGU_CSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00187">AT91SAM7S64_inc.h:187</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a64855396677fb870d2804747d1183ec9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a64855396677fb870d2804747d1183ec9">SPI_TPR</a></div><div class="ttdeci">#define SPI_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00569">AT91SAM7S64_inc.h:569</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a64e1ac401d8c72abc1b6a0eb6727f7cb"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a64e1ac401d8c72abc1b6a0eb6727f7cb">ADC_RCR</a></div><div class="ttdeci">#define ADC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00655">AT91SAM7S64_inc.h:655</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a65c5b32727f286fc04eff758d2d0a08b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a65c5b32727f286fc04eff758d2d0a08b">RSTC_RSR</a></div><div class="ttdeci">#define RSTC_RSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00390">AT91SAM7S64_inc.h:390</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a65eef9c52ae8e17ad24d08d201fc23b9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a65eef9c52ae8e17ad24d08d201fc23b9">RSTC_RCR</a></div><div class="ttdeci">#define RSTC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00389">AT91SAM7S64_inc.h:389</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6883dfca9ed613d467b440fc8570f67e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6883dfca9ed613d467b440fc8570f67e">PIO_PPUSR</a></div><div class="ttdeci">#define PIO_PPUSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00290">AT91SAM7S64_inc.h:290</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a68bfc3402ba2db05d42f9daceeb6c1c1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a68bfc3402ba2db05d42f9daceeb6c1c1">PMC_PCDR</a></div><div class="ttdeci">#define PMC_PCDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00336">AT91SAM7S64_inc.h:336</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a68ec2d3d6b3c51270590bd0f13ccaa90"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a68ec2d3d6b3c51270590bd0f13ccaa90">ADC_IDR</a></div><div class="ttdeci">#define ADC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00644">AT91SAM7S64_inc.h:644</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6974d951c95a5610bfc9448bcc5811fa"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6974d951c95a5610bfc9448bcc5811fa">ADC_CDR2</a></div><div class="ttdeci">#define ADC_CDR2</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00648">AT91SAM7S64_inc.h:648</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6b35412af5fff64f33854c88d45a3b4e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6b35412af5fff64f33854c88d45a3b4e">ADC_CHSR</a></div><div class="ttdeci">#define ADC_CHSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00640">AT91SAM7S64_inc.h:640</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6be578d9a575af0311404de3730fcf96"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6be578d9a575af0311404de3730fcf96">ADC_TCR</a></div><div class="ttdeci">#define ADC_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00657">AT91SAM7S64_inc.h:657</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6c1ca8f6ae7ca2a91893c1533f7d7347"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6c1ca8f6ae7ca2a91893c1533f7d7347">AIC_FVR</a></div><div class="ttdeci">#define AIC_FVR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00147">AT91SAM7S64_inc.h:147</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6d7df54774110459746b8e9b7abfed2e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6d7df54774110459746b8e9b7abfed2e">AIC_IPR</a></div><div class="ttdeci">#define AIC_IPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00149">AT91SAM7S64_inc.h:149</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a6f1c3a5948df39dd5472e3f5aca32fea"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a6f1c3a5948df39dd5472e3f5aca32fea">PIO_PER</a></div><div class="ttdeci">#define PIO_PER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00268">AT91SAM7S64_inc.h:268</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7028938d7e75a5c678c434eb818dbbad"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7028938d7e75a5c678c434eb818dbbad">PWMC_IDR</a></div><div class="ttdeci">#define PWMC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01172">AT91SAM7S64_inc.h:1172</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a713bcfabe6192dee6831a01fe985ac1e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a713bcfabe6192dee6831a01fe985ac1e">RSTC_RMR</a></div><div class="ttdeci">#define RSTC_RMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00391">AT91SAM7S64_inc.h:391</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a71d406d34e805c71199f5c52834c7653"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a71d406d34e805c71199f5c52834c7653">TC_CCR</a></div><div class="ttdeci">#define TC_CCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00984">AT91SAM7S64_inc.h:984</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7294d16f4b419badc0e85065cbb35aee"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7294d16f4b419badc0e85065cbb35aee">DBGU_BRGR</a></div><div class="ttdeci">#define DBGU_BRGR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00190">AT91SAM7S64_inc.h:190</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a72b837f4a2dfe540e16e049c3a20155f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a72b837f4a2dfe540e16e049c3a20155f">PMC_SCSR</a></div><div class="ttdeci">#define PMC_SCSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00334">AT91SAM7S64_inc.h:334</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a733262f228672999eed8a7f556e518c0"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a733262f228672999eed8a7f556e518c0">AIC_FFDR</a></div><div class="ttdeci">#define AIC_FFDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00160">AT91SAM7S64_inc.h:160</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a743e65c6c68770b8bf204e7c75732d54"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a743e65c6c68770b8bf204e7c75732d54">PWMC_CCNTR</a></div><div class="ttdeci">#define PWMC_CCNTR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01143">AT91SAM7S64_inc.h:1143</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a74bfffc609537ca3798a0caeed1e2190"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a74bfffc609537ca3798a0caeed1e2190">PDC_RNCR</a></div><div class="ttdeci">#define PDC_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00252">AT91SAM7S64_inc.h:252</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a77d7d1e58543c17abbf38503849b58b4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a77d7d1e58543c17abbf38503849b58b4">AIC_FFSR</a></div><div class="ttdeci">#define AIC_FFSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00161">AT91SAM7S64_inc.h:161</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a78f7329128dad941d291504486f81f6b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a78f7329128dad941d291504486f81f6b">PDC_PTSR</a></div><div class="ttdeci">#define PDC_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00256">AT91SAM7S64_inc.h:256</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7a96f96a94b8ecfbb3581ac5b9c4aa63"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7a96f96a94b8ecfbb3581ac5b9c4aa63">ADC_PTCR</a></div><div class="ttdeci">#define ADC_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00662">AT91SAM7S64_inc.h:662</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7b31ac1f3659c1f785cec238630147f3"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7b31ac1f3659c1f785cec238630147f3">PDC_RPR</a></div><div class="ttdeci">#define PDC_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00247">AT91SAM7S64_inc.h:247</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7bbbd577e073a0765a21a6951068ffa1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7bbbd577e073a0765a21a6951068ffa1">PWMC_ISR</a></div><div class="ttdeci">#define PWMC_ISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01174">AT91SAM7S64_inc.h:1174</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7d701fb72ab2c25c45b48879c92341d8"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7d701fb72ab2c25c45b48879c92341d8">SPI_RPR</a></div><div class="ttdeci">#define SPI_RPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00567">AT91SAM7S64_inc.h:567</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a7e9f7a3dc2cf529348f2295ad21b3025"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a7e9f7a3dc2cf529348f2295ad21b3025">MC_RCR</a></div><div class="ttdeci">#define MC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00481">AT91SAM7S64_inc.h:481</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a806d975a853e23c7a1f218e92c4b1866"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a806d975a853e23c7a1f218e92c4b1866">PDC_TNPR</a></div><div class="ttdeci">#define PDC_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00253">AT91SAM7S64_inc.h:253</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a817329776be9296f5473e2471a7d334e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a817329776be9296f5473e2471a7d334e">AIC_SMR</a></div><div class="ttdeci">#define AIC_SMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00144">AT91SAM7S64_inc.h:144</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a81c913378839f7a0f1f081cbbba60a31"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a81c913378839f7a0f1f081cbbba60a31">TC_CV</a></div><div class="ttdeci">#define TC_CV</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00986">AT91SAM7S64_inc.h:986</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8302e9db580d9eb22f9c5a302b4518db"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8302e9db580d9eb22f9c5a302b4518db">ADC_PTSR</a></div><div class="ttdeci">#define ADC_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00663">AT91SAM7S64_inc.h:663</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8333a0d563246b070743867d7ee973be"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8333a0d563246b070743867d7ee973be">SSC_CR</a></div><div class="ttdeci">#define SSC_CR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00739">AT91SAM7S64_inc.h:739</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a847fb63add5080e605cedeb4c54f4e50"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a847fb63add5080e605cedeb4c54f4e50">WDTC_WDSR</a></div><div class="ttdeci">#define WDTC_WDSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00461">AT91SAM7S64_inc.h:461</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a84a51fcb532802be27b13e84aaed4427"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a84a51fcb532802be27b13e84aaed4427">SPI_RNCR</a></div><div class="ttdeci">#define SPI_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00572">AT91SAM7S64_inc.h:572</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8600c52bc41bbc70d2822cac80ae3b44"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8600c52bc41bbc70d2822cac80ae3b44">SPI_TNCR</a></div><div class="ttdeci">#define SPI_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00574">AT91SAM7S64_inc.h:574</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a875c9590c133ab1ad39e229e84a65329"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a875c9590c133ab1ad39e229e84a65329">ADC_MR</a></div><div class="ttdeci">#define ADC_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00637">AT91SAM7S64_inc.h:637</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a87a64ea0663c5fee9916973346c7636c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a87a64ea0663c5fee9916973346c7636c">PIO_IMR</a></div><div class="ttdeci">#define PIO_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00283">AT91SAM7S64_inc.h:283</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a87bf08880c99cb1e0f829b880601c7f2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a87bf08880c99cb1e0f829b880601c7f2">RTTC_RTVR</a></div><div class="ttdeci">#define RTTC_RTVR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00421">AT91SAM7S64_inc.h:421</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a87e505f763fc4e3c9f99a3eefbf72712"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a87e505f763fc4e3c9f99a3eefbf72712">ADC_TPR</a></div><div class="ttdeci">#define ADC_TPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00656">AT91SAM7S64_inc.h:656</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8892afaa8c312cb0dc2358e801822b70"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8892afaa8c312cb0dc2358e801822b70">PIO_ASR</a></div><div class="ttdeci">#define PIO_ASR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00291">AT91SAM7S64_inc.h:291</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a899b8039a83770823199dea65fb57b46"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a899b8039a83770823199dea65fb57b46">US_MR</a></div><div class="ttdeci">#define US_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00841">AT91SAM7S64_inc.h:841</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8a6e39176bc0ae64b3a05bd5087e0d6e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8a6e39176bc0ae64b3a05bd5087e0d6e">ADC_CDR5</a></div><div class="ttdeci">#define ADC_CDR5</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00651">AT91SAM7S64_inc.h:651</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8b4dfee7087421aa962366899b560e91"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8b4dfee7087421aa962366899b560e91">US_IDR</a></div><div class="ttdeci">#define US_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00843">AT91SAM7S64_inc.h:843</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8c8fd80acd190953633dcbbae6e55ed0"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8c8fd80acd190953633dcbbae6e55ed0">PITC_PIVR</a></div><div class="ttdeci">#define PITC_PIVR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00442">AT91SAM7S64_inc.h:442</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a8db28618289fd7cb91d4fd7825d9e55c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a8db28618289fd7cb91d4fd7825d9e55c">TC_RC</a></div><div class="ttdeci">#define TC_RC</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00989">AT91SAM7S64_inc.h:989</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a91170c22aef8cb6ac75d82e09b7ffc80"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a91170c22aef8cb6ac75d82e09b7ffc80">SPI_IDR</a></div><div class="ttdeci">#define SPI_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00564">AT91SAM7S64_inc.h:564</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9697ac8a6a2782ed74d793df6049914f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9697ac8a6a2782ed74d793df6049914f">DBGU_THR</a></div><div class="ttdeci">#define DBGU_THR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00189">AT91SAM7S64_inc.h:189</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a97ca65c7bdbff0bf5aa96b25f27352c4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a97ca65c7bdbff0bf5aa96b25f27352c4">PIO_MDDR</a></div><div class="ttdeci">#define PIO_MDDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00286">AT91SAM7S64_inc.h:286</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a988949bd59bf5b18614cba860a19ade5"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a988949bd59bf5b18614cba860a19ade5">TC_SR</a></div><div class="ttdeci">#define TC_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00990">AT91SAM7S64_inc.h:990</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9bcb47fd581c70c3147dba544be8b941"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9bcb47fd581c70c3147dba544be8b941">ADC_TNCR</a></div><div class="ttdeci">#define ADC_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00661">AT91SAM7S64_inc.h:661</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9bcfeccf1ff30f0ef923de0ab78aa702"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9bcfeccf1ff30f0ef923de0ab78aa702">RTTC_RTSR</a></div><div class="ttdeci">#define RTTC_RTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00422">AT91SAM7S64_inc.h:422</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9c4ed222ead736e732914168ced7b5ed"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9c4ed222ead736e732914168ced7b5ed">PWMC_ENA</a></div><div class="ttdeci">#define PWMC_ENA</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01168">AT91SAM7S64_inc.h:1168</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9c8203eff9594fbbd303c5e9a1e6160f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9c8203eff9594fbbd303c5e9a1e6160f">ADC_CDR0</a></div><div class="ttdeci">#define ADC_CDR0</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00646">AT91SAM7S64_inc.h:646</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_a9ca9094c349a63d856deba6ece29b9bf"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#a9ca9094c349a63d856deba6ece29b9bf">UDP_ISR</a></div><div class="ttdeci">#define UDP_ISR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01210">AT91SAM7S64_inc.h:1210</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa155efed7249b18df530b0b4a3a7415a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa155efed7249b18df530b0b4a3a7415a">PDC_PTCR</a></div><div class="ttdeci">#define PDC_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00255">AT91SAM7S64_inc.h:255</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa1b91c9fea1e279fa0365fbfcefd0aa4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa1b91c9fea1e279fa0365fbfcefd0aa4">US_FIDI</a></div><div class="ttdeci">#define US_FIDI</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00851">AT91SAM7S64_inc.h:851</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa2e41fc2a881cdeab65a204875cad3e7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa2e41fc2a881cdeab65a204875cad3e7">AIC_EOICR</a></div><div class="ttdeci">#define AIC_EOICR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00156">AT91SAM7S64_inc.h:156</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa4807f134f3d0d90daa37f59220f6a83"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa4807f134f3d0d90daa37f59220f6a83">PMC_SCDR</a></div><div class="ttdeci">#define PMC_SCDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00333">AT91SAM7S64_inc.h:333</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa4c2626d6c2ac373cea862f15516a0b0"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa4c2626d6c2ac373cea862f15516a0b0">MC_AASR</a></div><div class="ttdeci">#define MC_AASR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00483">AT91SAM7S64_inc.h:483</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa58744eced11c0ecee4daf466a3b6076"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa58744eced11c0ecee4daf466a3b6076">PWMC_CPRDR</a></div><div class="ttdeci">#define PWMC_CPRDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01142">AT91SAM7S64_inc.h:1142</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa59bd562f96ad6b925f776b58d6999bf"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa59bd562f96ad6b925f776b58d6999bf">PDC_RNPR</a></div><div class="ttdeci">#define PDC_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00251">AT91SAM7S64_inc.h:251</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa809adcd1690770e60a2395914c18887"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa809adcd1690770e60a2395914c18887">PMC_SR</a></div><div class="ttdeci">#define PMC_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00345">AT91SAM7S64_inc.h:345</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa862d4063504db595007b721590dd8a2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa862d4063504db595007b721590dd8a2">SSC_TFMR</a></div><div class="ttdeci">#define SSC_TFMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00744">AT91SAM7S64_inc.h:744</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa8c42b852c8745eef4c1ceddd4bd27a5"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa8c42b852c8745eef4c1ceddd4bd27a5">AIC_FFER</a></div><div class="ttdeci">#define AIC_FFER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00159">AT91SAM7S64_inc.h:159</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aa8f4a7047b09a10ca401fa94bc0ada66"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aa8f4a7047b09a10ca401fa94bc0ada66">TCB_TC1</a></div><div class="ttdeci">#define TCB_TC1</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01113">AT91SAM7S64_inc.h:1113</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aaa8f05e79d7030dd3e8ec1d708206aca"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aaa8f05e79d7030dd3e8ec1d708206aca">PIO_IDR</a></div><div class="ttdeci">#define PIO_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00282">AT91SAM7S64_inc.h:282</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aabe5107a622c09e8a890796c31f0eadb"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aabe5107a622c09e8a890796c31f0eadb">PIO_ODSR</a></div><div class="ttdeci">#define PIO_ODSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00279">AT91SAM7S64_inc.h:279</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aacd36b77ddfa06bec89a6cd95c831e92"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aacd36b77ddfa06bec89a6cd95c831e92">PMC_SCER</a></div><div class="ttdeci">#define PMC_SCER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00332">AT91SAM7S64_inc.h:332</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aad72e429751874c88afee54ed4094f4c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aad72e429751874c88afee54ed4094f4c">PIO_PSR</a></div><div class="ttdeci">#define PIO_PSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00270">AT91SAM7S64_inc.h:270</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aaee86796b6c7377f45af8fa9214bbedd"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aaee86796b6c7377f45af8fa9214bbedd">PIO_IFSR</a></div><div class="ttdeci">#define PIO_IFSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00276">AT91SAM7S64_inc.h:276</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab11506aea0bf5eaa006bd649e8bfc949"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab11506aea0bf5eaa006bd649e8bfc949">SPI_PTSR</a></div><div class="ttdeci">#define SPI_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00576">AT91SAM7S64_inc.h:576</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab206a9ad40f5599a630d7dfac9589df8"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab206a9ad40f5599a630d7dfac9589df8">ADC_IMR</a></div><div class="ttdeci">#define ADC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00645">AT91SAM7S64_inc.h:645</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab3e732c83f7f5f9e16e23354c184e9b7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab3e732c83f7f5f9e16e23354c184e9b7">US_RHR</a></div><div class="ttdeci">#define US_RHR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00846">AT91SAM7S64_inc.h:846</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab650257f5a8740b4ec26fb65b22c0c17"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab650257f5a8740b4ec26fb65b22c0c17">AIC_IVR</a></div><div class="ttdeci">#define AIC_IVR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00146">AT91SAM7S64_inc.h:146</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab7f999f08036052b9db3f03405bf54ae"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab7f999f08036052b9db3f03405bf54ae">MC_FCR</a></div><div class="ttdeci">#define MC_FCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00485">AT91SAM7S64_inc.h:485</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab85081339ec947e661845897d34c4e87"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab85081339ec947e661845897d34c4e87">TC_IER</a></div><div class="ttdeci">#define TC_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00991">AT91SAM7S64_inc.h:991</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ab9351d5f1a187070b0996b81144ea5e4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ab9351d5f1a187070b0996b81144ea5e4">PWMC_IMR</a></div><div class="ttdeci">#define PWMC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01173">AT91SAM7S64_inc.h:1173</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_abb6a1f94faa15313ede77ffde49eff5b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#abb6a1f94faa15313ede77ffde49eff5b">PITC_PIMR</a></div><div class="ttdeci">#define PITC_PIMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00440">AT91SAM7S64_inc.h:440</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac2725a893e2f98de37d81e119fa56799"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac2725a893e2f98de37d81e119fa56799">SPI_SR</a></div><div class="ttdeci">#define SPI_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00562">AT91SAM7S64_inc.h:562</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac49687b0cec8fa2f5648a43dc59e88f4"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac49687b0cec8fa2f5648a43dc59e88f4">AIC_IMR</a></div><div class="ttdeci">#define AIC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00150">AT91SAM7S64_inc.h:150</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac4b15505018f451345232495ca1520ec"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac4b15505018f451345232495ca1520ec">AIC_SPU</a></div><div class="ttdeci">#define AIC_SPU</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00157">AT91SAM7S64_inc.h:157</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac53695dc2016de7e37e9b9bba37ea812"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac53695dc2016de7e37e9b9bba37ea812">PIO_ABSR</a></div><div class="ttdeci">#define PIO_ABSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00293">AT91SAM7S64_inc.h:293</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac5fa6b0c9621431aab2aa136a94bf7cb"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac5fa6b0c9621431aab2aa136a94bf7cb">PDC_RCR</a></div><div class="ttdeci">#define PDC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00248">AT91SAM7S64_inc.h:248</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac77d514f3dd8679c6122e7b232045b42"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac77d514f3dd8679c6122e7b232045b42">PWMC_SR</a></div><div class="ttdeci">#define PWMC_SR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01170">AT91SAM7S64_inc.h:1170</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ac7ef4bc319505d5dec038a619132b3a2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ac7ef4bc319505d5dec038a619132b3a2">SPI_MR</a></div><div class="ttdeci">#define SPI_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00559">AT91SAM7S64_inc.h:559</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_acd999344c479583f3c398ec7e1c7daa8"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#acd999344c479583f3c398ec7e1c7daa8">PWMC_VR</a></div><div class="ttdeci">#define PWMC_VR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01175">AT91SAM7S64_inc.h:1175</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ace1e332520140ed8c5074b316751663d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ace1e332520140ed8c5074b316751663d">RTTC_RTAR</a></div><div class="ttdeci">#define RTTC_RTAR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00420">AT91SAM7S64_inc.h:420</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad3108df745eed38dbacdf7af537e1e8b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad3108df745eed38dbacdf7af537e1e8b">SSC_CMR</a></div><div class="ttdeci">#define SSC_CMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00740">AT91SAM7S64_inc.h:740</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad4ab53b0d2b14679ab61b334ab29c4b9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9">PWMC_CH</a></div><div class="ttdeci">#define PWMC_CH</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01176">AT91SAM7S64_inc.h:1176</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad4ac599969dee1d68a7b6917601bf120"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad4ac599969dee1d68a7b6917601bf120">PIO_PPUER</a></div><div class="ttdeci">#define PIO_PPUER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00289">AT91SAM7S64_inc.h:289</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad743360c2adc19dc0b86849ee697b3d8"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad743360c2adc19dc0b86849ee697b3d8">PIO_MDER</a></div><div class="ttdeci">#define PIO_MDER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00285">AT91SAM7S64_inc.h:285</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad84c452b64f96f59b46cc8f1d67f6818"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad84c452b64f96f59b46cc8f1d67f6818">PWMC_CUPDR</a></div><div class="ttdeci">#define PWMC_CUPDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01144">AT91SAM7S64_inc.h:1144</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ad8d84be2df06ad45ecf3542a47af9ba1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ad8d84be2df06ad45ecf3542a47af9ba1">TWI_MMR</a></div><div class="ttdeci">#define TWI_MMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00933">AT91SAM7S64_inc.h:933</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ada84a90038c809f27e19a3c105c20e2d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ada84a90038c809f27e19a3c105c20e2d">US_NER</a></div><div class="ttdeci">#define US_NER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00852">AT91SAM7S64_inc.h:852</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adb360b2cc3fc823994d9f334867c72af"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adb360b2cc3fc823994d9f334867c72af">SPI_TCR</a></div><div class="ttdeci">#define SPI_TCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00570">AT91SAM7S64_inc.h:570</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adbf881c6dbdbfbefc7a8d47bba3831a7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adbf881c6dbdbfbefc7a8d47bba3831a7">PIO_IFER</a></div><div class="ttdeci">#define PIO_IFER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00274">AT91SAM7S64_inc.h:274</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adc70c5e0e344db390438c995a655349d"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adc70c5e0e344db390438c995a655349d">ADC_RNCR</a></div><div class="ttdeci">#define ADC_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00659">AT91SAM7S64_inc.h:659</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adcbdb2898bcbc022d647f11e89fc8077"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adcbdb2898bcbc022d647f11e89fc8077">PMC_PCKR</a></div><div class="ttdeci">#define PMC_PCKR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00342">AT91SAM7S64_inc.h:342</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adeabde67cea5ed0098b9d2c8f3ade1d5"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adeabde67cea5ed0098b9d2c8f3ade1d5">UDP_CSR</a></div><div class="ttdeci">#define UDP_CSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01213">AT91SAM7S64_inc.h:1213</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_adef961dcf226c9ec588d2c7fb39ce8f6"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#adef961dcf226c9ec588d2c7fb39ce8f6">PIO_SODR</a></div><div class="ttdeci">#define PIO_SODR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00277">AT91SAM7S64_inc.h:277</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae08fdf6ccf2b7155a04c01bf09236b93"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae08fdf6ccf2b7155a04c01bf09236b93">ADC_CDR4</a></div><div class="ttdeci">#define ADC_CDR4</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00650">AT91SAM7S64_inc.h:650</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae1e9197a40479407c29f7efb1a8efd9a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae1e9197a40479407c29f7efb1a8efd9a">MC_ASR</a></div><div class="ttdeci">#define MC_ASR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00482">AT91SAM7S64_inc.h:482</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae23a907cb7ef6560bf055246a7465722"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae23a907cb7ef6560bf055246a7465722">PMC_IDR</a></div><div class="ttdeci">#define PMC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00344">AT91SAM7S64_inc.h:344</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae2cc5361f3fdff3bf869b9961325ec8f"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae2cc5361f3fdff3bf869b9961325ec8f">ADC_IER</a></div><div class="ttdeci">#define ADC_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00643">AT91SAM7S64_inc.h:643</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae344eff967ecdbdc375008d4760b9914"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae344eff967ecdbdc375008d4760b9914">PDC_TNCR</a></div><div class="ttdeci">#define PDC_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00254">AT91SAM7S64_inc.h:254</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae36e200dd4bdff4e73139eba50b040ff"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae36e200dd4bdff4e73139eba50b040ff">PITC_PIIR</a></div><div class="ttdeci">#define PITC_PIIR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00443">AT91SAM7S64_inc.h:443</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae9434030020f0c439e6e27c3e1295fb2"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae9434030020f0c439e6e27c3e1295fb2">PMC_PCSR</a></div><div class="ttdeci">#define PMC_PCSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00337">AT91SAM7S64_inc.h:337</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae9a286387610d87e35bb5847652fb6ad"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae9a286387610d87e35bb5847652fb6ad">US_BRGR</a></div><div class="ttdeci">#define US_BRGR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00848">AT91SAM7S64_inc.h:848</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_ae9a9d4f4b01d03cb7cb34ea12d911602"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#ae9a9d4f4b01d03cb7cb34ea12d911602">SPI_RCR</a></div><div class="ttdeci">#define SPI_RCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00568">AT91SAM7S64_inc.h:568</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aebf7e3bb7dc75c104a86d5ed0a215d87"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aebf7e3bb7dc75c104a86d5ed0a215d87">SPI_CSR</a></div><div class="ttdeci">#define SPI_CSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00566">AT91SAM7S64_inc.h:566</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aecb5fc84bc8460871d70435a82959efb"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aecb5fc84bc8460871d70435a82959efb">US_IMR</a></div><div class="ttdeci">#define US_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00844">AT91SAM7S64_inc.h:844</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aef7e5c9a1b130e21ac07c9d1694cff3e"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aef7e5c9a1b130e21ac07c9d1694cff3e">AIC_ISCR</a></div><div class="ttdeci">#define AIC_ISCR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00155">AT91SAM7S64_inc.h:155</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af000a4ca0d9ec72d839225f9827ff4a0"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af000a4ca0d9ec72d839225f9827ff4a0">ADC_CDR3</a></div><div class="ttdeci">#define ADC_CDR3</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00649">AT91SAM7S64_inc.h:649</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af113ceccd1e0ef440fc3b5f9237e530a"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af113ceccd1e0ef440fc3b5f9237e530a">TC_RB</a></div><div class="ttdeci">#define TC_RB</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00988">AT91SAM7S64_inc.h:988</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af51f8df174d7da1a54d0389687bf12c3"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af51f8df174d7da1a54d0389687bf12c3">SPI_TNPR</a></div><div class="ttdeci">#define SPI_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00573">AT91SAM7S64_inc.h:573</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af5e3f9aaceb184fd30e7a932ae660a8c"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af5e3f9aaceb184fd30e7a932ae660a8c">UDP_IMR</a></div><div class="ttdeci">#define UDP_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01209">AT91SAM7S64_inc.h:1209</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af6e10eeeffc7188843652d4ca62dc17b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af6e10eeeffc7188843652d4ca62dc17b">ADC_CDR1</a></div><div class="ttdeci">#define ADC_CDR1</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00647">AT91SAM7S64_inc.h:647</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af761589a8bcd7ca12ccc3de312fa2c95"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af761589a8bcd7ca12ccc3de312fa2c95">ADC_CDR6</a></div><div class="ttdeci">#define ADC_CDR6</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00652">AT91SAM7S64_inc.h:652</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af77546b861a679c9b0d8fc3daf11aaf1"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af77546b861a679c9b0d8fc3daf11aaf1">RTTC_RTMR</a></div><div class="ttdeci">#define RTTC_RTMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00419">AT91SAM7S64_inc.h:419</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af7dbc159512d179e0a5fd0aa428f3951"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af7dbc159512d179e0a5fd0aa428f3951">TC_CMR</a></div><div class="ttdeci">#define TC_CMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00985">AT91SAM7S64_inc.h:985</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af8bdb0ba10c8c78d1285766910b7a450"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af8bdb0ba10c8c78d1285766910b7a450">PIO_OSR</a></div><div class="ttdeci">#define PIO_OSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00273">AT91SAM7S64_inc.h:273</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_af9a280e128a8b451a04dad70d3d74cc7"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#af9a280e128a8b451a04dad70d3d74cc7">PIO_MDSR</a></div><div class="ttdeci">#define PIO_MDSR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00287">AT91SAM7S64_inc.h:287</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_afae739a91976e5440524cf8cb8b8ff38"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#afae739a91976e5440524cf8cb8b8ff38">DBGU_IMR</a></div><div class="ttdeci">#define DBGU_IMR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00186">AT91SAM7S64_inc.h:186</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_afc236ccdfde1b75798af8efac0a3882b"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#afc236ccdfde1b75798af8efac0a3882b">PWMC_MR</a></div><div class="ttdeci">#define PWMC_MR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01167">AT91SAM7S64_inc.h:1167</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_afc9c83f7a53520d6f0a4693ed1a71290"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#afc9c83f7a53520d6f0a4693ed1a71290">PIO_ODR</a></div><div class="ttdeci">#define PIO_ODR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00272">AT91SAM7S64_inc.h:272</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_afdaf4c0fe60a3d7d14bf4bc654550cc9"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#afdaf4c0fe60a3d7d14bf4bc654550cc9">US_RTOR</a></div><div class="ttdeci">#define US_RTOR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00849">AT91SAM7S64_inc.h:849</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_aff84c9e7b86121cf18fa95938d6b2021"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#aff84c9e7b86121cf18fa95938d6b2021">PIO_PPUDR</a></div><div class="ttdeci">#define PIO_PPUDR</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00288">AT91SAM7S64_inc.h:288</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_affba74cfda7792045b1a473edbe2c1bf"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#affba74cfda7792045b1a473edbe2c1bf">US_IER</a></div><div class="ttdeci">#define US_IER</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l00842">AT91SAM7S64_inc.h:842</a></div></div>
<div class="ttc" id="a_a_t91_s_a_m7_s64__inc_8h_html_affc85b88cdcce4495ede1b37136357aa"><div class="ttname"><a href="_a_t91_s_a_m7_s64__inc_8h.html#affc85b88cdcce4495ede1b37136357aa">UDP_GLBSTATE</a></div><div class="ttdeci">#define UDP_GLBSTATE</div><div class="ttdef"><b>Definition</b> <a href="_a_t91_s_a_m7_s64__inc_8h_source.html#l01205">AT91SAM7S64_inc.h:1205</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a00c99bbb5e11146c53d1f2d0fb8ec9f8"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a00c99bbb5e11146c53d1f2d0fb8ec9f8">AT91S_TWI</a></div><div class="ttdeci">struct _AT91S_TWI AT91S_TWI</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a129173d93ba228b7058135b73e11af75"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a129173d93ba228b7058135b73e11af75">AT91S_SSC</a></div><div class="ttdeci">struct _AT91S_SSC AT91S_SSC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a154ef2ddb0c9134565eeba5f37cce5cd"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">AT91PS_TWI</a></div><div class="ttdeci">struct _AT91S_TWI * AT91PS_TWI</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a196274203c19a4f6d0aa6c05acd711ec"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a196274203c19a4f6d0aa6c05acd711ec">AT91PS_SSC</a></div><div class="ttdeci">struct _AT91S_SSC * AT91PS_SSC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a228aba209f257d06c153fc497d1adac5"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a228aba209f257d06c153fc497d1adac5">AT91PS_WDTC</a></div><div class="ttdeci">struct _AT91S_WDTC * AT91PS_WDTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a2aa49057c650a9a789eb8213d817d850"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a2aa49057c650a9a789eb8213d817d850">AT91S_PWMC_CH</a></div><div class="ttdeci">struct _AT91S_PWMC_CH AT91S_PWMC_CH</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a344dcfa55108192d7b27c476264c0b9b"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a344dcfa55108192d7b27c476264c0b9b">AT91S_SPI</a></div><div class="ttdeci">struct _AT91S_SPI AT91S_SPI</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a41e581f5b9353df3c05d1c11cb324dde"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a41e581f5b9353df3c05d1c11cb324dde">AT91PS_SPI</a></div><div class="ttdeci">struct _AT91S_SPI * AT91PS_SPI</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a45122ff97c03c6b6dfaebd3c7ae8730a"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a45122ff97c03c6b6dfaebd3c7ae8730a">AT91S_ADC</a></div><div class="ttdeci">struct _AT91S_ADC AT91S_ADC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a46b1e324a19dd8805a2897ff94a47471"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a46b1e324a19dd8805a2897ff94a47471">AT91S_AIC</a></div><div class="ttdeci">struct _AT91S_AIC AT91S_AIC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a4e35d5266d07c31a45e742f5bc8b403e"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a4e35d5266d07c31a45e742f5bc8b403e">AT91S_DBGU</a></div><div class="ttdeci">struct _AT91S_DBGU AT91S_DBGU</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a5925ec00e2ae763b80160cde06b050b4"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5925ec00e2ae763b80160cde06b050b4">AT91PS_MC</a></div><div class="ttdeci">struct _AT91S_MC * AT91PS_MC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a5dff05722462682f44e38ea32ac6a989"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a5dff05722462682f44e38ea32ac6a989">AT91S_MC</a></div><div class="ttdeci">struct _AT91S_MC AT91S_MC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a670a1550c346c9dc0cbe1f6678921909"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a670a1550c346c9dc0cbe1f6678921909">AT91PS_TCB</a></div><div class="ttdeci">struct _AT91S_TCB * AT91PS_TCB</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a6c09eaec962659b84f2ae6b92883899b"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a6c09eaec962659b84f2ae6b92883899b">AT91PS_PMC</a></div><div class="ttdeci">struct _AT91S_PMC * AT91PS_PMC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a6e42929dbee8f87d50e9c9b85cb02608"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a6e42929dbee8f87d50e9c9b85cb02608">AT91S_CKGR</a></div><div class="ttdeci">struct _AT91S_CKGR AT91S_CKGR</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a712ad5a1ac1bd02f3e95a7526c283ce1"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a></div><div class="ttdeci">volatile unsigned int AT91_REG</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00049">AT91SAM7X256.h:49</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a725dc103d711fd915394f531b42e07f8"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a725dc103d711fd915394f531b42e07f8">AT91PS_PWMC_CH</a></div><div class="ttdeci">struct _AT91S_PWMC_CH * AT91PS_PWMC_CH</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a75672780f3968be11be5e56b65cb504a"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a75672780f3968be11be5e56b65cb504a">AT91PS_PIO</a></div><div class="ttdeci">struct _AT91S_PIO * AT91PS_PIO</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a76455c894d6e7899035d2084328639f7"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a76455c894d6e7899035d2084328639f7">AT91PS_PITC</a></div><div class="ttdeci">struct _AT91S_PITC * AT91PS_PITC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a7983decfa411ac2dbfe8e4d5cf06ebd2"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">AT91PS_RSTC</a></div><div class="ttdeci">struct _AT91S_RSTC * AT91PS_RSTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a843cb895a3b4958db24eb69d3010a2bf"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a843cb895a3b4958db24eb69d3010a2bf">AT91PS_CKGR</a></div><div class="ttdeci">struct _AT91S_CKGR * AT91PS_CKGR</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a8f2b07eb280e2593187d56cf40fd4e1c"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a8f2b07eb280e2593187d56cf40fd4e1c">AT91S_PWMC</a></div><div class="ttdeci">struct _AT91S_PWMC AT91S_PWMC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a93acdc6269b56f09616c56483e7a2d76"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a93acdc6269b56f09616c56483e7a2d76">AT91PS_AIC</a></div><div class="ttdeci">struct _AT91S_AIC * AT91PS_AIC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a94b81a35eaf1ac6e1f7956f949146f88"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a94b81a35eaf1ac6e1f7956f949146f88">AT91S_WDTC</a></div><div class="ttdeci">struct _AT91S_WDTC AT91S_WDTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a95eee70079408b5151b96661759c9c9c"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a95eee70079408b5151b96661759c9c9c">AT91PS_UDP</a></div><div class="ttdeci">struct _AT91S_UDP * AT91PS_UDP</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a9a75f72925e67a1048de9575e934e162"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a9a75f72925e67a1048de9575e934e162">AT91S_TC</a></div><div class="ttdeci">struct _AT91S_TC AT91S_TC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ab225cc211eb5ecf188b398f1bd91f645"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab225cc211eb5ecf188b398f1bd91f645">AT91PS_ADC</a></div><div class="ttdeci">struct _AT91S_ADC * AT91PS_ADC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ab80b45f1b9fd701d23c06a9e0b736c44"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab80b45f1b9fd701d23c06a9e0b736c44">AT91S_RTTC</a></div><div class="ttdeci">struct _AT91S_RTTC AT91S_RTTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ab8cace34088e2905139594bedb566d14"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ab8cace34088e2905139594bedb566d14">AT91S_PITC</a></div><div class="ttdeci">struct _AT91S_PITC AT91S_PITC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_abb6226983fc844c8267e004b4800b792"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abb6226983fc844c8267e004b4800b792">AT91S_TCB</a></div><div class="ttdeci">struct _AT91S_TCB AT91S_TCB</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_abc9a97dafa68890ca94a12c68b08b2bc"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abc9a97dafa68890ca94a12c68b08b2bc">AT91S_RSTC</a></div><div class="ttdeci">struct _AT91S_RSTC AT91S_RSTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_abfe51da216ae435c31852efbcfa92db7"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#abfe51da216ae435c31852efbcfa92db7">AT91PS_TC</a></div><div class="ttdeci">struct _AT91S_TC * AT91PS_TC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ac1e8028a2b5dac67a1f1061b1e7205bb"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">AT91PS_USART</a></div><div class="ttdeci">struct _AT91S_USART * AT91PS_USART</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ac4bfcdf4b5791a588326b19c503183b6"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac4bfcdf4b5791a588326b19c503183b6">AT91S_PDC</a></div><div class="ttdeci">struct _AT91S_PDC AT91S_PDC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ac9133138ddc063f59485f1457f716584"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac9133138ddc063f59485f1457f716584">AT91S_PMC</a></div><div class="ttdeci">struct _AT91S_PMC AT91S_PMC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ac97ba0756f8a0d170a490f8b07ebd8d1"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">AT91PS_DBGU</a></div><div class="ttdeci">struct _AT91S_DBGU * AT91PS_DBGU</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_acd8fe8d765bbaafcf94d67f77bfda25c"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#acd8fe8d765bbaafcf94d67f77bfda25c">AT91S_USART</a></div><div class="ttdeci">struct _AT91S_USART AT91S_USART</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_ae2027ea530f1a7f50f110a6f75698863"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#ae2027ea530f1a7f50f110a6f75698863">AT91PS_RTTC</a></div><div class="ttdeci">struct _AT91S_RTTC * AT91PS_RTTC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_aed7a4a09673c3c21338d38d855c199ce"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aed7a4a09673c3c21338d38d855c199ce">AT91S_UDP</a></div><div class="ttdeci">struct _AT91S_UDP AT91S_UDP</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_aedee94d81d0ea7fe2260b61094f9d128"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#aedee94d81d0ea7fe2260b61094f9d128">AT91PS_PDC</a></div><div class="ttdeci">struct _AT91S_PDC * AT91PS_PDC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_af60e80f41df05b48b2644ef68f03e8cc"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#af60e80f41df05b48b2644ef68f03e8cc">AT91PS_PWMC</a></div><div class="ttdeci">struct _AT91S_PWMC * AT91PS_PWMC</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_affc88026ec868e47c449ba14098134ab"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#affc88026ec868e47c449ba14098134ab">AT91S_PIO</a></div><div class="ttdeci">struct _AT91S_PIO AT91S_PIO</div></div>
<div class="ttc" id="astruct___a_t91_s___a_d_c_html"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html">_AT91S_ADC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01633">AT91SAM7X256.h:1634</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_d_c_html_a03592001549aa6f76212d9fe5492f025"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a03592001549aa6f76212d9fe5492f025">_AT91S_ADC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01637">AT91SAM7X256.h:1637</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_d_c_html_ae30ceefa451decc6c570188f0645f2e2"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ae30ceefa451decc6c570188f0645f2e2">_AT91S_ADC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[44]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01654">AT91SAM7X256.h:1654</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html">_AT91S_AIC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00218">AT91SAM7X256.h:219</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_a2db6d3cdd632cfa69686b5186e47b9de"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a2db6d3cdd632cfa69686b5186e47b9de">_AT91S_AIC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00236">AT91SAM7X256.h:236</a></div></div>
<div class="ttc" id="astruct___a_t91_s___a_i_c_html_aaaee23426dcf3698e52ba1953ac4a752"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#aaaee23426dcf3698e52ba1953ac4a752">_AT91S_AIC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00228">AT91SAM7X256.h:228</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_k_g_r_html"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html">_AT91S_CKGR</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00401">AT91SAM7X256.h:402</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_k_g_r_html_a3c4048178d861a2361da69de58886823"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#a3c4048178d861a2361da69de58886823">_AT91S_CKGR::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00405">AT91SAM7X256.h:405</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_k_g_r_html_a8ab395fa84b6a94bd6df0ab1aafc42ab"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#a8ab395fa84b6a94bd6df0ab1aafc42ab">_AT91S_CKGR::CKGR_PLLR</a></div><div class="ttdeci">AT91_REG CKGR_PLLR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00406">AT91SAM7X256.h:406</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_k_g_r_html_ab4c63bf05ff53bad7f78ed2ffee2c7c4"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#ab4c63bf05ff53bad7f78ed2ffee2c7c4">_AT91S_CKGR::CKGR_MOR</a></div><div class="ttdeci">AT91_REG CKGR_MOR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00403">AT91SAM7X256.h:403</a></div></div>
<div class="ttc" id="astruct___a_t91_s___c_k_g_r_html_abba73a5875971576af24c443dca3703c"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#abba73a5875971576af24c443dca3703c">_AT91S_CKGR::CKGR_MCFR</a></div><div class="ttdeci">AT91_REG CKGR_MCFR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00404">AT91SAM7X256.h:404</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html">_AT91S_DBGU</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00287">AT91SAM7X256.h:288</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_a05b94f8432b0a50446e30b4e3529f677"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a05b94f8432b0a50446e30b4e3529f677">_AT91S_DBGU::DBGU_PTSR</a></div><div class="ttdeci">AT91_REG DBGU_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00312">AT91SAM7X256.h:312</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_a0878db17a3bd20ab9998e3abafe13f2a"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a0878db17a3bd20ab9998e3abafe13f2a">_AT91S_DBGU::DBGU_TNCR</a></div><div class="ttdeci">AT91_REG DBGU_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00310">AT91SAM7X256.h:310</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_a0b85c99b47dc2bf348f020bdc726c046"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a0b85c99b47dc2bf348f020bdc726c046">_AT91S_DBGU::DBGU_C2R</a></div><div class="ttdeci">AT91_REG DBGU_C2R</div><div class="ttdef"><b>Definition</b> <a href="#l00225">AT91SAM7S64.h:225</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_a16ea309864909b0a86967dd5b24fce65"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a16ea309864909b0a86967dd5b24fce65">_AT91S_DBGU::DBGU_RNCR</a></div><div class="ttdeci">AT91_REG DBGU_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00308">AT91SAM7X256.h:308</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_a1edfe16bbff4bebd75ec891cd83ae074"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a1edfe16bbff4bebd75ec891cd83ae074">_AT91S_DBGU::DBGU_PTCR</a></div><div class="ttdeci">AT91_REG DBGU_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00311">AT91SAM7X256.h:311</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_a255e0adaab84068d3bdf2540d73e8743"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a255e0adaab84068d3bdf2540d73e8743">_AT91S_DBGU::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[7]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00298">AT91SAM7X256.h:298</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_a470321e5ff042078e3f69f257aaa0b9d"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a470321e5ff042078e3f69f257aaa0b9d">_AT91S_DBGU::DBGU_RNPR</a></div><div class="ttdeci">AT91_REG DBGU_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00307">AT91SAM7X256.h:307</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_a764beffd3dfa2994117ce80ec178ac8a"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a764beffd3dfa2994117ce80ec178ac8a">_AT91S_DBGU::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[45]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00302">AT91SAM7X256.h:302</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_aa3a4bff1437b454b5d2959b1ec71baf1"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#aa3a4bff1437b454b5d2959b1ec71baf1">_AT91S_DBGU::DBGU_TPR</a></div><div class="ttdeci">AT91_REG DBGU_TPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00305">AT91SAM7X256.h:305</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_ac5a349b08f7830477c11cca565161146"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ac5a349b08f7830477c11cca565161146">_AT91S_DBGU::DBGU_C1R</a></div><div class="ttdeci">AT91_REG DBGU_C1R</div><div class="ttdef"><b>Definition</b> <a href="#l00224">AT91SAM7S64.h:224</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_acf86f053da2376a57fc17ed5d8d218af"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#acf86f053da2376a57fc17ed5d8d218af">_AT91S_DBGU::DBGU_TNPR</a></div><div class="ttdeci">AT91_REG DBGU_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00309">AT91SAM7X256.h:309</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_ad0fcc417d3131cc8e55ab3a5745372c2"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ad0fcc417d3131cc8e55ab3a5745372c2">_AT91S_DBGU::DBGU_TCR</a></div><div class="ttdeci">AT91_REG DBGU_TCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00306">AT91SAM7X256.h:306</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_ad79ffe9f844d99dcc31a940d2fb9ff25"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ad79ffe9f844d99dcc31a940d2fb9ff25">_AT91S_DBGU::DBGU_RPR</a></div><div class="ttdeci">AT91_REG DBGU_RPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00303">AT91SAM7X256.h:303</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_adba4b0507a486caa59858b4b69400df1"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#adba4b0507a486caa59858b4b69400df1">_AT91S_DBGU::DBGU_RCR</a></div><div class="ttdeci">AT91_REG DBGU_RCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00304">AT91SAM7X256.h:304</a></div></div>
<div class="ttc" id="astruct___a_t91_s___d_b_g_u_html_af47c62ec1e5884b7025e2b1a8b8125df"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#af47c62ec1e5884b7025e2b1a8b8125df">_AT91S_DBGU::DBGU_FNTR</a></div><div class="ttdeci">AT91_REG DBGU_FNTR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00301">AT91SAM7X256.h:301</a></div></div>
<div class="ttc" id="astruct___a_t91_s___m_c_html"><div class="ttname"><a href="struct___a_t91_s___m_c.html">_AT91S_MC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00616">AT91SAM7X256.h:617</a></div></div>
<div class="ttc" id="astruct___a_t91_s___m_c_html_a582ab62c12a101ecabef840aea6af54b"><div class="ttname"><a href="struct___a_t91_s___m_c.html#a582ab62c12a101ecabef840aea6af54b">_AT91S_MC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[21]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00621">AT91SAM7X256.h:621</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_d_c_html"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html">_AT91S_PDC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00263">AT91SAM7X256.h:264</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html">_AT91S_PIO</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00358">AT91SAM7X256.h:359</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_a04904720c11b78e63134fadf6a71f4fc"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a04904720c11b78e63134fadf6a71f4fc">_AT91S_PIO::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00363">AT91SAM7X256.h:363</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_a826b47fcd00f5cc0e24e4dd1d945ee62"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a826b47fcd00f5cc0e24e4dd1d945ee62">_AT91S_PIO::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00387">AT91SAM7X256.h:387</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_a8d0eed279cd1fcc9d0d9d22e5f6e4d15"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a8d0eed279cd1fcc9d0d9d22e5f6e4d15">_AT91S_PIO::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00367">AT91SAM7X256.h:367</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_ac88b41ba83ed5fb1c7f281c88348c604"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ac88b41ba83ed5fb1c7f281c88348c604">_AT91S_PIO::Reserved5</a></div><div class="ttdeci">AT91_REG Reserved5[9]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00391">AT91SAM7X256.h:391</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_ad2620a66d1ff140dabc2d6ea26c837a9"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ad2620a66d1ff140dabc2d6ea26c837a9">_AT91S_PIO::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00383">AT91SAM7X256.h:383</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_o_html_aff721192edce1be478138f33180ed9ed"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#aff721192edce1be478138f33180ed9ed">_AT91S_PIO::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00371">AT91SAM7X256.h:371</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_i_t_c_html"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html">_AT91S_PITC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00557">AT91SAM7X256.h:558</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html">_AT91S_PMC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00435">AT91SAM7X256.h:436</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html_a02606d2b8a0950a0c616d5572d2e5a18"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a02606d2b8a0950a0c616d5572d2e5a18">_AT91S_PMC::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[3]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00450">AT91SAM7X256.h:450</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html_a41029227f612f1bf9f802d606fee55af"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a41029227f612f1bf9f802d606fee55af">_AT91S_PMC::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00447">AT91SAM7X256.h:447</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html_aae3bfa4a88c29f53b43ad4d6fde4b6ee"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#aae3bfa4a88c29f53b43ad4d6fde4b6ee">_AT91S_PMC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00440">AT91SAM7X256.h:440</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_m_c_html_ac82dc0a86cbd07091bbd7a385dde5c16"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#ac82dc0a86cbd07091bbd7a385dde5c16">_AT91S_PMC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00444">AT91SAM7X256.h:444</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_w_m_c___c_h_html"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html">_AT91S_PWMC_CH</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01022">AT91SAM7X256.h:1023</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_w_m_c_html"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html">_AT91S_PWMC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01052">AT91SAM7X256.h:1053</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_w_m_c_html_a1baa67c9707aeee68147f9d39fa6fb4e"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a1baa67c9707aeee68147f9d39fa6fb4e">_AT91S_PWMC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[55]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01062">AT91SAM7X256.h:1062</a></div></div>
<div class="ttc" id="astruct___a_t91_s___p_w_m_c_html_ac122daa3cb4b2bf33d016fc54dab8fff"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#ac122daa3cb4b2bf33d016fc54dab8fff">_AT91S_PWMC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[64]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01064">AT91SAM7X256.h:1064</a></div></div>
<div class="ttc" id="astruct___a_t91_s___r_s_t_c_html"><div class="ttname"><a href="struct___a_t91_s___r_s_t_c.html">_AT91S_RSTC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00500">AT91SAM7X256.h:501</a></div></div>
<div class="ttc" id="astruct___a_t91_s___r_t_t_c_html"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html">_AT91S_RTTC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00533">AT91SAM7X256.h:534</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_p_i_html"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html">_AT91S_SPI</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00697">AT91SAM7X256.h:698</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_p_i_html_a1bb30be3714bf821c53f14301f302027"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a1bb30be3714bf821c53f14301f302027">_AT91S_SPI::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00707">AT91SAM7X256.h:707</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_p_i_html_a324199fd9f95b29e321b856b9ac9c277"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a324199fd9f95b29e321b856b9ac9c277">_AT91S_SPI::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[48]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00709">AT91SAM7X256.h:709</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html">_AT91S_SSC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00876">AT91SAM7X256.h:877</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a092b8606a90cce33314e4d65d468e72c"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a092b8606a90cce33314e4d65d468e72c">_AT91S_SSC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00887">AT91SAM7X256.h:887</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a0e8abda9d782cc153ffc02654f44a41d"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a0e8abda9d782cc153ffc02654f44a41d">_AT91S_SSC::SSC_RC0R</a></div><div class="ttdeci">AT91_REG SSC_RC0R</div><div class="ttdef"><b>Definition</b> <a href="#l00837">AT91SAM7S64.h:837</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a24c5fdc79496c38c524aaf04e7f1f9a7"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a24c5fdc79496c38c524aaf04e7f1f9a7">_AT91S_SSC::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00890">AT91SAM7X256.h:890</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a2db894b14cb959349cf55c85588c65d0"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a2db894b14cb959349cf55c85588c65d0">_AT91S_SSC::SSC_TNPR</a></div><div class="ttdeci">AT91_REG SSC_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00902">AT91SAM7X256.h:902</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a603c194be20d1f98b58c360e1862fac5"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a603c194be20d1f98b58c360e1862fac5">_AT91S_SSC::SSC_TCR</a></div><div class="ttdeci">AT91_REG SSC_TCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00899">AT91SAM7X256.h:899</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a629aa8862a55688737cfafeba65ec9d6"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a629aa8862a55688737cfafeba65ec9d6">_AT91S_SSC::SSC_RNPR</a></div><div class="ttdeci">AT91_REG SSC_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00900">AT91SAM7X256.h:900</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a66224add5cbd13520d0b5d0a38fc5c04"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a66224add5cbd13520d0b5d0a38fc5c04">_AT91S_SSC::SSC_TPR</a></div><div class="ttdeci">AT91_REG SSC_TPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00898">AT91SAM7X256.h:898</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a693b96e74d50346a96aae2d31cbf1169"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a693b96e74d50346a96aae2d31cbf1169">_AT91S_SSC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00880">AT91SAM7X256.h:880</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a8e15b21510e220cee70bf2138c1e7698"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a8e15b21510e220cee70bf2138c1e7698">_AT91S_SSC::SSC_TNCR</a></div><div class="ttdeci">AT91_REG SSC_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00903">AT91SAM7X256.h:903</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a92c067973135b5e0cf87b9a0298aa646"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a92c067973135b5e0cf87b9a0298aa646">_AT91S_SSC::SSC_IMR</a></div><div class="ttdeci">AT91_REG SSC_IMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00894">AT91SAM7X256.h:894</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_a9c5dbe4c05f739d73ed41cf825e82c59"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a9c5dbe4c05f739d73ed41cf825e82c59">_AT91S_SSC::SSC_RC1R</a></div><div class="ttdeci">AT91_REG SSC_RC1R</div><div class="ttdef"><b>Definition</b> <a href="#l00838">AT91SAM7S64.h:838</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_ab5623db2ac6e5edf1c82e331748598eb"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#ab5623db2ac6e5edf1c82e331748598eb">_AT91S_SSC::SSC_RCR</a></div><div class="ttdeci">AT91_REG SSC_RCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00897">AT91SAM7X256.h:897</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_abcd06245f70e735d7f12b6961da0b2c9"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abcd06245f70e735d7f12b6961da0b2c9">_AT91S_SSC::SSC_RPR</a></div><div class="ttdeci">AT91_REG SSC_RPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00896">AT91SAM7X256.h:896</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_abee63348ab1a4e1eb883c5b3e0ff3faf"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abee63348ab1a4e1eb883c5b3e0ff3faf">_AT91S_SSC::SSC_IER</a></div><div class="ttdeci">AT91_REG SSC_IER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00892">AT91SAM7X256.h:892</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_aca86ac6667736a8d56eccb63699eea6b"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#aca86ac6667736a8d56eccb63699eea6b">_AT91S_SSC::SSC_PTSR</a></div><div class="ttdeci">AT91_REG SSC_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00905">AT91SAM7X256.h:905</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_ace0b95ad9d5233e4b47fca37a8fe8129"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#ace0b95ad9d5233e4b47fca37a8fe8129">_AT91S_SSC::SSC_IDR</a></div><div class="ttdeci">AT91_REG SSC_IDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00893">AT91SAM7X256.h:893</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_adab843be18d0a626a6c55569320d599e"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#adab843be18d0a626a6c55569320d599e">_AT91S_SSC::SSC_SR</a></div><div class="ttdeci">AT91_REG SSC_SR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00891">AT91SAM7X256.h:891</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_adb1cb5a5c2111563773cb2d223338d3d"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#adb1cb5a5c2111563773cb2d223338d3d">_AT91S_SSC::SSC_PTCR</a></div><div class="ttdeci">AT91_REG SSC_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00904">AT91SAM7X256.h:904</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_s_c_html_afcd769f5306ec28650c7e78c9283c31b"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#afcd769f5306ec28650c7e78c9283c31b">_AT91S_SSC::SSC_RNCR</a></div><div class="ttdeci">AT91_REG SSC_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00901">AT91SAM7X256.h:901</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html">_AT91S_SYSC</a></div><div class="ttdef"><b>Definition</b> <a href="#l00040">AT91SAM7S64.h:41</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a00abc9a57833509ddadb432ed0305cfa"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a00abc9a57833509ddadb432ed0305cfa">_AT91S_SYSC::SYSC_DBGU_CR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_CR</div><div class="ttdef"><b>Definition</b> <a href="#l00063">AT91SAM7S64.h:63</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a02a5cd67157e001ed6e5c3236e5b88da"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a02a5cd67157e001ed6e5c3236e5b88da">_AT91S_SYSC::SYSC_DBGU_FNTR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_FNTR</div><div class="ttdef"><b>Definition</b> <a href="#l00075">AT91SAM7S64.h:75</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a02bcd70d97365e4c3c60ef4fa7b82fe7"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a02bcd70d97365e4c3c60ef4fa7b82fe7">_AT91S_SYSC::Reserved15</a></div><div class="ttdeci">AT91_REG Reserved15[1]</div><div class="ttdef"><b>Definition</b> <a href="#l00134">AT91SAM7S64.h:134</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a067b4a843701505ae16aed93be7f9dfc"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a067b4a843701505ae16aed93be7f9dfc">_AT91S_SYSC::SYSC_AIC_DCR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_DCR</div><div class="ttdef"><b>Definition</b> <a href="#l00057">AT91SAM7S64.h:57</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a07b13244ff9da10603af70a9253ea4b9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a07b13244ff9da10603af70a9253ea4b9">_AT91S_SYSC::SYSC_PITC_PIVR</a></div><div class="ttdeci">AT91_REG SYSC_PITC_PIVR</div><div class="ttdef"><b>Definition</b> <a href="#l00154">AT91SAM7S64.h:154</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a08646a81d084111d08695c1c8078ef39"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a08646a81d084111d08695c1c8078ef39">_AT91S_SYSC::SYSC_PIOA_IFDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IFDR</div><div class="ttdef"><b>Definition</b> <a href="#l00097">AT91SAM7S64.h:97</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a08f87d05897cbb7dd4ef6e0c027136fd"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a08f87d05897cbb7dd4ef6e0c027136fd">_AT91S_SYSC::SYSC_DBGU_IDR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_IDR</div><div class="ttdef"><b>Definition</b> <a href="#l00066">AT91SAM7S64.h:66</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a08fb1e616c89dac09061b84b07b49cd4"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a08fb1e616c89dac09061b84b07b49cd4">_AT91S_SYSC::SYSC_PMC_PCER</a></div><div class="ttdeci">AT91_REG SYSC_PMC_PCER</div><div class="ttdef"><b>Definition</b> <a href="#l00128">AT91SAM7S64.h:128</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a0a8b58fd4e8fa9a87cf9ba1eec414955"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a0a8b58fd4e8fa9a87cf9ba1eec414955">_AT91S_SYSC::Reserved6</a></div><div class="ttdeci">AT91_REG Reserved6[1]</div><div class="ttdef"><b>Definition</b> <a href="#l00091">AT91SAM7S64.h:91</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a0d01897c5b8885abf38beea5be1ac31f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a0d01897c5b8885abf38beea5be1ac31f">_AT91S_SYSC::SYSC_PIOA_MDER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_MDER</div><div class="ttdef"><b>Definition</b> <a href="#l00108">AT91SAM7S64.h:108</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a0f2da9b081acad0a45203082618d9237"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a0f2da9b081acad0a45203082618d9237">_AT91S_SYSC::SYSC_PIOA_PSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PSR</div><div class="ttdef"><b>Definition</b> <a href="#l00090">AT91SAM7S64.h:90</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a118d80057e9ac84dd0a74af7837d20a8"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a118d80057e9ac84dd0a74af7837d20a8">_AT91S_SYSC::SYSC_PMC_IDR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_IDR</div><div class="ttdef"><b>Definition</b> <a href="#l00140">AT91SAM7S64.h:140</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a1288b3d531b90cd4f22f5d21f2eee5da"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a1288b3d531b90cd4f22f5d21f2eee5da">_AT91S_SYSC::SYSC_DBGU_IER</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_IER</div><div class="ttdef"><b>Definition</b> <a href="#l00065">AT91SAM7S64.h:65</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a12b06c0cfbace6e3f8be77a9783a4a45"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a12b06c0cfbace6e3f8be77a9783a4a45">_AT91S_SYSC::SYSC_DBGU_TCR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_TCR</div><div class="ttdef"><b>Definition</b> <a href="#l00080">AT91SAM7S64.h:80</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a13e908186455d7ffd22389cba24f842b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a13e908186455d7ffd22389cba24f842b">_AT91S_SYSC::Reserved7</a></div><div class="ttdeci">AT91_REG Reserved7[1]</div><div class="ttdef"><b>Definition</b> <a href="#l00095">AT91SAM7S64.h:95</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a17ecfaddb3e25982471069682b0b08ae"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a17ecfaddb3e25982471069682b0b08ae">_AT91S_SYSC::SYSC_PIOA_ISR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_ISR</div><div class="ttdef"><b>Definition</b> <a href="#l00107">AT91SAM7S64.h:107</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a19d2d39e98c2180757ebcdff87113f8f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a19d2d39e98c2180757ebcdff87113f8f">_AT91S_SYSC::SYSC_RTTC_RTVR</a></div><div class="ttdeci">AT91_REG SYSC_RTTC_RTVR</div><div class="ttdef"><b>Definition</b> <a href="#l00150">AT91SAM7S64.h:150</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a1b9a4407510cae07dda57f36c7333afe"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a1b9a4407510cae07dda57f36c7333afe">_AT91S_SYSC::SYSC_RTTC_RTAR</a></div><div class="ttdeci">AT91_REG SYSC_RTTC_RTAR</div><div class="ttdef"><b>Definition</b> <a href="#l00149">AT91SAM7S64.h:149</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a1d9a5371f1fa32c8c8a7ad760ab8df8d"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a1d9a5371f1fa32c8c8a7ad760ab8df8d">_AT91S_SYSC::SYSC_DBGU_PTCR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_PTCR</div><div class="ttdef"><b>Definition</b> <a href="#l00085">AT91SAM7S64.h:85</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a220d4d3b00199eda612c818e0a31a831"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a220d4d3b00199eda612c818e0a31a831">_AT91S_SYSC::SYSC_DBGU_PTSR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_PTSR</div><div class="ttdef"><b>Definition</b> <a href="#l00086">AT91SAM7S64.h:86</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a23b0d556a79e472f796b080c27c16df0"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a23b0d556a79e472f796b080c27c16df0">_AT91S_SYSC::Reserved18</a></div><div class="ttdeci">AT91_REG Reserved18[5]</div><div class="ttdef"><b>Definition</b> <a href="#l00147">AT91SAM7S64.h:147</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a250a5cec9c60af9e190026a2e33c634e"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a250a5cec9c60af9e190026a2e33c634e">_AT91S_SYSC::Reserved12</a></div><div class="ttdeci">AT91_REG Reserved12[469]</div><div class="ttdef"><b>Definition</b> <a href="#l00123">AT91SAM7S64.h:123</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a2552affe95621ebd63fafc7a03cc11bc"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a2552affe95621ebd63fafc7a03cc11bc">_AT91S_SYSC::SYSC_PIOA_CODR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_CODR</div><div class="ttdef"><b>Definition</b> <a href="#l00101">AT91SAM7S64.h:101</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a2588c75e7b27dabb435013594d2c40b1"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a2588c75e7b27dabb435013594d2c40b1">_AT91S_SYSC::SYSC_PITC_PIMR</a></div><div class="ttdeci">AT91_REG SYSC_PITC_PIMR</div><div class="ttdef"><b>Definition</b> <a href="#l00152">AT91SAM7S64.h:152</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a265c94a643d649b9e59c2b514bd2fd61"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a265c94a643d649b9e59c2b514bd2fd61">_AT91S_SYSC::SYSC_AIC_FVR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_FVR</div><div class="ttdef"><b>Definition</b> <a href="#l00045">AT91SAM7S64.h:45</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a26a8dae9e6a2da4cbdf882fab84d4949"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a26a8dae9e6a2da4cbdf882fab84d4949">_AT91S_SYSC::SYSC_AIC_CISR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_CISR</div><div class="ttdef"><b>Definition</b> <a href="#l00049">AT91SAM7S64.h:49</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a2a0f202036c714f7bf5f9bca1005e665"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a2a0f202036c714f7bf5f9bca1005e665">_AT91S_SYSC::SYSC_AIC_IMR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_IMR</div><div class="ttdef"><b>Definition</b> <a href="#l00048">AT91SAM7S64.h:48</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a2f397eefbe977914ea9122e5188c2d74"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a2f397eefbe977914ea9122e5188c2d74">_AT91S_SYSC::SYSC_DBGU_TPR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_TPR</div><div class="ttdef"><b>Definition</b> <a href="#l00079">AT91SAM7S64.h:79</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a2fa15bf0fb87a96161a4d5a4147f719d"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a2fa15bf0fb87a96161a4d5a4147f719d">_AT91S_SYSC::SYSC_PMC_IER</a></div><div class="ttdeci">AT91_REG SYSC_PMC_IER</div><div class="ttdef"><b>Definition</b> <a href="#l00139">AT91SAM7S64.h:139</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a32219a9e13177af2a8d346822b699fe3"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a32219a9e13177af2a8d346822b699fe3">_AT91S_SYSC::Reserved8</a></div><div class="ttdeci">AT91_REG Reserved8[1]</div><div class="ttdef"><b>Definition</b> <a href="#l00099">AT91SAM7S64.h:99</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a32f4b586912749156ea79ed1480e9004"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a32f4b586912749156ea79ed1480e9004">_AT91S_SYSC::SYSC_PIOA_IMR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IMR</div><div class="ttdef"><b>Definition</b> <a href="#l00106">AT91SAM7S64.h:106</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a3452e9ad0a0382c664718ad4ad71f7fb"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3452e9ad0a0382c664718ad4ad71f7fb">_AT91S_SYSC::SYSC_PIOA_IER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IER</div><div class="ttdef"><b>Definition</b> <a href="#l00104">AT91SAM7S64.h:104</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a345ecf86e202566219d1bf6c404bd5c8"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a345ecf86e202566219d1bf6c404bd5c8">_AT91S_SYSC::SYSC_AIC_ISCR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_ISCR</div><div class="ttdef"><b>Definition</b> <a href="#l00054">AT91SAM7S64.h:54</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a37226f5f8096f428c955ab0b91d77908"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a37226f5f8096f428c955ab0b91d77908">_AT91S_SYSC::SYSC_PIOA_IFER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IFER</div><div class="ttdef"><b>Definition</b> <a href="#l00096">AT91SAM7S64.h:96</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a3b361be2231b3d7a5036b362ba3e01f2"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3b361be2231b3d7a5036b362ba3e01f2">_AT91S_SYSC::SYSC_PIOA_OWSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_OWSR</div><div class="ttdef"><b>Definition</b> <a href="#l00122">AT91SAM7S64.h:122</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a3ce517fdf628d2cac9556765dacc1376"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3ce517fdf628d2cac9556765dacc1376">_AT91S_SYSC::SYSC_DBGU_RNPR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_RNPR</div><div class="ttdef"><b>Definition</b> <a href="#l00081">AT91SAM7S64.h:81</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a3db872caff97a01a9bd7893195250bfe"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3db872caff97a01a9bd7893195250bfe">_AT91S_SYSC::SYSC_PIOA_OER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_OER</div><div class="ttdef"><b>Definition</b> <a href="#l00092">AT91SAM7S64.h:92</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a3e549510179e1537fbc0817dca167b6f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3e549510179e1537fbc0817dca167b6f">_AT91S_SYSC::SYSC_AIC_IPR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_IPR</div><div class="ttdef"><b>Definition</b> <a href="#l00047">AT91SAM7S64.h:47</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a3f542699cf89fd43a3ff5d0214960a76"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3f542699cf89fd43a3ff5d0214960a76">_AT91S_SYSC::SYSC_PMC_SR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_SR</div><div class="ttdef"><b>Definition</b> <a href="#l00141">AT91SAM7S64.h:141</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a4525b726d43371fca33702173514a39a"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a4525b726d43371fca33702173514a39a">_AT91S_SYSC::SYSC_PMC_PCKR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_PCKR[8]</div><div class="ttdef"><b>Definition</b> <a href="#l00138">AT91SAM7S64.h:138</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a47978d4f87563459163c957aa9de5077"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a47978d4f87563459163c957aa9de5077">_AT91S_SYSC::SYSC_PMC_SCSR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_SCSR</div><div class="ttdef"><b>Definition</b> <a href="#l00126">AT91SAM7S64.h:126</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a48a5e4c333992b630285f454a0736195"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a48a5e4c333992b630285f454a0736195">_AT91S_SYSC::SYSC_DBGU_MR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_MR</div><div class="ttdef"><b>Definition</b> <a href="#l00064">AT91SAM7S64.h:64</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a4a479a6a0279d0a82a2b4011da223122"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a4a479a6a0279d0a82a2b4011da223122">_AT91S_SYSC::SYSC_PMC_PCDR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_PCDR</div><div class="ttdef"><b>Definition</b> <a href="#l00129">AT91SAM7S64.h:129</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a4bfd3c735517f18c5c633fdc440e3ca7"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a4bfd3c735517f18c5c633fdc440e3ca7">_AT91S_SYSC::SYSC_PMC_IMR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_IMR</div><div class="ttdef"><b>Definition</b> <a href="#l00142">AT91SAM7S64.h:142</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a4c051cb1d0fab9c7639756cc4bd07c54"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a4c051cb1d0fab9c7639756cc4bd07c54">_AT91S_SYSC::SYSC_DBGU_BRGR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_BRGR</div><div class="ttdef"><b>Definition</b> <a href="#l00071">AT91SAM7S64.h:71</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a4ffde2f556f971b6409f8b7cd2f06125"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a4ffde2f556f971b6409f8b7cd2f06125">_AT91S_SYSC::Reserved13</a></div><div class="ttdeci">AT91_REG Reserved13[1]</div><div class="ttdef"><b>Definition</b> <a href="#l00127">AT91SAM7S64.h:127</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a50fb88d51eb5b7849463953f7b891cda"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a50fb88d51eb5b7849463953f7b891cda">_AT91S_SYSC::Reserved14</a></div><div class="ttdeci">AT91_REG Reserved14[1]</div><div class="ttdef"><b>Definition</b> <a href="#l00131">AT91SAM7S64.h:131</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a53850e84e11d3ca0f70622fab96693f6"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a53850e84e11d3ca0f70622fab96693f6">_AT91S_SYSC::SYSC_PMC_PCSR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_PCSR</div><div class="ttdef"><b>Definition</b> <a href="#l00130">AT91SAM7S64.h:130</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a5566a9904faf6d7a256d91f712f89886"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5566a9904faf6d7a256d91f712f89886">_AT91S_SYSC::SYSC_PIOA_MDDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_MDDR</div><div class="ttdef"><b>Definition</b> <a href="#l00109">AT91SAM7S64.h:109</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a56529b6c34b83129c05727342a38e1a8"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a56529b6c34b83129c05727342a38e1a8">_AT91S_SYSC::SYSC_PIOA_ASR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_ASR</div><div class="ttdef"><b>Definition</b> <a href="#l00116">AT91SAM7S64.h:116</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a5854e5fcacf33a4682015d50ba87fc8a"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5854e5fcacf33a4682015d50ba87fc8a">_AT91S_SYSC::SYSC_DBGU_C1R</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_C1R</div><div class="ttdef"><b>Definition</b> <a href="#l00073">AT91SAM7S64.h:73</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a5afd4ceafe882908d381d7f6b59980e6"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5afd4ceafe882908d381d7f6b59980e6">_AT91S_SYSC::SYSC_PIOA_ABSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_ABSR</div><div class="ttdef"><b>Definition</b> <a href="#l00118">AT91SAM7S64.h:118</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a5dbad87444d764639715b812efdb6d0f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5dbad87444d764639715b812efdb6d0f">_AT91S_SYSC::Reserved5</a></div><div class="ttdeci">AT91_REG Reserved5[54]</div><div class="ttdef"><b>Definition</b> <a href="#l00087">AT91SAM7S64.h:87</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a5e031a68fb84b86cefebf48b7d6e2811"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5e031a68fb84b86cefebf48b7d6e2811">_AT91S_SYSC::SYSC_AIC_FFER</a></div><div class="ttdeci">AT91_REG SYSC_AIC_FFER</div><div class="ttdef"><b>Definition</b> <a href="#l00059">AT91SAM7S64.h:59</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a5fa3fec02b70bc1188199cd02f3e6026"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5fa3fec02b70bc1188199cd02f3e6026">_AT91S_SYSC::SYSC_PIOA_IDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IDR</div><div class="ttdef"><b>Definition</b> <a href="#l00105">AT91SAM7S64.h:105</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a5fb6b08180cdc5fcb29cf7c81f60564f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5fb6b08180cdc5fcb29cf7c81f60564f">_AT91S_SYSC::SYSC_PIOA_PPUDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PPUDR</div><div class="ttdef"><b>Definition</b> <a href="#l00112">AT91SAM7S64.h:112</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a600572df75f9ef864fa7423c95e45637"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a600572df75f9ef864fa7423c95e45637">_AT91S_SYSC::SYSC_WDTC_WDSR</a></div><div class="ttdeci">AT91_REG SYSC_WDTC_WDSR</div><div class="ttdef"><b>Definition</b> <a href="#l00158">AT91SAM7S64.h:158</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a60fa89e9164e870682a6fc4f7d633a46"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a60fa89e9164e870682a6fc4f7d633a46">_AT91S_SYSC::SYSC_RTTC_RTSR</a></div><div class="ttdeci">AT91_REG SYSC_RTTC_RTSR</div><div class="ttdef"><b>Definition</b> <a href="#l00151">AT91SAM7S64.h:151</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a6190b064c905e147026c98b859cf6c64"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6190b064c905e147026c98b859cf6c64">_AT91S_SYSC::SYSC_WDTC_WDMR</a></div><div class="ttdeci">AT91_REG SYSC_WDTC_WDMR</div><div class="ttdef"><b>Definition</b> <a href="#l00157">AT91SAM7S64.h:157</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a6268bf89a23b76facf3cacd7a756dd3f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6268bf89a23b76facf3cacd7a756dd3f">_AT91S_SYSC::SYSC_AIC_IVR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_IVR</div><div class="ttdef"><b>Definition</b> <a href="#l00044">AT91SAM7S64.h:44</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a6292b8600ce2f8f03d8a1967dd632127"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6292b8600ce2f8f03d8a1967dd632127">_AT91S_SYSC::SYSC_RSTC_RSR</a></div><div class="ttdeci">AT91_REG SYSC_RSTC_RSR</div><div class="ttdef"><b>Definition</b> <a href="#l00145">AT91SAM7S64.h:145</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a65a93e4542b7123872c239511385d584"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a65a93e4542b7123872c239511385d584">_AT91S_SYSC::Reserved16</a></div><div class="ttdeci">AT91_REG Reserved16[3]</div><div class="ttdef"><b>Definition</b> <a href="#l00137">AT91SAM7S64.h:137</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a65f1af60a7c2a09dc58882e519ec0655"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a65f1af60a7c2a09dc58882e519ec0655">_AT91S_SYSC::SYSC_PIOA_ODSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_ODSR</div><div class="ttdef"><b>Definition</b> <a href="#l00102">AT91SAM7S64.h:102</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a685edb3bb735a93e5316377a988f58ab"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a685edb3bb735a93e5316377a988f58ab">_AT91S_SYSC::SYSC_PIOA_SODR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_SODR</div><div class="ttdef"><b>Definition</b> <a href="#l00100">AT91SAM7S64.h:100</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a6a0743ad575e87f64d5ba7506e91c447"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6a0743ad575e87f64d5ba7506e91c447">_AT91S_SYSC::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[45]</div><div class="ttdef"><b>Definition</b> <a href="#l00076">AT91SAM7S64.h:76</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a6b73b89d6489e591fcc3b572cf0c9284"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6b73b89d6489e591fcc3b572cf0c9284">_AT91S_SYSC::SYSC_PIOA_IFSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IFSR</div><div class="ttdef"><b>Definition</b> <a href="#l00098">AT91SAM7S64.h:98</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a6f94eb6d5895322585db6a440e9cafd1"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6f94eb6d5895322585db6a440e9cafd1">_AT91S_SYSC::SYSC_DBGU_CSR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_CSR</div><div class="ttdef"><b>Definition</b> <a href="#l00068">AT91SAM7S64.h:68</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a77f8b5e69412b83e2221384ac1b0036b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a77f8b5e69412b83e2221384ac1b0036b">_AT91S_SYSC::SYSC_AIC_SMR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_SMR[32]</div><div class="ttdef"><b>Definition</b> <a href="#l00042">AT91SAM7S64.h:42</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a7a88574b0306d38f677c5b29d2c9e23a"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a7a88574b0306d38f677c5b29d2c9e23a">_AT91S_SYSC::SYSC_WDTC_WDCR</a></div><div class="ttdeci">AT91_REG SYSC_WDTC_WDCR</div><div class="ttdef"><b>Definition</b> <a href="#l00156">AT91SAM7S64.h:156</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a7d665c963fd38dbaf2f5494cb31f9538"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a7d665c963fd38dbaf2f5494cb31f9538">_AT91S_SYSC::SYSC_PIOA_MDSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_MDSR</div><div class="ttdef"><b>Definition</b> <a href="#l00110">AT91SAM7S64.h:110</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a7db2677210323a015f2fde0d5402d54b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a7db2677210323a015f2fde0d5402d54b">_AT91S_SYSC::SYSC_AIC_ICCR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_ICCR</div><div class="ttdef"><b>Definition</b> <a href="#l00053">AT91SAM7S64.h:53</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a7e52fd28003dde25ddfd5923d0737a44"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a7e52fd28003dde25ddfd5923d0737a44">_AT91S_SYSC::SYSC_DBGU_IMR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_IMR</div><div class="ttdef"><b>Definition</b> <a href="#l00067">AT91SAM7S64.h:67</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a7f1ba7fc56e3fd364f4202b52cbf1b16"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a7f1ba7fc56e3fd364f4202b52cbf1b16">_AT91S_SYSC::SYSC_PIOA_BSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_BSR</div><div class="ttdef"><b>Definition</b> <a href="#l00117">AT91SAM7S64.h:117</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a8269be8ee7b68f659a74900ee9b07673"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a8269be8ee7b68f659a74900ee9b07673">_AT91S_SYSC::SYSC_PMC_MOR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_MOR</div><div class="ttdef"><b>Definition</b> <a href="#l00132">AT91SAM7S64.h:132</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a87e2faa4216a1bc13d6532fbe31c9289"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a87e2faa4216a1bc13d6532fbe31c9289">_AT91S_SYSC::SYSC_RSTC_RCR</a></div><div class="ttdeci">AT91_REG SYSC_RSTC_RCR</div><div class="ttdef"><b>Definition</b> <a href="#l00144">AT91SAM7S64.h:144</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a8acac53213525a33b71d08d953ed17e3"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a8acac53213525a33b71d08d953ed17e3">_AT91S_SYSC::SYSC_AIC_SVR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_SVR[32]</div><div class="ttdef"><b>Definition</b> <a href="#l00043">AT91SAM7S64.h:43</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a8b1b464479633855a98501a4adce4109"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a8b1b464479633855a98501a4adce4109">_AT91S_SYSC::SYSC_AIC_IDCR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_IDCR</div><div class="ttdef"><b>Definition</b> <a href="#l00052">AT91SAM7S64.h:52</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a8dfa8fe447ffd7badd4227189827077e"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a8dfa8fe447ffd7badd4227189827077e">_AT91S_SYSC::SYSC_PITC_PIIR</a></div><div class="ttdeci">AT91_REG SYSC_PITC_PIIR</div><div class="ttdef"><b>Definition</b> <a href="#l00155">AT91SAM7S64.h:155</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a8fe98ad5e8e70e4b9722c94c8c7845d7"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a8fe98ad5e8e70e4b9722c94c8c7845d7">_AT91S_SYSC::SYSC_PIOA_PDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PDR</div><div class="ttdef"><b>Definition</b> <a href="#l00089">AT91SAM7S64.h:89</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a901133e2417fc0bb2fa10c8b5e94bf4c"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a901133e2417fc0bb2fa10c8b5e94bf4c">_AT91S_SYSC::SYSC_PIOA_OWDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_OWDR</div><div class="ttdef"><b>Definition</b> <a href="#l00121">AT91SAM7S64.h:121</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a92aa1ef8bd1950c328d87bcc551c1e1b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a92aa1ef8bd1950c328d87bcc551c1e1b">_AT91S_SYSC::Reserved17</a></div><div class="ttdeci">AT91_REG Reserved17[36]</div><div class="ttdef"><b>Definition</b> <a href="#l00143">AT91SAM7S64.h:143</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a96aec7862b154ba02045258bc760103f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a96aec7862b154ba02045258bc760103f">_AT91S_SYSC::Reserved10</a></div><div class="ttdeci">AT91_REG Reserved10[1]</div><div class="ttdef"><b>Definition</b> <a href="#l00115">AT91SAM7S64.h:115</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a998ebea2f058ce7f0b5fa21de4a80ea3"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a998ebea2f058ce7f0b5fa21de4a80ea3">_AT91S_SYSC::SYSC_DBGU_RCR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_RCR</div><div class="ttdef"><b>Definition</b> <a href="#l00078">AT91SAM7S64.h:78</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a9cb9c3a165f6eb4ecd1a47d53e8aa819"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a9cb9c3a165f6eb4ecd1a47d53e8aa819">_AT91S_SYSC::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[7]</div><div class="ttdef"><b>Definition</b> <a href="#l00072">AT91SAM7S64.h:72</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a9d4e37b74bb2967df3642f9d33fa4740"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a9d4e37b74bb2967df3642f9d33fa4740">_AT91S_SYSC::SYSC_DBGU_RNCR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_RNCR</div><div class="ttdef"><b>Definition</b> <a href="#l00082">AT91SAM7S64.h:82</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_a9ead60ad03c43bd5a84bf25ea6fbdd9b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a9ead60ad03c43bd5a84bf25ea6fbdd9b">_AT91S_SYSC::SYSC_SYSC_VRPM</a></div><div class="ttdeci">AT91_REG SYSC_SYSC_VRPM</div><div class="ttdef"><b>Definition</b> <a href="#l00160">AT91SAM7S64.h:160</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_aa754395ec0a545829dd2c1b24524da2f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aa754395ec0a545829dd2c1b24524da2f">_AT91S_SYSC::SYSC_AIC_EOICR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_EOICR</div><div class="ttdef"><b>Definition</b> <a href="#l00055">AT91SAM7S64.h:55</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_aabbeeb9acff8761c8121aad3b8696b57"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aabbeeb9acff8761c8121aad3b8696b57">_AT91S_SYSC::SYSC_AIC_ISR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_ISR</div><div class="ttdef"><b>Definition</b> <a href="#l00046">AT91SAM7S64.h:46</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_aadb486bb8c7cc5725a728ec3df5b992e"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aadb486bb8c7cc5725a728ec3df5b992e">_AT91S_SYSC::SYSC_PMC_PLLR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_PLLR</div><div class="ttdef"><b>Definition</b> <a href="#l00135">AT91SAM7S64.h:135</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_aaea5936752e552647e6ba865caf999f9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aaea5936752e552647e6ba865caf999f9">_AT91S_SYSC::SYSC_DBGU_RHR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_RHR</div><div class="ttdef"><b>Definition</b> <a href="#l00069">AT91SAM7S64.h:69</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_aaeea27e0f5b34ba94b0d0246754cda8b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aaeea27e0f5b34ba94b0d0246754cda8b">_AT91S_SYSC::SYSC_AIC_SPU</a></div><div class="ttdeci">AT91_REG SYSC_AIC_SPU</div><div class="ttdef"><b>Definition</b> <a href="#l00056">AT91SAM7S64.h:56</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ab0dcdb857dc101097cd12da428a2b5d9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ab0dcdb857dc101097cd12da428a2b5d9">_AT91S_SYSC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="#l00050">AT91SAM7S64.h:50</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ab46ff909a6a18214fb8da9e2e5c3fc39"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ab46ff909a6a18214fb8da9e2e5c3fc39">_AT91S_SYSC::SYSC_PIOA_PDSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PDSR</div><div class="ttdef"><b>Definition</b> <a href="#l00103">AT91SAM7S64.h:103</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_aba466403547cf044df7857fc91106552"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aba466403547cf044df7857fc91106552">_AT91S_SYSC::SYSC_PIOA_OWER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_OWER</div><div class="ttdef"><b>Definition</b> <a href="#l00120">AT91SAM7S64.h:120</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_abc34860dacdaf23f0186c027c67b41bb"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#abc34860dacdaf23f0186c027c67b41bb">_AT91S_SYSC::SYSC_RSTC_RMR</a></div><div class="ttdeci">AT91_REG SYSC_RSTC_RMR</div><div class="ttdef"><b>Definition</b> <a href="#l00146">AT91SAM7S64.h:146</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_abf22f9be34fa44f95ab22ca38b6137e0"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#abf22f9be34fa44f95ab22ca38b6137e0">_AT91S_SYSC::SYSC_RTTC_RTMR</a></div><div class="ttdeci">AT91_REG SYSC_RTTC_RTMR</div><div class="ttdef"><b>Definition</b> <a href="#l00148">AT91SAM7S64.h:148</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_abfa65e4221e88812662d874e973d4c63"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#abfa65e4221e88812662d874e973d4c63">_AT91S_SYSC::SYSC_DBGU_TNPR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_TNPR</div><div class="ttdef"><b>Definition</b> <a href="#l00083">AT91SAM7S64.h:83</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ac0d93cc213d14fa58f5208b17a91c870"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac0d93cc213d14fa58f5208b17a91c870">_AT91S_SYSC::SYSC_PIOA_PER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PER</div><div class="ttdef"><b>Definition</b> <a href="#l00088">AT91SAM7S64.h:88</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ac23a7212a76ad27ac45c044825e4c793"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac23a7212a76ad27ac45c044825e4c793">_AT91S_SYSC::SYSC_PMC_SCDR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_SCDR</div><div class="ttdef"><b>Definition</b> <a href="#l00125">AT91SAM7S64.h:125</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ac3e3e3878b160198cf5e4b715d486ae9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac3e3e3878b160198cf5e4b715d486ae9">_AT91S_SYSC::SYSC_PMC_MCKR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_MCKR</div><div class="ttdef"><b>Definition</b> <a href="#l00136">AT91SAM7S64.h:136</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ac5f9b2e464f34e72ebd46474400671f7"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac5f9b2e464f34e72ebd46474400671f7">_AT91S_SYSC::SYSC_AIC_FFDR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_FFDR</div><div class="ttdef"><b>Definition</b> <a href="#l00060">AT91SAM7S64.h:60</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ac7f7b13c99886a7ac33f57e7acb05144"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac7f7b13c99886a7ac33f57e7acb05144">_AT91S_SYSC::SYSC_DBGU_C2R</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_C2R</div><div class="ttdef"><b>Definition</b> <a href="#l00074">AT91SAM7S64.h:74</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ac9ae5f4ffa0311ae93515a1b7fc23ef9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac9ae5f4ffa0311ae93515a1b7fc23ef9">_AT91S_SYSC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="#l00058">AT91SAM7S64.h:58</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_aca4f41737d26a1d8e5c8363cd35665b9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aca4f41737d26a1d8e5c8363cd35665b9">_AT91S_SYSC::SYSC_DBGU_RPR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_RPR</div><div class="ttdef"><b>Definition</b> <a href="#l00077">AT91SAM7S64.h:77</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_acfeaea7a034a8dbfffba7b9070d4e2a3"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#acfeaea7a034a8dbfffba7b9070d4e2a3">_AT91S_SYSC::SYSC_PIOA_PPUER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PPUER</div><div class="ttdef"><b>Definition</b> <a href="#l00113">AT91SAM7S64.h:113</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ad1fef521068196987a30b2ac7cd30fc5"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ad1fef521068196987a30b2ac7cd30fc5">_AT91S_SYSC::SYSC_PIOA_PPUSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PPUSR</div><div class="ttdef"><b>Definition</b> <a href="#l00114">AT91SAM7S64.h:114</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ad33bb2b046530d10cc5e0c47a2cda0f2"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ad33bb2b046530d10cc5e0c47a2cda0f2">_AT91S_SYSC::Reserved11</a></div><div class="ttdeci">AT91_REG Reserved11[9]</div><div class="ttdef"><b>Definition</b> <a href="#l00119">AT91SAM7S64.h:119</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ad56706f066df53d9e94181dae91a2c35"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ad56706f066df53d9e94181dae91a2c35">_AT91S_SYSC::SYSC_DBGU_TNCR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_TNCR</div><div class="ttdef"><b>Definition</b> <a href="#l00084">AT91SAM7S64.h:84</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ad73a0c505db0291f312241d6cd9e6531"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ad73a0c505db0291f312241d6cd9e6531">_AT91S_SYSC::SYSC_AIC_IECR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_IECR</div><div class="ttdef"><b>Definition</b> <a href="#l00051">AT91SAM7S64.h:51</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_adda6a8855403dbcfcd8ae84b33cf7959"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#adda6a8855403dbcfcd8ae84b33cf7959">_AT91S_SYSC::SYSC_DBGU_THR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_THR</div><div class="ttdef"><b>Definition</b> <a href="#l00070">AT91SAM7S64.h:70</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ae0e5f9f558394389d4ff646410e9a47f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ae0e5f9f558394389d4ff646410e9a47f">_AT91S_SYSC::SYSC_PITC_PISR</a></div><div class="ttdeci">AT91_REG SYSC_PITC_PISR</div><div class="ttdef"><b>Definition</b> <a href="#l00153">AT91SAM7S64.h:153</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ae5247d40c73f0a917e46d62113181bca"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ae5247d40c73f0a917e46d62113181bca">_AT91S_SYSC::SYSC_AIC_FFSR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_FFSR</div><div class="ttdef"><b>Definition</b> <a href="#l00061">AT91SAM7S64.h:61</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ae7188adcbae36017e522f216c5523d9f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ae7188adcbae36017e522f216c5523d9f">_AT91S_SYSC::SYSC_PIOA_ODR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_ODR</div><div class="ttdef"><b>Definition</b> <a href="#l00093">AT91SAM7S64.h:93</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_ae980c66d43886a2d01cf98533ae0a528"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ae980c66d43886a2d01cf98533ae0a528">_AT91S_SYSC::Reserved9</a></div><div class="ttdeci">AT91_REG Reserved9[1]</div><div class="ttdef"><b>Definition</b> <a href="#l00111">AT91SAM7S64.h:111</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_aeca14c5758e37845567d06defc2e7aec"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aeca14c5758e37845567d06defc2e7aec">_AT91S_SYSC::SYSC_PIOA_OSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_OSR</div><div class="ttdef"><b>Definition</b> <a href="#l00094">AT91SAM7S64.h:94</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_aed8bc9c0548c5dbcb7e23c9263cdb357"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aed8bc9c0548c5dbcb7e23c9263cdb357">_AT91S_SYSC::SYSC_PMC_SCER</a></div><div class="ttdeci">AT91_REG SYSC_PMC_SCER</div><div class="ttdef"><b>Definition</b> <a href="#l00124">AT91SAM7S64.h:124</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_aefa06e801cf98953c4cd792bdfe6ed01"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aefa06e801cf98953c4cd792bdfe6ed01">_AT91S_SYSC::Reserved19</a></div><div class="ttdeci">AT91_REG Reserved19[5]</div><div class="ttdef"><b>Definition</b> <a href="#l00159">AT91SAM7S64.h:159</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_af378e870e30dc3b20aeaad26c151477c"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#af378e870e30dc3b20aeaad26c151477c">_AT91S_SYSC::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[45]</div><div class="ttdef"><b>Definition</b> <a href="#l00062">AT91SAM7S64.h:62</a></div></div>
<div class="ttc" id="astruct___a_t91_s___s_y_s_c_html_af6b8ea03a5ac5f1450aa6d9a128e5bd8"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#af6b8ea03a5ac5f1450aa6d9a128e5bd8">_AT91S_SYSC::SYSC_PMC_MCFR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_MCFR</div><div class="ttdef"><b>Definition</b> <a href="#l00133">AT91SAM7S64.h:133</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_b_html"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html">_AT91S_TCB</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01307">AT91SAM7X256.h:1308</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_b_html_a3cc49e27722e8de9d6d5fadb6445c391"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#a3cc49e27722e8de9d6d5fadb6445c391">_AT91S_TCB::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01312">AT91SAM7X256.h:1312</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_b_html_aa7bc844b1136c77f0e771bb2d9069ab9"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#aa7bc844b1136c77f0e771bb2d9069ab9">_AT91S_TCB::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01314">AT91SAM7X256.h:1314</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_b_html_afdc45358f1b9877848d86c2a961b8fcd"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#afdc45358f1b9877848d86c2a961b8fcd">_AT91S_TCB::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[4]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01310">AT91SAM7X256.h:1310</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_html"><div class="ttname"><a href="struct___a_t91_s___t_c.html">_AT91S_TC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01175">AT91SAM7X256.h:1176</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_c_html_af1ae45e2103e19f10fde08c2476de94e"><div class="ttname"><a href="struct___a_t91_s___t_c.html#af1ae45e2103e19f10fde08c2476de94e">_AT91S_TC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01179">AT91SAM7X256.h:1179</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html">_AT91S_TWI</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00974">AT91SAM7X256.h:975</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_a3f3a383a5af5c0482890f65bb5cc53ce"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a3f3a383a5af5c0482890f65bb5cc53ce">_AT91S_TWI::TWI_IADR</a></div><div class="ttdeci">AT91_REG TWI_IADR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00979">AT91SAM7X256.h:979</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_a4d9b9a25483c9b95c55027ddc4717773"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a4d9b9a25483c9b95c55027ddc4717773">_AT91S_TWI::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00978">AT91SAM7X256.h:978</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_a7823e072ae96b5ab5e6c924c0be71365"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a7823e072ae96b5ab5e6c924c0be71365">_AT91S_TWI::TWI_CWGR</a></div><div class="ttdeci">AT91_REG TWI_CWGR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00980">AT91SAM7X256.h:980</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_a7e189cd0e1220582b9e1b3ae34a1e887"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a7e189cd0e1220582b9e1b3ae34a1e887">_AT91S_TWI::TWI_RHR</a></div><div class="ttdeci">AT91_REG TWI_RHR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00986">AT91SAM7X256.h:986</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_aaa6b822f5ed3b6ab7ffb95d25d40cd4f"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#aaa6b822f5ed3b6ab7ffb95d25d40cd4f">_AT91S_TWI::TWI_SMR</a></div><div class="ttdeci">AT91_REG TWI_SMR</div><div class="ttdef"><b>Definition</b> <a href="#l01031">AT91SAM7S64.h:1031</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_aac667223a3075b6c0656477f524d8552"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#aac667223a3075b6c0656477f524d8552">_AT91S_TWI::TWI_THR</a></div><div class="ttdeci">AT91_REG TWI_THR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00987">AT91SAM7X256.h:987</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_adc26e9e1b308d02d99ee0fd5fdb152ac"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#adc26e9e1b308d02d99ee0fd5fdb152ac">_AT91S_TWI::TWI_IER</a></div><div class="ttdeci">AT91_REG TWI_IER</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00983">AT91SAM7X256.h:983</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_ae39a01eba4ba3b48c33db3e14b0a6981"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#ae39a01eba4ba3b48c33db3e14b0a6981">_AT91S_TWI::TWI_IMR</a></div><div class="ttdeci">AT91_REG TWI_IMR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00985">AT91SAM7X256.h:985</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_aea550a0b52e5da6d7a3ad259dbf90e01"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#aea550a0b52e5da6d7a3ad259dbf90e01">_AT91S_TWI::TWI_SR</a></div><div class="ttdeci">AT91_REG TWI_SR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00982">AT91SAM7X256.h:982</a></div></div>
<div class="ttc" id="astruct___a_t91_s___t_w_i_html_af1e2f7a6c985a44db454a38df40ee4ff"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#af1e2f7a6c985a44db454a38df40ee4ff">_AT91S_TWI::TWI_IDR</a></div><div class="ttdeci">AT91_REG TWI_IDR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00984">AT91SAM7X256.h:984</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_d_p_html"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html">_AT91S_UDP</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01090">AT91SAM7X256.h:1091</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_d_p_html_a0c441ba136413330a5de9dd5160d4d42"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a0c441ba136413330a5de9dd5160d4d42">_AT91S_UDP::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01103">AT91SAM7X256.h:1103</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_d_p_html_a21ec9d439f9a93d433e51086767e9027"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a21ec9d439f9a93d433e51086767e9027">_AT91S_UDP::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01095">AT91SAM7X256.h:1095</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_d_p_html_a269c69151e7a68327cfc230b3f694508"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a269c69151e7a68327cfc230b3f694508">_AT91S_UDP::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01101">AT91SAM7X256.h:1101</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html">_AT91S_USART</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00780">AT91SAM7X256.h:781</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_a34f5675243d34c85da1c4e870f0654aa"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a34f5675243d34c85da1c4e870f0654aa">_AT91S_USART::US_PTCR</a></div><div class="ttdeci">AT91_REG US_PTCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00807">AT91SAM7X256.h:807</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_a42d728c427681538acf8c24de982d4bd"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a42d728c427681538acf8c24de982d4bd">_AT91S_USART::US_RNCR</a></div><div class="ttdeci">AT91_REG US_RNCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00804">AT91SAM7X256.h:804</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_a55b19ad696b4ded0785eb1409da2b4c2"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a55b19ad696b4ded0785eb1409da2b4c2">_AT91S_USART::US_PTSR</a></div><div class="ttdeci">AT91_REG US_PTSR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00808">AT91SAM7X256.h:808</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_a7e05a3f231462070b17618e77925b7ea"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a7e05a3f231462070b17618e77925b7ea">_AT91S_USART::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00796">AT91SAM7X256.h:796</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_a8f2f0740757a4297aaa4b9f617677526"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a8f2f0740757a4297aaa4b9f617677526">_AT91S_USART::US_TNPR</a></div><div class="ttdeci">AT91_REG US_TNPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00805">AT91SAM7X256.h:805</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_a948037d8bdad25fe7ec434b48842f290"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a948037d8bdad25fe7ec434b48842f290">_AT91S_USART::US_XXR</a></div><div class="ttdeci">AT91_REG US_XXR</div><div class="ttdef"><b>Definition</b> <a href="#l00946">AT91SAM7S64.h:946</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_ab6e09edeb5fc1310ca1222e857c76176"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ab6e09edeb5fc1310ca1222e857c76176">_AT91S_USART::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[5]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00793">AT91SAM7X256.h:793</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_ac561ac4ef04fa503459b5b7a4b393fa9"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ac561ac4ef04fa503459b5b7a4b393fa9">_AT91S_USART::US_TNCR</a></div><div class="ttdeci">AT91_REG US_TNCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00806">AT91SAM7X256.h:806</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_ad7d236e9821cefe1ae1f4a8e1487fd58"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ad7d236e9821cefe1ae1f4a8e1487fd58">_AT91S_USART::US_RCR</a></div><div class="ttdeci">AT91_REG US_RCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00800">AT91SAM7X256.h:800</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_adb169c39500af9792d94e66c63d185ca"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adb169c39500af9792d94e66c63d185ca">_AT91S_USART::US_IF</a></div><div class="ttdeci">AT91_REG US_IF</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00797">AT91SAM7X256.h:797</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_adc2655f55dd059852f17b597e49bbdaa"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adc2655f55dd059852f17b597e49bbdaa">_AT91S_USART::US_RPR</a></div><div class="ttdeci">AT91_REG US_RPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00799">AT91SAM7X256.h:799</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_adc377bfc6dcfc1869ffde8e6e5f6da9d"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adc377bfc6dcfc1869ffde8e6e5f6da9d">_AT91S_USART::US_TCR</a></div><div class="ttdeci">AT91_REG US_TCR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00802">AT91SAM7X256.h:802</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_ae6acf8c7e0d504bdaad16b8e35e0ead1"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ae6acf8c7e0d504bdaad16b8e35e0ead1">_AT91S_USART::US_TPR</a></div><div class="ttdeci">AT91_REG US_TPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00801">AT91SAM7X256.h:801</a></div></div>
<div class="ttc" id="astruct___a_t91_s___u_s_a_r_t_html_afaf616d3586cc1555536b1ffa8194736"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#afaf616d3586cc1555536b1ffa8194736">_AT91S_USART::US_RNPR</a></div><div class="ttdeci">AT91_REG US_RNPR</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00803">AT91SAM7X256.h:803</a></div></div>
<div class="ttc" id="astruct___a_t91_s___w_d_t_c_html"><div class="ttname"><a href="struct___a_t91_s___w_d_t_c.html">_AT91S_WDTC</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00579">AT91SAM7X256.h:580</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_4a0bb1d3edd3cd3470ff45ba93d7cb46.html">pico_freertos</a></li><li class="navelem"><a href="dir_5270f1867b04849f6c4cddceb76c0650.html">FreeRTOS-Kernel</a></li><li class="navelem"><a href="dir_2901950e674b11bd625d37cd8c5cecca.html">portable</a></li><li class="navelem"><a href="dir_851539efac741596f3f7b2413a3fb940.html">IAR</a></li><li class="navelem"><a href="dir_23d02d717b0f5591dbb15a98275f82fc.html">AtmelSAM7S64</a></li><li class="navelem"><a href="_a_t91_s_a_m7_s64_8h.html">AT91SAM7S64.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
