<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ZeroMate: src/core/coprocessors/cp10/isa/vmsr.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ZeroMate
   &#160;<span id="projectnumber">v1.4.0</span>
   </div>
   <div id="projectbrief">Raspberry Pi Zero Emulator</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('vmsr_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">vmsr.hpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="vmsr_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// ---------------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/// \file vmsr.hpp</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/// \date 10. 09. 2023</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/// \author Jakub Silhavy (jakub.silhavy.cz@gmail.com)</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/// \brief This file defines a VMSR instruction (ARM register to a special FPU register).</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span><span class="comment">// ---------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// STL imports (excluded from Doxygen)</span><span class="comment"></span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// \cond</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="preprocessor">#include &lt;cstdint&gt;</span><span class="comment"></span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/// \endcond</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacezero__mate_1_1coprocessor_1_1cp10_1_1isa.html">zero_mate::coprocessor::cp10::isa</a></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;{</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    <span class="comment">// -----------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">    /// \class CVMSR</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">    /// \brief This class represents a VMSR instruction.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"></span>    <span class="comment">// -----------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html">   22</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html">CVMSR</a> final</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    <span class="keyword">public</span>:</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">        /// \enum NSpecial_Register_Type</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">        /// \brief Enumeration of FPU special registers.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#ac01a3f4aa0ecb4b2eea937c78fe01364">   29</a></span>&#160;        <span class="keyword">enum class</span> <a class="code" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#ac01a3f4aa0ecb4b2eea937c78fe01364">NSpecial_Register_Type</a> : std::uint32_t</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;            <a class="code" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#ac01a3f4aa0ecb4b2eea937c78fe01364a055d85500e4c2ca3af13d8968f972655">FPSID</a> = 0b0000U, <span class="comment">///&lt; Not used</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;            <a class="code" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#ac01a3f4aa0ecb4b2eea937c78fe01364acc22975d5aeecb9e5dedeb4a2565a0d8">FPSCR</a> = 0b0001U, <span class="comment">///&lt; Contains flags (result of the VCMP instruction)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;            <a class="code" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#ac01a3f4aa0ecb4b2eea937c78fe01364ade22d5132a34ed0fb6b37248b95eac1e">FPEXC</a> = 0b1000U  <span class="comment">///&lt; Enable/disable the FPU</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        };</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="keyword">public</span>:</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">        /// \brief Creates an instance of the class.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">        /// \param value Encoded instruction as a 32-bit integer.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        <span class="keyword">explicit</span> <a class="code" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#a993c8d4aa574eeb31f56fa35bf893417">CVMSR</a>(std::uint32_t value) noexcept;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">        /// \brief Returns the type of the special register encoded in the instruction.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">        /// \return Type of the special register.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        [[nodiscard]] <a class="code" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#ac01a3f4aa0ecb4b2eea937c78fe01364">NSpecial_Register_Type</a> <a class="code" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#a256f0532fc7894b6935909b267371e5f">Get_Special_Reg_Type</a>() const noexcept;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">        /// \brief Returns the index of an ARM register (source).</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">        /// \return Index of an ARM register</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        [[nodiscard]] std::uint32_t <a class="code" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#afd2311c86552ed3d760ac88d4f5298ba">Get_Rt_Idx</a>() const noexcept;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    private:</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#a29e684cbc3980a96289b6db7e83482c9">   56</a></span>&#160;        std::uint32_t <a class="code" href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#a29e684cbc3980a96289b6db7e83482c9">m_value</a>; <span class="comment">///&lt; Encoded instruction as a 32-bit integer</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    };</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;} <span class="comment">// namespace zero_mate::coprocessor::cp10::isa</span></div>
<div class="ttc" id="aclasszero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR_html"><div class="ttname"><a href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html">zero_mate::coprocessor::cp10::isa::CVMSR</a></div><div class="ttdoc">This class represents a VMSR instruction.</div><div class="ttdef"><b>Definition:</b> vmsr.hpp:23</div></div>
<div class="ttc" id="aclasszero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR_html_a256f0532fc7894b6935909b267371e5f"><div class="ttname"><a href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#a256f0532fc7894b6935909b267371e5f">zero_mate::coprocessor::cp10::isa::CVMSR::Get_Special_Reg_Type</a></div><div class="ttdeci">NSpecial_Register_Type Get_Special_Reg_Type() const noexcept</div><div class="ttdoc">Returns the type of the special register encoded in the instruction.</div><div class="ttdef"><b>Definition:</b> vmsr.cpp:20</div></div>
<div class="ttc" id="aclasszero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR_html_a29e684cbc3980a96289b6db7e83482c9"><div class="ttname"><a href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#a29e684cbc3980a96289b6db7e83482c9">zero_mate::coprocessor::cp10::isa::CVMSR::m_value</a></div><div class="ttdeci">std::uint32_t m_value</div><div class="ttdoc">Encoded instruction as a 32-bit integer.</div><div class="ttdef"><b>Definition:</b> vmsr.hpp:56</div></div>
<div class="ttc" id="aclasszero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR_html_a993c8d4aa574eeb31f56fa35bf893417"><div class="ttname"><a href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#a993c8d4aa574eeb31f56fa35bf893417">zero_mate::coprocessor::cp10::isa::CVMSR::CVMSR</a></div><div class="ttdeci">CVMSR(std::uint32_t value) noexcept</div><div class="ttdoc">Creates an instance of the class.</div><div class="ttdef"><b>Definition:</b> vmsr.cpp:15</div></div>
<div class="ttc" id="aclasszero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR_html_ac01a3f4aa0ecb4b2eea937c78fe01364"><div class="ttname"><a href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#ac01a3f4aa0ecb4b2eea937c78fe01364">zero_mate::coprocessor::cp10::isa::CVMSR::NSpecial_Register_Type</a></div><div class="ttdeci">NSpecial_Register_Type</div><div class="ttdoc">Enumeration of FPU special registers.</div><div class="ttdef"><b>Definition:</b> vmsr.hpp:30</div></div>
<div class="ttc" id="aclasszero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR_html_ac01a3f4aa0ecb4b2eea937c78fe01364a055d85500e4c2ca3af13d8968f972655"><div class="ttname"><a href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#ac01a3f4aa0ecb4b2eea937c78fe01364a055d85500e4c2ca3af13d8968f972655">zero_mate::coprocessor::cp10::isa::CVMSR::NSpecial_Register_Type::FPSID</a></div><div class="ttdeci">@ FPSID</div><div class="ttdoc">Not used.</div></div>
<div class="ttc" id="aclasszero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR_html_ac01a3f4aa0ecb4b2eea937c78fe01364acc22975d5aeecb9e5dedeb4a2565a0d8"><div class="ttname"><a href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#ac01a3f4aa0ecb4b2eea937c78fe01364acc22975d5aeecb9e5dedeb4a2565a0d8">zero_mate::coprocessor::cp10::isa::CVMSR::NSpecial_Register_Type::FPSCR</a></div><div class="ttdeci">@ FPSCR</div><div class="ttdoc">Contains flags (result of the VCMP instruction)</div></div>
<div class="ttc" id="aclasszero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR_html_ac01a3f4aa0ecb4b2eea937c78fe01364ade22d5132a34ed0fb6b37248b95eac1e"><div class="ttname"><a href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#ac01a3f4aa0ecb4b2eea937c78fe01364ade22d5132a34ed0fb6b37248b95eac1e">zero_mate::coprocessor::cp10::isa::CVMSR::NSpecial_Register_Type::FPEXC</a></div><div class="ttdeci">@ FPEXC</div><div class="ttdoc">Enable/disable the FPU.</div></div>
<div class="ttc" id="aclasszero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR_html_afd2311c86552ed3d760ac88d4f5298ba"><div class="ttname"><a href="classzero__mate_1_1coprocessor_1_1cp10_1_1isa_1_1CVMSR.html#afd2311c86552ed3d760ac88d4f5298ba">zero_mate::coprocessor::cp10::isa::CVMSR::Get_Rt_Idx</a></div><div class="ttdeci">std::uint32_t Get_Rt_Idx() const noexcept</div><div class="ttdoc">Returns the index of an ARM register (source).</div><div class="ttdef"><b>Definition:</b> vmsr.cpp:25</div></div>
<div class="ttc" id="anamespacezero__mate_1_1coprocessor_1_1cp10_1_1isa_html"><div class="ttname"><a href="namespacezero__mate_1_1coprocessor_1_1cp10_1_1isa.html">zero_mate::coprocessor::cp10::isa</a></div><div class="ttdef"><b>Definition:</b> cp_data_processing_inst.cpp:24</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_523ec841fd74605300afe43d91402cb4.html">coprocessors</a></li><li class="navelem"><a class="el" href="dir_e82f98dae92aa27cf144ce867ed76673.html">cp10</a></li><li class="navelem"><a class="el" href="dir_08250d7d28863dc5b19adb1118edc710.html">isa</a></li><li class="navelem"><a class="el" href="vmsr_8hpp.html">vmsr.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
