ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"bridgeif_fdb.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.bridgeif_fdb_age_one_second,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	bridgeif_fdb_age_one_second:
  26              	.LVL0:
  27              	.LFB32:
  28              		.file 1 "Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c"
   1:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
   2:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * lwIP netif implementing an FDB for IEEE 802.1D MAC Bridge
   4:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
   5:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
   6:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /*
   7:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Copyright (c) 2017 Simon Goldschmidt.
   8:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * All rights reserved.
   9:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  10:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Redistribution and use in source and binary forms, with or without modification,
  11:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * are permitted provided that the following conditions are met:
  12:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  13:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  14:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    this list of conditions and the following disclaimer.
  15:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  16:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    this list of conditions and the following disclaimer in the documentation
  17:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    and/or other materials provided with the distribution.
  18:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * 3. The name of the author may not be used to endorse or promote products
  19:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    derived from this software without specific prior written permission.
  20:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  21:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  22:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  23:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  24:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  25:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  26:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  29:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  30:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * OF SUCH DAMAGE.
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 2


  31:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  32:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * This file is part of the lwIP TCP/IP stack.
  33:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  34:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Author: Simon Goldschmidt <goldsimon@gmx.de>
  35:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  36:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
  37:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  38:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
  39:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @defgroup bridgeif_fdb FDB example code
  40:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif
  41:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * This file implements an example for an FDB (Forwarding DataBase)
  42:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
  43:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  44:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "netif/bridgeif.h"
  45:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "lwip/sys.h"
  46:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "lwip/mem.h"
  47:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "lwip/timeouts.h"
  48:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include <string.h>
  49:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  50:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #define BRIDGEIF_AGE_TIMER_MS 1000
  51:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  52:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #define BR_FDB_TIMEOUT_SEC  (60*5) /* 5 minutes FDB timeout */
  53:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  54:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** typedef struct bridgeif_dfdb_entry_s {
  55:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u8_t used;
  56:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u8_t port;
  57:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u32_t ts;
  58:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   struct eth_addr addr;
  59:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** } bridgeif_dfdb_entry_t;
  60:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  61:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** typedef struct bridgeif_dfdb_s {
  62:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u16_t max_fdb_entries;
  63:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_entry_t *fdb;
  64:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** } bridgeif_dfdb_t;
  65:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  66:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
  67:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
  68:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * A real simple and slow implementation of an auto-learning forwarding database that
  69:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * remembers known src mac addresses to know which port to send frames destined for that
  70:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * mac address.
  71:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  72:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * ATTENTION: This is meant as an example only, in real-world use, you should 
  73:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * provide a better implementation :-)
  74:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
  75:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** void
  76:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_update_src(void *fdb_ptr, struct eth_addr *src_addr, u8_t port_idx)
  77:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
  78:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
  79:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)fdb_ptr;
  80:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
  81:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
  83:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  84:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
  85:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
  86:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: update src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
  87:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          src_addr->addr[0], src_addr->addr[1], src_addr->addr[2], s
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 3


  88:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          port_idx, i));
  89:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_PROTECT(lev);
  90:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
  91:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
  92:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
  93:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
  94:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return;
  95:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
  96:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
  97:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
  98:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   /* not found, allocate new entry from free */
  99:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 100:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 101:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 102:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 103:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       /* check again when protected */
 104:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!e->used || !e->ts) {
 105:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 106:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          src_addr->addr[0], src_addr->addr[1], src_addr->addr[2], s
 107:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          port_idx, i));
 108:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         memcpy(&e->addr, src_addr, sizeof(struct eth_addr));
 109:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
 110:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 111:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->used = 1;
 112:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 113:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 114:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return;
 115:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 116:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_UNPROTECT(lev);
 117:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 118:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 119:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_UNPROTECT(lev);
 120:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   /* not found, no free entry -> flood */
 121:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 122:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 123:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /** 
 124:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
 125:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Walk our list of auto-learnt fdb entries and return a port to forward or BR_FLOOD if unknown 
 126:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
 127:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_portmask_t
 128:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_get_dst_ports(void *fdb_ptr, struct eth_addr *dst_addr)
 129:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
 130:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 131:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)fdb_ptr;
 132:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
 133:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 135:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 136:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 137:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 138:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         bridgeif_portmask_t ret = (bridgeif_portmask_t)(1 << e->port);
 139:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 140:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return ret;
 141:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 142:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 143:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 144:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_UNPROTECT(lev);
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 4


 145:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   return BR_FLOOD;
 146:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 147:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 148:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
 149:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
 150:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Aging implementation of our simple fdb
 151:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
 152:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** static void
 153:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_age_one_second(void *fdb_ptr)
 154:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
  29              		.loc 1 154 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 155:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
  34              		.loc 1 155 3 view .LVU1
 156:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb;
  35              		.loc 1 156 3 view .LVU2
 157:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
  36              		.loc 1 157 29 view .LVU3
 158:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 159:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb = (bridgeif_dfdb_t *)fdb_ptr;
  37              		.loc 1 159 3 view .LVU4
 160:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
  38              		.loc 1 160 29 view .LVU5
 161:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 162:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
  39              		.loc 1 162 3 view .LVU6
  40              		.loc 1 162 10 is_stmt 0 view .LVU7
  41 0000 0023     		movs	r3, #0
  42              	.LVL1:
  43              		.loc 1 162 15 is_stmt 1 view .LVU8
  44              		.loc 1 162 22 is_stmt 0 view .LVU9
  45 0002 0288     		ldrh	r2, [r0]
  46              		.loc 1 162 3 view .LVU10
  47 0004 9A42     		cmp	r2, r3
  48 0006 17DD     		ble	.L8
 154:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
  49              		.loc 1 154 1 view .LVU11
  50 0008 30B4     		push	{r4, r5}
  51              	.LCFI0:
  52              		.cfi_def_cfa_offset 8
  53              		.cfi_offset 4, -8
  54              		.cfi_offset 5, -4
  55 000a 03E0     		b	.L4
  56              	.LVL2:
  57              	.L3:
  58              	.LBB2:
 163:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 164:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 165:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 166:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       /* check again when protected */
 167:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (e->used && e->ts) {
 168:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         if (--e->ts == 0) {
 169:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****           e->used = 0;
 170:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         }
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 5


 171:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 172:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_UNPROTECT(lev);
  59              		.loc 1 172 36 is_stmt 1 discriminator 2 view .LVU12
  60              	.LBE2:
 162:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  61              		.loc 1 162 41 discriminator 2 view .LVU13
 162:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  62              		.loc 1 162 42 is_stmt 0 discriminator 2 view .LVU14
  63 000c 0133     		adds	r3, r3, #1
  64              	.LVL3:
 162:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  65              		.loc 1 162 15 is_stmt 1 discriminator 2 view .LVU15
 162:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  66              		.loc 1 162 22 is_stmt 0 discriminator 2 view .LVU16
  67 000e 0288     		ldrh	r2, [r0]
 162:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  68              		.loc 1 162 3 discriminator 2 view .LVU17
  69 0010 9A42     		cmp	r2, r3
  70 0012 0FDD     		ble	.L9
  71              	.LVL4:
  72              	.L4:
  73              	.LBB3:
 163:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  74              		.loc 1 163 5 is_stmt 1 view .LVU18
 163:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  75              		.loc 1 163 36 is_stmt 0 view .LVU19
  76 0014 4268     		ldr	r2, [r0, #4]
 163:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  77              		.loc 1 163 41 view .LVU20
  78 0016 1901     		lsls	r1, r3, #4
 163:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  79              		.loc 1 163 28 view .LVU21
  80 0018 02EB0315 		add	r5, r2, r3, lsl #4
  81              	.LVL5:
 164:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
  82              		.loc 1 164 5 is_stmt 1 view .LVU22
 164:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
  83              		.loc 1 164 10 is_stmt 0 view .LVU23
  84 001c 545C     		ldrb	r4, [r2, r1]	@ zero_extendqisi2
 164:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
  85              		.loc 1 164 8 view .LVU24
  86 001e 002C     		cmp	r4, #0
  87 0020 F4D0     		beq	.L3
 164:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
  88              		.loc 1 164 21 discriminator 1 view .LVU25
  89 0022 6C68     		ldr	r4, [r5, #4]
 164:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
  90              		.loc 1 164 17 discriminator 1 view .LVU26
  91 0024 002C     		cmp	r4, #0
  92 0026 F1D0     		beq	.L3
 165:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       /* check again when protected */
  93              		.loc 1 165 34 is_stmt 1 view .LVU27
 167:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         if (--e->ts == 0) {
  94              		.loc 1 167 7 view .LVU28
 168:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****           e->used = 0;
  95              		.loc 1 168 9 view .LVU29
 168:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****           e->used = 0;
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 6


  96              		.loc 1 168 13 is_stmt 0 view .LVU30
  97 0028 013C     		subs	r4, r4, #1
 168:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****           e->used = 0;
  98              		.loc 1 168 12 view .LVU31
  99 002a 6C60     		str	r4, [r5, #4]
 100 002c 002C     		cmp	r4, #0
 101 002e EDD1     		bne	.L3
 169:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         }
 102              		.loc 1 169 11 is_stmt 1 view .LVU32
 169:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         }
 103              		.loc 1 169 19 is_stmt 0 view .LVU33
 104 0030 5454     		strb	r4, [r2, r1]
 105 0032 EBE7     		b	.L3
 106              	.L9:
 169:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         }
 107              		.loc 1 169 19 view .LVU34
 108              	.LBE3:
 173:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 174:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 175:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_UNPROTECT(lev);
 176:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 109              		.loc 1 176 1 view .LVU35
 110 0034 30BC     		pop	{r4, r5}
 111              	.LCFI1:
 112              		.cfi_restore 5
 113              		.cfi_restore 4
 114              		.cfi_def_cfa_offset 0
 115              	.LVL6:
 116              		.loc 1 176 1 view .LVU36
 117 0036 7047     		bx	lr
 118              	.L8:
 119              		.loc 1 176 1 view .LVU37
 120 0038 7047     		bx	lr
 121              		.cfi_endproc
 122              	.LFE32:
 124              		.section	.rodata.bridgeif_age_tmr.str1.4,"aMS",%progbits,1
 125              		.align	2
 126              	.LC0:
 127 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb"
 127      6C657761 
 127      7265732F 
 127      54686972 
 127      645F5061 
 128 0033 2E6300   		.ascii	".c\000"
 129 0036 0000     		.align	2
 130              	.LC1:
 131 0038 696E7661 		.ascii	"invalid arg\000"
 131      6C696420 
 131      61726700 
 132              		.align	2
 133              	.LC2:
 134 0044 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
 134      7274696F 
 134      6E202225 
 134      73222066 
 134      61696C65 
 135              		.section	.text.bridgeif_age_tmr,"ax",%progbits
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 7


 136              		.align	1
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv5-sp-d16
 142              	bridgeif_age_tmr:
 143              	.LVL7:
 144              	.LFB33:
 177:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 178:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /** Timer callback for fdb aging, called once per second */
 179:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** static void
 180:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_age_tmr(void *arg)
 181:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
 145              		.loc 1 181 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		.loc 1 181 1 is_stmt 0 view .LVU39
 150 0000 10B5     		push	{r4, lr}
 151              	.LCFI2:
 152              		.cfi_def_cfa_offset 8
 153              		.cfi_offset 4, -8
 154              		.cfi_offset 14, -4
 182:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)arg;
 155              		.loc 1 182 3 is_stmt 1 view .LVU40
 156              	.LVL8:
 183:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 184:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_ASSERT("invalid arg", arg != NULL);
 157              		.loc 1 184 3 view .LVU41
 158              		.loc 1 184 3 view .LVU42
 159 0002 0446     		mov	r4, r0
 160 0004 48B1     		cbz	r0, .L13
 161              	.LVL9:
 162              	.L11:
 163              		.loc 1 184 3 discriminator 3 view .LVU43
 164              		.loc 1 184 3 discriminator 3 view .LVU44
 185:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 186:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_fdb_age_one_second(fdb);
 165              		.loc 1 186 3 discriminator 3 view .LVU45
 166 0006 2046     		mov	r0, r4
 167 0008 FFF7FEFF 		bl	bridgeif_fdb_age_one_second
 168              	.LVL10:
 187:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   sys_timeout(BRIDGEIF_AGE_TIMER_MS, bridgeif_age_tmr, arg);
 169              		.loc 1 187 3 discriminator 3 view .LVU46
 170 000c 2246     		mov	r2, r4
 171 000e 0649     		ldr	r1, .L14
 172 0010 4FF47A70 		mov	r0, #1000
 173 0014 FFF7FEFF 		bl	sys_timeout
 174              	.LVL11:
 188:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 175              		.loc 1 188 1 is_stmt 0 discriminator 3 view .LVU47
 176 0018 10BD     		pop	{r4, pc}
 177              	.LVL12:
 178              	.L13:
 184:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 179              		.loc 1 184 3 is_stmt 1 discriminator 1 view .LVU48
 184:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 8


 180              		.loc 1 184 3 discriminator 1 view .LVU49
 181 001a 044B     		ldr	r3, .L14+4
 182 001c B822     		movs	r2, #184
 183 001e 0449     		ldr	r1, .L14+8
 184 0020 0448     		ldr	r0, .L14+12
 185              	.LVL13:
 184:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 186              		.loc 1 184 3 is_stmt 0 discriminator 1 view .LVU50
 187 0022 FFF7FEFF 		bl	printf
 188              	.LVL14:
 189 0026 EEE7     		b	.L11
 190              	.L15:
 191              		.align	2
 192              	.L14:
 193 0028 00000000 		.word	bridgeif_age_tmr
 194 002c 00000000 		.word	.LC0
 195 0030 38000000 		.word	.LC1
 196 0034 44000000 		.word	.LC2
 197              		.cfi_endproc
 198              	.LFE33:
 200              		.section	.text.bridgeif_fdb_update_src,"ax",%progbits
 201              		.align	1
 202              		.global	bridgeif_fdb_update_src
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu fpv5-sp-d16
 208              	bridgeif_fdb_update_src:
 209              	.LVL15:
 210              	.LFB30:
  77:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 211              		.loc 1 77 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
  77:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 215              		.loc 1 77 1 is_stmt 0 view .LVU52
 216 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 217              	.LCFI3:
 218              		.cfi_def_cfa_offset 32
 219              		.cfi_offset 3, -32
 220              		.cfi_offset 4, -28
 221              		.cfi_offset 5, -24
 222              		.cfi_offset 6, -20
 223              		.cfi_offset 7, -16
 224              		.cfi_offset 8, -12
 225              		.cfi_offset 9, -8
 226              		.cfi_offset 14, -4
 227 0004 0646     		mov	r6, r0
 228 0006 0F46     		mov	r7, r1
 229 0008 9046     		mov	r8, r2
  78:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)fdb_ptr;
 230              		.loc 1 78 3 is_stmt 1 view .LVU53
  79:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
 231              		.loc 1 79 3 view .LVU54
 232              	.LVL16:
  80:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 9


 233              		.loc 1 80 29 view .LVU55
  81:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 234              		.loc 1 81 29 view .LVU56
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 235              		.loc 1 82 3 view .LVU57
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 236              		.loc 1 82 10 is_stmt 0 view .LVU58
 237 000a 0024     		movs	r4, #0
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 238              		.loc 1 82 3 view .LVU59
 239 000c 00E0     		b	.L17
 240              	.LVL17:
 241              	.L18:
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 242              		.loc 1 82 41 is_stmt 1 discriminator 2 view .LVU60
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 243              		.loc 1 82 42 is_stmt 0 discriminator 2 view .LVU61
 244 000e 0134     		adds	r4, r4, #1
 245              	.LVL18:
 246              	.L17:
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 247              		.loc 1 82 15 is_stmt 1 discriminator 1 view .LVU62
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 248              		.loc 1 82 22 is_stmt 0 discriminator 1 view .LVU63
 249 0010 3288     		ldrh	r2, [r6]
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 250              		.loc 1 82 3 discriminator 1 view .LVU64
 251 0012 A242     		cmp	r2, r4
 252 0014 19DD     		ble	.L27
 253              	.LBB4:
  83:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 254              		.loc 1 83 5 is_stmt 1 view .LVU65
  83:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 255              		.loc 1 83 36 is_stmt 0 view .LVU66
 256 0016 7568     		ldr	r5, [r6, #4]
  83:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 257              		.loc 1 83 41 view .LVU67
 258 0018 2301     		lsls	r3, r4, #4
  83:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 259              		.loc 1 83 28 view .LVU68
 260 001a 05EB0419 		add	r9, r5, r4, lsl #4
 261              	.LVL19:
  84:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
 262              		.loc 1 84 5 is_stmt 1 view .LVU69
  84:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
 263              		.loc 1 84 10 is_stmt 0 view .LVU70
 264 001e EB5C     		ldrb	r3, [r5, r3]	@ zero_extendqisi2
  84:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
 265              		.loc 1 84 8 view .LVU71
 266 0020 002B     		cmp	r3, #0
 267 0022 F4D0     		beq	.L18
  84:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
 268              		.loc 1 84 21 discriminator 1 view .LVU72
 269 0024 D9F80430 		ldr	r3, [r9, #4]
  84:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
 270              		.loc 1 84 17 discriminator 1 view .LVU73
 271 0028 002B     		cmp	r3, #0
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 10


 272 002a F0D0     		beq	.L18
  85:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: update src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 273              		.loc 1 85 7 is_stmt 1 view .LVU74
  85:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: update src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 274              		.loc 1 85 12 is_stmt 0 view .LVU75
 275 002c 0622     		movs	r2, #6
 276 002e 3946     		mov	r1, r7
 277 0030 09F10800 		add	r0, r9, #8
 278 0034 FFF7FEFF 		bl	memcmp
 279              	.LVL20:
  85:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: update src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 280              		.loc 1 85 10 view .LVU76
 281 0038 0028     		cmp	r0, #0
 282 003a E8D1     		bne	.L18
  88:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_PROTECT(lev);
 283              		.loc 1 88 55 is_stmt 1 view .LVU77
  89:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
 284              		.loc 1 89 36 view .LVU78
  90:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 285              		.loc 1 90 9 view .LVU79
  90:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 286              		.loc 1 90 15 is_stmt 0 view .LVU80
 287 003c 4FF49673 		mov	r3, #300
 288 0040 C9F80430 		str	r3, [r9, #4]
  91:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 289              		.loc 1 91 9 is_stmt 1 view .LVU81
  91:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 290              		.loc 1 91 17 is_stmt 0 view .LVU82
 291 0044 89F80180 		strb	r8, [r9, #1]
  92:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 292              		.loc 1 92 38 is_stmt 1 view .LVU83
  93:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return;
 293              		.loc 1 93 37 view .LVU84
  94:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 294              		.loc 1 94 9 view .LVU85
 295 0048 1DE0     		b	.L16
 296              	.LVL21:
 297              	.L27:
  94:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 298              		.loc 1 94 9 is_stmt 0 view .LVU86
 299              	.LBE4:
  99:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 300              		.loc 1 99 10 view .LVU87
 301 004a 0023     		movs	r3, #0
 302 004c 03E0     		b	.L21
 303              	.LVL22:
 304              	.L22:
 305              	.LBB5:
 102:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       /* check again when protected */
 306              		.loc 1 102 34 is_stmt 1 view .LVU88
 104:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 307              		.loc 1 104 7 view .LVU89
 104:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 308              		.loc 1 104 10 is_stmt 0 view .LVU90
 309 004e 79B1     		cbz	r1, .L24
 104:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 310              		.loc 1 104 25 discriminator 1 view .LVU91
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 11


 311 0050 6168     		ldr	r1, [r4, #4]
 104:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 312              		.loc 1 104 20 discriminator 1 view .LVU92
 313 0052 69B1     		cbz	r1, .L24
 314              	.L23:
 116:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 315              		.loc 1 116 36 is_stmt 1 discriminator 2 view .LVU93
 316              	.LBE5:
  99:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 317              		.loc 1 99 41 discriminator 2 view .LVU94
  99:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 318              		.loc 1 99 42 is_stmt 0 discriminator 2 view .LVU95
 319 0054 0133     		adds	r3, r3, #1
 320              	.LVL23:
 321              	.L21:
  99:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 322              		.loc 1 99 15 is_stmt 1 discriminator 1 view .LVU96
  99:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 323              		.loc 1 99 3 is_stmt 0 discriminator 1 view .LVU97
 324 0056 9A42     		cmp	r2, r3
 325 0058 15DD     		ble	.L16
 326              	.LBB6:
 100:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 327              		.loc 1 100 5 is_stmt 1 view .LVU98
 100:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 328              		.loc 1 100 36 is_stmt 0 view .LVU99
 329 005a 7068     		ldr	r0, [r6, #4]
 100:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 330              		.loc 1 100 41 view .LVU100
 331 005c 1901     		lsls	r1, r3, #4
 100:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 332              		.loc 1 100 28 view .LVU101
 333 005e 00EB0314 		add	r4, r0, r3, lsl #4
 334              	.LVL24:
 101:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 335              		.loc 1 101 5 is_stmt 1 view .LVU102
 101:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 336              		.loc 1 101 11 is_stmt 0 view .LVU103
 337 0062 415C     		ldrb	r1, [r0, r1]	@ zero_extendqisi2
 101:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 338              		.loc 1 101 8 view .LVU104
 339 0064 0029     		cmp	r1, #0
 340 0066 F2D0     		beq	.L22
 101:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 341              		.loc 1 101 23 discriminator 1 view .LVU105
 342 0068 6068     		ldr	r0, [r4, #4]
 101:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 343              		.loc 1 101 18 discriminator 1 view .LVU106
 344 006a 0028     		cmp	r0, #0
 345 006c F2D1     		bne	.L23
 346 006e EEE7     		b	.L22
 347              	.L24:
 107:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         memcpy(&e->addr, src_addr, sizeof(struct eth_addr));
 348              		.loc 1 107 55 is_stmt 1 view .LVU107
 108:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
 349              		.loc 1 108 9 view .LVU108
 350 0070 3B68     		ldr	r3, [r7]	@ unaligned
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 12


 351              	.LVL25:
 108:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
 352              		.loc 1 108 9 is_stmt 0 view .LVU109
 353 0072 A360     		str	r3, [r4, #8]	@ unaligned
 354 0074 BB88     		ldrh	r3, [r7, #4]	@ unaligned
 355 0076 A381     		strh	r3, [r4, #12]	@ unaligned
 109:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 356              		.loc 1 109 9 is_stmt 1 view .LVU110
 109:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 357              		.loc 1 109 15 is_stmt 0 view .LVU111
 358 0078 4FF49673 		mov	r3, #300
 359 007c 6360     		str	r3, [r4, #4]
 110:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->used = 1;
 360              		.loc 1 110 9 is_stmt 1 view .LVU112
 110:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->used = 1;
 361              		.loc 1 110 17 is_stmt 0 view .LVU113
 362 007e 84F80180 		strb	r8, [r4, #1]
 111:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 363              		.loc 1 111 9 is_stmt 1 view .LVU114
 111:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 364              		.loc 1 111 17 is_stmt 0 view .LVU115
 365 0082 0123     		movs	r3, #1
 366 0084 2370     		strb	r3, [r4]
 112:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 367              		.loc 1 112 38 is_stmt 1 view .LVU116
 113:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return;
 368              		.loc 1 113 37 view .LVU117
 114:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 369              		.loc 1 114 9 view .LVU118
 370              	.LVL26:
 371              	.L16:
 114:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 372              		.loc 1 114 9 is_stmt 0 view .LVU119
 373              	.LBE6:
 121:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 374              		.loc 1 121 1 view .LVU120
 375 0086 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 121:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 376              		.loc 1 121 1 view .LVU121
 377              		.cfi_endproc
 378              	.LFE30:
 380              		.section	.text.bridgeif_fdb_get_dst_ports,"ax",%progbits
 381              		.align	1
 382              		.global	bridgeif_fdb_get_dst_ports
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 386              		.fpu fpv5-sp-d16
 388              	bridgeif_fdb_get_dst_ports:
 389              	.LVL27:
 390              	.LFB31:
 129:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 391              		.loc 1 129 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 0
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 129:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 13


 395              		.loc 1 129 1 is_stmt 0 view .LVU123
 396 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 397              	.LCFI4:
 398              		.cfi_def_cfa_offset 24
 399              		.cfi_offset 3, -24
 400              		.cfi_offset 4, -20
 401              		.cfi_offset 5, -16
 402              		.cfi_offset 6, -12
 403              		.cfi_offset 7, -8
 404              		.cfi_offset 14, -4
 405 0002 0546     		mov	r5, r0
 406 0004 0E46     		mov	r6, r1
 130:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)fdb_ptr;
 407              		.loc 1 130 3 is_stmt 1 view .LVU124
 131:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
 408              		.loc 1 131 3 view .LVU125
 409              	.LVL28:
 132:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
 410              		.loc 1 132 29 view .LVU126
 133:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 411              		.loc 1 133 29 view .LVU127
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 412              		.loc 1 134 3 view .LVU128
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 413              		.loc 1 134 10 is_stmt 0 view .LVU129
 414 0006 0024     		movs	r4, #0
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 415              		.loc 1 134 3 view .LVU130
 416 0008 00E0     		b	.L29
 417              	.LVL29:
 418              	.L30:
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 419              		.loc 1 134 41 is_stmt 1 discriminator 2 view .LVU131
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 420              		.loc 1 134 42 is_stmt 0 discriminator 2 view .LVU132
 421 000a 0134     		adds	r4, r4, #1
 422              	.LVL30:
 423              	.L29:
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 424              		.loc 1 134 15 is_stmt 1 discriminator 1 view .LVU133
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 425              		.loc 1 134 22 is_stmt 0 discriminator 1 view .LVU134
 426 000c 2B88     		ldrh	r3, [r5]
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 427              		.loc 1 134 3 discriminator 1 view .LVU135
 428 000e A342     		cmp	r3, r4
 429 0010 16DD     		ble	.L34
 430              	.LBB7:
 135:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 431              		.loc 1 135 5 is_stmt 1 view .LVU136
 135:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 432              		.loc 1 135 36 is_stmt 0 view .LVU137
 433 0012 6A68     		ldr	r2, [r5, #4]
 135:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 434              		.loc 1 135 41 view .LVU138
 435 0014 2301     		lsls	r3, r4, #4
 135:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 14


 436              		.loc 1 135 28 view .LVU139
 437 0016 02EB0417 		add	r7, r2, r4, lsl #4
 438              	.LVL31:
 136:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 439              		.loc 1 136 5 is_stmt 1 view .LVU140
 136:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 440              		.loc 1 136 10 is_stmt 0 view .LVU141
 441 001a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 136:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 442              		.loc 1 136 8 view .LVU142
 443 001c 002B     		cmp	r3, #0
 444 001e F4D0     		beq	.L30
 136:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 445              		.loc 1 136 21 discriminator 1 view .LVU143
 446 0020 7B68     		ldr	r3, [r7, #4]
 136:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 447              		.loc 1 136 17 discriminator 1 view .LVU144
 448 0022 002B     		cmp	r3, #0
 449 0024 F1D0     		beq	.L30
 137:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         bridgeif_portmask_t ret = (bridgeif_portmask_t)(1 << e->port);
 450              		.loc 1 137 7 is_stmt 1 view .LVU145
 137:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         bridgeif_portmask_t ret = (bridgeif_portmask_t)(1 << e->port);
 451              		.loc 1 137 12 is_stmt 0 view .LVU146
 452 0026 0622     		movs	r2, #6
 453 0028 3146     		mov	r1, r6
 454 002a 07F10800 		add	r0, r7, #8
 455 002e FFF7FEFF 		bl	memcmp
 456              	.LVL32:
 137:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         bridgeif_portmask_t ret = (bridgeif_portmask_t)(1 << e->port);
 457              		.loc 1 137 10 view .LVU147
 458 0032 0028     		cmp	r0, #0
 459 0034 E9D1     		bne	.L30
 460              	.LBB8:
 138:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 461              		.loc 1 138 9 is_stmt 1 view .LVU148
 138:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 462              		.loc 1 138 63 is_stmt 0 view .LVU149
 463 0036 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 138:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 464              		.loc 1 138 59 view .LVU150
 465 0038 0120     		movs	r0, #1
 466 003a 9840     		lsls	r0, r0, r3
 138:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 467              		.loc 1 138 29 view .LVU151
 468 003c C0B2     		uxtb	r0, r0
 469              	.LVL33:
 139:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return ret;
 470              		.loc 1 139 37 is_stmt 1 view .LVU152
 140:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 471              		.loc 1 140 9 view .LVU153
 140:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 472              		.loc 1 140 16 is_stmt 0 view .LVU154
 473 003e 00E0     		b	.L31
 474              	.LVL34:
 475              	.L34:
 140:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 476              		.loc 1 140 16 view .LVU155
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 15


 477              	.LBE8:
 478              	.LBE7:
 145:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 479              		.loc 1 145 10 view .LVU156
 480 0040 FF20     		movs	r0, #255
 481              	.L31:
 146:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 482              		.loc 1 146 1 view .LVU157
 483 0042 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 146:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 484              		.loc 1 146 1 view .LVU158
 485              		.cfi_endproc
 486              	.LFE31:
 488              		.section	.rodata.bridgeif_fdb_init.str1.4,"aMS",%progbits,1
 489              		.align	2
 490              	.LC3:
 491 0000 616C6C6F 		.ascii	"alloc_len == alloc_len_sizet\000"
 491      635F6C65 
 491      6E203D3D 
 491      20616C6C 
 491      6F635F6C 
 492              		.section	.text.bridgeif_fdb_init,"ax",%progbits
 493              		.align	1
 494              		.global	bridgeif_fdb_init
 495              		.syntax unified
 496              		.thumb
 497              		.thumb_func
 498              		.fpu fpv5-sp-d16
 500              	bridgeif_fdb_init:
 501              	.LVL35:
 502              	.LFB34:
 189:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 190:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
 191:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
 192:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Init our simple fdb list
 193:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
 194:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** void *
 195:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_init(u16_t max_fdb_entries)
 196:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
 503              		.loc 1 196 1 is_stmt 1 view -0
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 0, uses_anonymous_args = 0
 507              		.loc 1 196 1 is_stmt 0 view .LVU160
 508 0000 38B5     		push	{r3, r4, r5, lr}
 509              	.LCFI5:
 510              		.cfi_def_cfa_offset 16
 511              		.cfi_offset 3, -16
 512              		.cfi_offset 4, -12
 513              		.cfi_offset 5, -8
 514              		.cfi_offset 14, -4
 515 0002 0446     		mov	r4, r0
 197:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb;
 516              		.loc 1 197 3 is_stmt 1 view .LVU161
 198:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   size_t alloc_len_sizet = sizeof(bridgeif_dfdb_t) + (max_fdb_entries * sizeof(bridgeif_dfdb_entry_
 517              		.loc 1 198 3 view .LVU162
 518              		.loc 1 198 71 is_stmt 0 view .LVU163
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 16


 519 0004 0301     		lsls	r3, r0, #4
 520              		.loc 1 198 10 view .LVU164
 521 0006 0833     		adds	r3, r3, #8
 522              	.LVL36:
 199:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   mem_size_t alloc_len = (mem_size_t)alloc_len_sizet;
 523              		.loc 1 199 3 is_stmt 1 view .LVU165
 524              		.loc 1 199 14 is_stmt 0 view .LVU166
 525 0008 9DB2     		uxth	r5, r3
 526              	.LVL37:
 200:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_ASSERT("alloc_len == alloc_len_sizet", alloc_len == alloc_len_sizet);
 527              		.loc 1 200 3 is_stmt 1 view .LVU167
 528              		.loc 1 200 3 view .LVU168
 529 000a AB42     		cmp	r3, r5
 530 000c 11D1     		bne	.L39
 531              	.LVL38:
 532              	.L36:
 533              		.loc 1 200 3 discriminator 3 view .LVU169
 534              		.loc 1 200 3 discriminator 3 view .LVU170
 201:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 535              		.loc 1 201 113 discriminator 3 view .LVU171
 202:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb = (bridgeif_dfdb_t *)mem_calloc(1, alloc_len);
 536              		.loc 1 202 3 discriminator 3 view .LVU172
 537              		.loc 1 202 28 is_stmt 0 discriminator 3 view .LVU173
 538 000e 2946     		mov	r1, r5
 539 0010 0120     		movs	r0, #1
 540 0012 FFF7FEFF 		bl	mem_calloc
 541              	.LVL39:
 203:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   if (fdb == NULL) {
 542              		.loc 1 203 3 is_stmt 1 discriminator 3 view .LVU174
 543              		.loc 1 203 6 is_stmt 0 discriminator 3 view .LVU175
 544 0016 0546     		mov	r5, r0
 545              	.LVL40:
 546              		.loc 1 203 6 discriminator 3 view .LVU176
 547 0018 48B1     		cbz	r0, .L35
 204:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     return NULL;
 205:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 206:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb->max_fdb_entries = max_fdb_entries;
 548              		.loc 1 206 3 is_stmt 1 view .LVU177
 549              		.loc 1 206 24 is_stmt 0 view .LVU178
 550 001a 0346     		mov	r3, r0
 551 001c 23F8084B 		strh	r4, [r3], #8	@ movhi
 207:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb->fdb = (bridgeif_dfdb_entry_t *)(fdb + 1);
 552              		.loc 1 207 3 is_stmt 1 view .LVU179
 553              		.loc 1 207 12 is_stmt 0 view .LVU180
 554 0020 4360     		str	r3, [r0, #4]
 208:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 209:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   sys_timeout(BRIDGEIF_AGE_TIMER_MS, bridgeif_age_tmr, fdb);
 555              		.loc 1 209 3 is_stmt 1 view .LVU181
 556 0022 0246     		mov	r2, r0
 557 0024 0649     		ldr	r1, .L40
 558 0026 4FF47A70 		mov	r0, #1000
 559              	.LVL41:
 560              		.loc 1 209 3 is_stmt 0 view .LVU182
 561 002a FFF7FEFF 		bl	sys_timeout
 562              	.LVL42:
 210:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 211:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   return fdb;
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 17


 563              		.loc 1 211 3 is_stmt 1 view .LVU183
 564              	.L35:
 212:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 565              		.loc 1 212 1 is_stmt 0 view .LVU184
 566 002e 2846     		mov	r0, r5
 567 0030 38BD     		pop	{r3, r4, r5, pc}
 568              	.LVL43:
 569              	.L39:
 200:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 570              		.loc 1 200 3 is_stmt 1 discriminator 1 view .LVU185
 200:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 571              		.loc 1 200 3 discriminator 1 view .LVU186
 572 0032 044B     		ldr	r3, .L40+4
 573              	.LVL44:
 200:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 574              		.loc 1 200 3 is_stmt 0 discriminator 1 view .LVU187
 575 0034 C822     		movs	r2, #200
 576 0036 0449     		ldr	r1, .L40+8
 577 0038 0448     		ldr	r0, .L40+12
 578              	.LVL45:
 200:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 579              		.loc 1 200 3 discriminator 1 view .LVU188
 580 003a FFF7FEFF 		bl	printf
 581              	.LVL46:
 582 003e E6E7     		b	.L36
 583              	.L41:
 584              		.align	2
 585              	.L40:
 586 0040 00000000 		.word	bridgeif_age_tmr
 587 0044 00000000 		.word	.LC0
 588 0048 00000000 		.word	.LC3
 589 004c 44000000 		.word	.LC2
 590              		.cfi_endproc
 591              	.LFE34:
 593              		.text
 594              	.Letext0:
 595              		.file 2 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\lib\\gcc\\arm-none-eabi\\9.2.1\\include\\std
 596              		.file 3 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\machine\\_default_ty
 597              		.file 4 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 598              		.file 5 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 599              		.file 6 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 600              		.file 7 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\stdlib.h"
 601              		.file 8 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 602              		.file 9 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\time.h"
 603              		.file 10 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 604              		.file 11 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\ctype.h"
 605              		.file 12 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 606              		.file 13 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/ethernet.h"
 607              		.file 14 "Middlewares/Third_Party/LwIP/src/include/netif/bridgeif.h"
 608              		.file 15 "Core/Inc/FreeRTOSConfig.h"
 609              		.file 16 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 610              		.file 17 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 611              		.file 18 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 612              		.file 19 "Middlewares/Third_Party/LwIP/system/arch/sys_arch.h"
 613              		.file 20 "Middlewares/Third_Party/LwIP/src/include/lwip/timeouts.h"
 614              		.file 21 "Middlewares/Third_Party/LwIP/src/include/lwip/ip4_addr.h"
 615              		.file 22 "Middlewares/Third_Party/LwIP/src/include/lwip/ip_addr.h"
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 18


 616              		.file 23 "Middlewares/Third_Party/LwIP/src/include/lwip/pbuf.h"
 617              		.file 24 "Middlewares/Third_Party/LwIP/src/include/lwip/mem.h"
 618              		.file 25 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 619              		.file 26 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 620              		.file 27 "Middlewares/Third_Party/LwIP/src/include/lwip/netif.h"
 621              		.file 28 "Middlewares/Third_Party/LwIP/src/include/lwip/tcpip.h"
 622              		.file 29 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\stdio.h"
 623              		.file 30 "d:\\dev\\gcc-arm-none-eabi\\9_2019_q4-major\\arm-none-eabi\\include\\string.h"
ARM GAS  D:\Dev\msys64\tmp\cclnqjvj.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 bridgeif_fdb.c
D:\Dev\msys64\tmp\cclnqjvj.s:18     .text.bridgeif_fdb_age_one_second:00000000 $t
D:\Dev\msys64\tmp\cclnqjvj.s:25     .text.bridgeif_fdb_age_one_second:00000000 bridgeif_fdb_age_one_second
D:\Dev\msys64\tmp\cclnqjvj.s:125    .rodata.bridgeif_age_tmr.str1.4:00000000 $d
D:\Dev\msys64\tmp\cclnqjvj.s:136    .text.bridgeif_age_tmr:00000000 $t
D:\Dev\msys64\tmp\cclnqjvj.s:142    .text.bridgeif_age_tmr:00000000 bridgeif_age_tmr
D:\Dev\msys64\tmp\cclnqjvj.s:193    .text.bridgeif_age_tmr:00000028 $d
D:\Dev\msys64\tmp\cclnqjvj.s:201    .text.bridgeif_fdb_update_src:00000000 $t
D:\Dev\msys64\tmp\cclnqjvj.s:208    .text.bridgeif_fdb_update_src:00000000 bridgeif_fdb_update_src
D:\Dev\msys64\tmp\cclnqjvj.s:381    .text.bridgeif_fdb_get_dst_ports:00000000 $t
D:\Dev\msys64\tmp\cclnqjvj.s:388    .text.bridgeif_fdb_get_dst_ports:00000000 bridgeif_fdb_get_dst_ports
D:\Dev\msys64\tmp\cclnqjvj.s:489    .rodata.bridgeif_fdb_init.str1.4:00000000 $d
D:\Dev\msys64\tmp\cclnqjvj.s:493    .text.bridgeif_fdb_init:00000000 $t
D:\Dev\msys64\tmp\cclnqjvj.s:500    .text.bridgeif_fdb_init:00000000 bridgeif_fdb_init
D:\Dev\msys64\tmp\cclnqjvj.s:586    .text.bridgeif_fdb_init:00000040 $d

UNDEFINED SYMBOLS
sys_timeout
printf
memcmp
mem_calloc
