#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5581dc2a7110 .scope module, "top" "top" 2 2;
 .timescale 0 0;
v0x5581dc2cc0f0_0 .var "a", 63 0;
v0x5581dc2cc1d0_0 .var "b", 63 0;
v0x5581dc2cc270_0 .var "ci", 0 0;
v0x5581dc2cc310_0 .net "co", 0 0, L_0x5581dc2e8bd0;  1 drivers
v0x5581dc2cc3b0_0 .net "sum", 63 0, L_0x5581dc2e9b70;  1 drivers
S_0x5581dc2a68b0 .scope module, "f" "fulladder64bit" 2 7, 3 3 0, S_0x5581dc2a7110;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a"
    .port_info 1 /INPUT 64 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 64 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2cbbd0_0 .net "a", 63 0, v0x5581dc2cc0f0_0;  1 drivers
v0x5581dc2cbcd0_0 .net "b", 63 0, v0x5581dc2cc1d0_0;  1 drivers
v0x5581dc2cbdb0_0 .net "c1", 0 0, L_0x5581dc2da130;  1 drivers
v0x5581dc2cbe50_0 .net "ci", 0 0, v0x5581dc2cc270_0;  1 drivers
v0x5581dc2cbef0_0 .net "co", 0 0, L_0x5581dc2e8bd0;  alias, 1 drivers
v0x5581dc2cbf90_0 .net "sum", 63 0, L_0x5581dc2e9b70;  alias, 1 drivers
L_0x5581dc2daf90 .part v0x5581dc2cc0f0_0, 0, 32;
L_0x5581dc2db080 .part v0x5581dc2cc1d0_0, 0, 32;
L_0x5581dc2e9a30 .part v0x5581dc2cc0f0_0, 32, 32;
L_0x5581dc2e9ad0 .part v0x5581dc2cc1d0_0, 32, 32;
L_0x5581dc2e9b70 .concat8 [ 32 32 0 0], L_0x5581dc2dae50, L_0x5581dc2e98f0;
S_0x5581dc2a60b0 .scope module, "f1" "fulladder32bit" 3 12, 4 3 0, S_0x5581dc2a68b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2af8b0_0 .net "a", 31 0, L_0x5581dc2daf90;  1 drivers
v0x5581dc2af9b0_0 .net "b", 31 0, L_0x5581dc2db080;  1 drivers
v0x5581dc2afa90_0 .net "c1", 0 0, L_0x5581dc2d2e00;  1 drivers
v0x5581dc2afb30_0 .net "ci", 0 0, v0x5581dc2cc270_0;  alias, 1 drivers
v0x5581dc2afbd0_0 .net "co", 0 0, L_0x5581dc2da130;  alias, 1 drivers
v0x5581dc2afd00_0 .net "sum", 31 0, L_0x5581dc2dae50;  1 drivers
L_0x5581dc2d3940 .part L_0x5581dc2daf90, 0, 16;
L_0x5581dc2d39e0 .part L_0x5581dc2db080, 0, 16;
L_0x5581dc2dac70 .part L_0x5581dc2daf90, 16, 16;
L_0x5581dc2dad60 .part L_0x5581dc2db080, 16, 16;
L_0x5581dc2dae50 .concat8 [ 16 16 0 0], L_0x5581dc2d3800, L_0x5581dc2dab30;
S_0x5581dc2a58b0 .scope module, "f1" "fulladder16bit" 4 12, 5 3 0, S_0x5581dc2a60b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc26c2f0_0 .net "a", 15 0, L_0x5581dc2d3940;  1 drivers
v0x5581dc26c3f0_0 .net "b", 15 0, L_0x5581dc2d39e0;  1 drivers
v0x5581dc26a250_0 .net "c1", 0 0, L_0x5581dc2cf5e0;  1 drivers
v0x5581dc26a2f0_0 .net "ci", 0 0, v0x5581dc2cc270_0;  alias, 1 drivers
v0x5581dc26a390_0 .net "co", 0 0, L_0x5581dc2d2e00;  alias, 1 drivers
v0x5581dc265890_0 .net "sum", 15 0, L_0x5581dc2d3800;  1 drivers
L_0x5581dc2cfe00 .part L_0x5581dc2d3940, 0, 8;
L_0x5581dc2cfea0 .part L_0x5581dc2d39e0, 0, 8;
L_0x5581dc2d3620 .part L_0x5581dc2d3940, 8, 8;
L_0x5581dc2d3710 .part L_0x5581dc2d39e0, 8, 8;
L_0x5581dc2d3800 .concat8 [ 8 8 0 0], L_0x5581dc2cfcc0, L_0x5581dc2d34e0;
S_0x5581dc29cb70 .scope module, "f1" "fulladder8bit" 5 10, 6 3 0, S_0x5581dc2a58b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc236210_0 .net "a", 7 0, L_0x5581dc2cfe00;  1 drivers
v0x5581dc236310_0 .net "b", 7 0, L_0x5581dc2cfea0;  1 drivers
v0x5581dc234170_0 .net "c1", 0 0, L_0x5581dc2cdac0;  1 drivers
v0x5581dc234210_0 .net "ci", 0 0, v0x5581dc2cc270_0;  alias, 1 drivers
v0x5581dc2320d0_0 .net "co", 0 0, L_0x5581dc2cf5e0;  alias, 1 drivers
v0x5581dc230000_0 .net "sum", 7 0, L_0x5581dc2cfcc0;  1 drivers
L_0x5581dc2cdfc0 .part L_0x5581dc2cfe00, 0, 4;
L_0x5581dc2ce060 .part L_0x5581dc2cfea0, 0, 4;
L_0x5581dc2cfae0 .part L_0x5581dc2cfe00, 4, 4;
L_0x5581dc2cfbd0 .part L_0x5581dc2cfea0, 4, 4;
L_0x5581dc2cfcc0 .concat8 [ 4 4 0 0], L_0x5581dc2cde80, L_0x5581dc2cf9a0;
S_0x5581dc2a0dd0 .scope module, "f1" "fulladder4bit" 6 12, 7 3 0, S_0x5581dc29cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc258a90_0 .net "a", 3 0, L_0x5581dc2cdfc0;  1 drivers
v0x5581dc258b90_0 .net "b", 3 0, L_0x5581dc2ce060;  1 drivers
v0x5581dc2569f0_0 .net "c1", 0 0, L_0x5581dc2cc950;  1 drivers
v0x5581dc256ae0_0 .net "c2", 0 0, L_0x5581dc2ccec0;  1 drivers
v0x5581dc254970_0 .net "c3", 0 0, L_0x5581dc2cd500;  1 drivers
v0x5581dc24e970_0 .net "ci", 0 0, v0x5581dc2cc270_0;  alias, 1 drivers
v0x5581dc24ea10_0 .net "co", 0 0, L_0x5581dc2cdac0;  alias, 1 drivers
v0x5581dc24c840_0 .net "sum", 3 0, L_0x5581dc2cde80;  1 drivers
L_0x5581dc2cca60 .part L_0x5581dc2cdfc0, 0, 1;
L_0x5581dc2ccb00 .part L_0x5581dc2ce060, 0, 1;
L_0x5581dc2ccfd0 .part L_0x5581dc2cdfc0, 1, 1;
L_0x5581dc2cd0c0 .part L_0x5581dc2ce060, 1, 1;
L_0x5581dc2cd610 .part L_0x5581dc2cdfc0, 2, 1;
L_0x5581dc2cd6b0 .part L_0x5581dc2ce060, 2, 1;
L_0x5581dc2cdbd0 .part L_0x5581dc2cdfc0, 3, 1;
L_0x5581dc2cdd00 .part L_0x5581dc2ce060, 3, 1;
L_0x5581dc2cde80 .concat8 [ 1 1 1 1], L_0x5581dc2cc570, L_0x5581dc2ccc40, L_0x5581dc2cd250, L_0x5581dc2cd7c0;
S_0x5581dc29eca0 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2a0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2cc4a0 .functor XOR 1, L_0x5581dc2cca60, L_0x5581dc2ccb00, C4<0>, C4<0>;
L_0x5581dc2cc570 .functor XOR 1, L_0x5581dc2cc4a0, v0x5581dc2cc270_0, C4<0>, C4<0>;
L_0x5581dc2cc660 .functor AND 1, L_0x5581dc2cc4a0, v0x5581dc2cc270_0, C4<1>, C4<1>;
L_0x5581dc2cc7e0 .functor AND 1, L_0x5581dc2cca60, L_0x5581dc2ccb00, C4<1>, C4<1>;
L_0x5581dc2cc950 .functor OR 1, L_0x5581dc2cc660, L_0x5581dc2cc7e0, C4<0>, C4<0>;
v0x5581dc2a7470_0 .net *"_s4", 0 0, L_0x5581dc2cc660;  1 drivers
v0x5581dc25dbf0_0 .net *"_s6", 0 0, L_0x5581dc2cc7e0;  1 drivers
v0x5581dc26c790_0 .net "a", 0 0, L_0x5581dc2cca60;  1 drivers
v0x5581dc268180_0 .net "b", 0 0, L_0x5581dc2ccb00;  1 drivers
v0x5581dc268240_0 .net "cin", 0 0, v0x5581dc2cc270_0;  alias, 1 drivers
v0x5581dc26dd10_0 .net "cout", 0 0, L_0x5581dc2cc950;  alias, 1 drivers
v0x5581dc26bc00_0 .net "k", 0 0, L_0x5581dc2cc4a0;  1 drivers
v0x5581dc26bcc0_0 .net "sum", 0 0, L_0x5581dc2cc570;  1 drivers
S_0x5581dc269b60 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2a0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2ccba0 .functor XOR 1, L_0x5581dc2ccfd0, L_0x5581dc2cd0c0, C4<0>, C4<0>;
L_0x5581dc2ccc40 .functor XOR 1, L_0x5581dc2ccba0, L_0x5581dc2cc950, C4<0>, C4<0>;
L_0x5581dc2ccd30 .functor AND 1, L_0x5581dc2ccba0, L_0x5581dc2cc950, C4<1>, C4<1>;
L_0x5581dc2ccda0 .functor AND 1, L_0x5581dc2ccfd0, L_0x5581dc2cd0c0, C4<1>, C4<1>;
L_0x5581dc2ccec0 .functor OR 1, L_0x5581dc2ccd30, L_0x5581dc2ccda0, C4<0>, C4<0>;
v0x5581dc267b10_0 .net *"_s4", 0 0, L_0x5581dc2ccd30;  1 drivers
v0x5581dc261ae0_0 .net *"_s6", 0 0, L_0x5581dc2ccda0;  1 drivers
v0x5581dc261bc0_0 .net "a", 0 0, L_0x5581dc2ccfd0;  1 drivers
v0x5581dc25f9b0_0 .net "b", 0 0, L_0x5581dc2cd0c0;  1 drivers
v0x5581dc25fa50_0 .net "cin", 0 0, L_0x5581dc2cc950;  alias, 1 drivers
v0x5581dc263b80_0 .net "cout", 0 0, L_0x5581dc2ccec0;  alias, 1 drivers
v0x5581dc263c20_0 .net "k", 0 0, L_0x5581dc2ccba0;  1 drivers
v0x5581dc25f630_0 .net "sum", 0 0, L_0x5581dc2ccc40;  1 drivers
S_0x5581dc265150 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2a0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2cd1e0 .functor XOR 1, L_0x5581dc2cd610, L_0x5581dc2cd6b0, C4<0>, C4<0>;
L_0x5581dc2cd250 .functor XOR 1, L_0x5581dc2cd1e0, L_0x5581dc2ccec0, C4<0>, C4<0>;
L_0x5581dc2cd3a0 .functor AND 1, L_0x5581dc2cd1e0, L_0x5581dc2ccec0, C4<1>, C4<1>;
L_0x5581dc2cd410 .functor AND 1, L_0x5581dc2cd610, L_0x5581dc2cd6b0, C4<1>, C4<1>;
L_0x5581dc2cd500 .functor OR 1, L_0x5581dc2cd3a0, L_0x5581dc2cd410, C4<0>, C4<0>;
v0x5581dc263130_0 .net *"_s4", 0 0, L_0x5581dc2cd3a0;  1 drivers
v0x5581dc261010_0 .net *"_s6", 0 0, L_0x5581dc2cd410;  1 drivers
v0x5581dc2610f0_0 .net "a", 0 0, L_0x5581dc2cd610;  1 drivers
v0x5581dc25ef40_0 .net "b", 0 0, L_0x5581dc2cd6b0;  1 drivers
v0x5581dc25efe0_0 .net "cin", 0 0, L_0x5581dc2ccec0;  alias, 1 drivers
v0x5581dc25c7a0_0 .net "cout", 0 0, L_0x5581dc2cd500;  alias, 1 drivers
v0x5581dc25c840_0 .net "k", 0 0, L_0x5581dc2cd1e0;  1 drivers
v0x5581dc25bfa0_0 .net "sum", 0 0, L_0x5581dc2cd250;  1 drivers
S_0x5581dc253260 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2a0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2cd750 .functor XOR 1, L_0x5581dc2cdbd0, L_0x5581dc2cdd00, C4<0>, C4<0>;
L_0x5581dc2cd7c0 .functor XOR 1, L_0x5581dc2cd750, L_0x5581dc2cd500, C4<0>, C4<0>;
L_0x5581dc2cd910 .functor AND 1, L_0x5581dc2cd750, L_0x5581dc2cd500, C4<1>, C4<1>;
L_0x5581dc2cd980 .functor AND 1, L_0x5581dc2cdbd0, L_0x5581dc2cdd00, C4<1>, C4<1>;
L_0x5581dc2cdac0 .functor OR 1, L_0x5581dc2cd910, L_0x5581dc2cd980, C4<0>, C4<0>;
v0x5581dc257540_0 .net *"_s4", 0 0, L_0x5581dc2cd910;  1 drivers
v0x5581dc255390_0 .net *"_s6", 0 0, L_0x5581dc2cd980;  1 drivers
v0x5581dc255470_0 .net "a", 0 0, L_0x5581dc2cdbd0;  1 drivers
v0x5581dc259560_0 .net "b", 0 0, L_0x5581dc2cdd00;  1 drivers
v0x5581dc259600_0 .net "cin", 0 0, L_0x5581dc2cd500;  alias, 1 drivers
v0x5581dc255010_0 .net "cout", 0 0, L_0x5581dc2cdac0;  alias, 1 drivers
v0x5581dc2550b0_0 .net "k", 0 0, L_0x5581dc2cd750;  1 drivers
v0x5581dc25ab30_0 .net "sum", 0 0, L_0x5581dc2cd7c0;  1 drivers
S_0x5581dc250a10 .scope module, "f2" "fulladder4bit" 6 13, 7 3 0, S_0x5581dc29cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc22e940_0 .net "a", 3 0, L_0x5581dc2cfae0;  1 drivers
v0x5581dc22ea40_0 .net "b", 3 0, L_0x5581dc2cfbd0;  1 drivers
v0x5581dc232ba0_0 .net "c1", 0 0, L_0x5581dc2ce3e0;  1 drivers
v0x5581dc232c90_0 .net "c2", 0 0, L_0x5581dc2ce9e0;  1 drivers
v0x5581dc230ac0_0 .net "c3", 0 0, L_0x5581dc2cf020;  1 drivers
v0x5581dc234c40_0 .net "ci", 0 0, L_0x5581dc2cdac0;  alias, 1 drivers
v0x5581dc234ce0_0 .net "co", 0 0, L_0x5581dc2cf5e0;  alias, 1 drivers
v0x5581dc2306f0_0 .net "sum", 3 0, L_0x5581dc2cf9a0;  1 drivers
L_0x5581dc2ce4f0 .part L_0x5581dc2cfae0, 0, 1;
L_0x5581dc2ce590 .part L_0x5581dc2cfbd0, 0, 1;
L_0x5581dc2ceaf0 .part L_0x5581dc2cfae0, 1, 1;
L_0x5581dc2cebe0 .part L_0x5581dc2cfbd0, 1, 1;
L_0x5581dc2cf130 .part L_0x5581dc2cfae0, 2, 1;
L_0x5581dc2cf1d0 .part L_0x5581dc2cfbd0, 2, 1;
L_0x5581dc2cf6f0 .part L_0x5581dc2cfae0, 3, 1;
L_0x5581dc2cf820 .part L_0x5581dc2cfbd0, 3, 1;
L_0x5581dc2cf9a0 .concat8 [ 1 1 1 1], L_0x5581dc2ce170, L_0x5581dc2ce6d0, L_0x5581dc2ced70, L_0x5581dc2cf2e0;
S_0x5581dc24c4c0 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc250a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2ce100 .functor XOR 1, L_0x5581dc2ce4f0, L_0x5581dc2ce590, C4<0>, C4<0>;
L_0x5581dc2ce170 .functor XOR 1, L_0x5581dc2ce100, L_0x5581dc2cdac0, C4<0>, C4<0>;
L_0x5581dc2ce230 .functor AND 1, L_0x5581dc2ce100, L_0x5581dc2cdac0, C4<1>, C4<1>;
L_0x5581dc2ce2a0 .functor AND 1, L_0x5581dc2ce4f0, L_0x5581dc2ce590, C4<1>, C4<1>;
L_0x5581dc2ce3e0 .functor OR 1, L_0x5581dc2ce230, L_0x5581dc2ce2a0, C4<0>, C4<0>;
v0x5581dc2520b0_0 .net *"_s4", 0 0, L_0x5581dc2ce230;  1 drivers
v0x5581dc24ff40_0 .net *"_s6", 0 0, L_0x5581dc2ce2a0;  1 drivers
v0x5581dc250000_0 .net "a", 0 0, L_0x5581dc2ce4f0;  1 drivers
v0x5581dc24dea0_0 .net "b", 0 0, L_0x5581dc2ce590;  1 drivers
v0x5581dc24df60_0 .net "cin", 0 0, L_0x5581dc2cdac0;  alias, 1 drivers
v0x5581dc24be70_0 .net "cout", 0 0, L_0x5581dc2ce3e0;  alias, 1 drivers
v0x5581dc249e20_0 .net "k", 0 0, L_0x5581dc2ce100;  1 drivers
v0x5581dc249ee0_0 .net "sum", 0 0, L_0x5581dc2ce170;  1 drivers
S_0x5581dc2412d0 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc250a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2ce630 .functor XOR 1, L_0x5581dc2ceaf0, L_0x5581dc2cebe0, C4<0>, C4<0>;
L_0x5581dc2ce6d0 .functor XOR 1, L_0x5581dc2ce630, L_0x5581dc2ce3e0, C4<0>, C4<0>;
L_0x5581dc2ce850 .functor AND 1, L_0x5581dc2ce630, L_0x5581dc2ce3e0, C4<1>, C4<1>;
L_0x5581dc2ce8c0 .functor AND 1, L_0x5581dc2ceaf0, L_0x5581dc2cebe0, C4<1>, C4<1>;
L_0x5581dc2ce9e0 .functor OR 1, L_0x5581dc2ce850, L_0x5581dc2ce8c0, C4<0>, C4<0>;
v0x5581dc245600_0 .net *"_s4", 0 0, L_0x5581dc2ce850;  1 drivers
v0x5581dc243400_0 .net *"_s6", 0 0, L_0x5581dc2ce8c0;  1 drivers
v0x5581dc2434c0_0 .net "a", 0 0, L_0x5581dc2ceaf0;  1 drivers
v0x5581dc2475d0_0 .net "b", 0 0, L_0x5581dc2cebe0;  1 drivers
v0x5581dc247690_0 .net "cin", 0 0, L_0x5581dc2ce3e0;  alias, 1 drivers
v0x5581dc243100_0 .net "cout", 0 0, L_0x5581dc2ce9e0;  alias, 1 drivers
v0x5581dc248ba0_0 .net "k", 0 0, L_0x5581dc2ce630;  1 drivers
v0x5581dc248c60_0 .net "sum", 0 0, L_0x5581dc2ce6d0;  1 drivers
S_0x5581dc246b00 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc250a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2ced00 .functor XOR 1, L_0x5581dc2cf130, L_0x5581dc2cf1d0, C4<0>, C4<0>;
L_0x5581dc2ced70 .functor XOR 1, L_0x5581dc2ced00, L_0x5581dc2ce9e0, C4<0>, C4<0>;
L_0x5581dc2ceec0 .functor AND 1, L_0x5581dc2ced00, L_0x5581dc2ce9e0, C4<1>, C4<1>;
L_0x5581dc2cef30 .functor AND 1, L_0x5581dc2cf130, L_0x5581dc2cf1d0, C4<1>, C4<1>;
L_0x5581dc2cf020 .functor OR 1, L_0x5581dc2ceec0, L_0x5581dc2cef30, C4<0>, C4<0>;
v0x5581dc244ae0_0 .net *"_s4", 0 0, L_0x5581dc2ceec0;  1 drivers
v0x5581dc242990_0 .net *"_s6", 0 0, L_0x5581dc2cef30;  1 drivers
v0x5581dc242a70_0 .net "a", 0 0, L_0x5581dc2cf130;  1 drivers
v0x5581dc23c9e0_0 .net "b", 0 0, L_0x5581dc2cf1d0;  1 drivers
v0x5581dc23ca80_0 .net "cin", 0 0, L_0x5581dc2ce9e0;  alias, 1 drivers
v0x5581dc23a8b0_0 .net "cout", 0 0, L_0x5581dc2cf020;  alias, 1 drivers
v0x5581dc23a950_0 .net "k", 0 0, L_0x5581dc2ced00;  1 drivers
v0x5581dc23ea80_0 .net "sum", 0 0, L_0x5581dc2ced70;  1 drivers
S_0x5581dc23a530 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc250a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2cf270 .functor XOR 1, L_0x5581dc2cf6f0, L_0x5581dc2cf820, C4<0>, C4<0>;
L_0x5581dc2cf2e0 .functor XOR 1, L_0x5581dc2cf270, L_0x5581dc2cf020, C4<0>, C4<0>;
L_0x5581dc2cf430 .functor AND 1, L_0x5581dc2cf270, L_0x5581dc2cf020, C4<1>, C4<1>;
L_0x5581dc2cf4a0 .functor AND 1, L_0x5581dc2cf6f0, L_0x5581dc2cf820, C4<1>, C4<1>;
L_0x5581dc2cf5e0 .functor OR 1, L_0x5581dc2cf430, L_0x5581dc2cf4a0, C4<0>, C4<0>;
v0x5581dc240120_0 .net *"_s4", 0 0, L_0x5581dc2cf430;  1 drivers
v0x5581dc23dfb0_0 .net *"_s6", 0 0, L_0x5581dc2cf4a0;  1 drivers
v0x5581dc23e070_0 .net "a", 0 0, L_0x5581dc2cf6f0;  1 drivers
v0x5581dc23bf10_0 .net "b", 0 0, L_0x5581dc2cf820;  1 drivers
v0x5581dc23bfd0_0 .net "cin", 0 0, L_0x5581dc2cf020;  alias, 1 drivers
v0x5581dc239ec0_0 .net "cout", 0 0, L_0x5581dc2cf5e0;  alias, 1 drivers
v0x5581dc237680_0 .net "k", 0 0, L_0x5581dc2cf270;  1 drivers
v0x5581dc237740_0 .net "sum", 0 0, L_0x5581dc2cf2e0;  1 drivers
S_0x5581dc22a050 .scope module, "f2" "fulladder8bit" 5 11, 6 3 0, S_0x5581dc2a58b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2777d0_0 .net "a", 7 0, L_0x5581dc2d3620;  1 drivers
v0x5581dc2778d0_0 .net "b", 7 0, L_0x5581dc2d3710;  1 drivers
v0x5581dc275730_0 .net "c1", 0 0, L_0x5581dc2d13c0;  1 drivers
v0x5581dc275860_0 .net "ci", 0 0, L_0x5581dc2cf5e0;  alias, 1 drivers
v0x5581dc273690_0 .net "co", 0 0, L_0x5581dc2d2e00;  alias, 1 drivers
v0x5581dc273780_0 .net "sum", 7 0, L_0x5581dc2d34e0;  1 drivers
L_0x5581dc2d18c0 .part L_0x5581dc2d3620, 0, 4;
L_0x5581dc2d1960 .part L_0x5581dc2d3710, 0, 4;
L_0x5581dc2d3300 .part L_0x5581dc2d3620, 4, 4;
L_0x5581dc2d33f0 .part L_0x5581dc2d3710, 4, 4;
L_0x5581dc2d34e0 .concat8 [ 4 4 0 0], L_0x5581dc2d1780, L_0x5581dc2d31c0;
S_0x5581dc22c0f0 .scope module, "f1" "fulladder4bit" 6 12, 7 3 0, S_0x5581dc22a050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2a56c0_0 .net "a", 3 0, L_0x5581dc2d18c0;  1 drivers
v0x5581dc2a57c0_0 .net "b", 3 0, L_0x5581dc2d1960;  1 drivers
v0x5581dc281630_0 .net "c1", 0 0, L_0x5581dc2d0300;  1 drivers
v0x5581dc281720_0 .net "c2", 0 0, L_0x5581dc2d0840;  1 drivers
v0x5581dc280f00_0 .net "c3", 0 0, L_0x5581dc2d0e80;  1 drivers
v0x5581dc25cd30_0 .net "ci", 0 0, L_0x5581dc2cf5e0;  alias, 1 drivers
v0x5581dc25cdd0_0 .net "co", 0 0, L_0x5581dc2d13c0;  alias, 1 drivers
v0x5581dc25bdb0_0 .net "sum", 3 0, L_0x5581dc2d1780;  1 drivers
L_0x5581dc2d0410 .part L_0x5581dc2d18c0, 0, 1;
L_0x5581dc2d04b0 .part L_0x5581dc2d1960, 0, 1;
L_0x5581dc2d0950 .part L_0x5581dc2d18c0, 1, 1;
L_0x5581dc2d0a40 .part L_0x5581dc2d1960, 1, 1;
L_0x5581dc2d0f90 .part L_0x5581dc2d18c0, 2, 1;
L_0x5581dc2d1030 .part L_0x5581dc2d1960, 2, 1;
L_0x5581dc2d14d0 .part L_0x5581dc2d18c0, 3, 1;
L_0x5581dc2d1600 .part L_0x5581dc2d1960, 3, 1;
L_0x5581dc2d1780 .concat8 [ 1 1 1 1], L_0x5581dc2cffb0, L_0x5581dc2d05c0, L_0x5581dc2d0bd0, L_0x5581dc2d1140;
S_0x5581dc227ba0 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc22c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2cff40 .functor XOR 1, L_0x5581dc2d0410, L_0x5581dc2d04b0, C4<0>, C4<0>;
L_0x5581dc2cffb0 .functor XOR 1, L_0x5581dc2cff40, L_0x5581dc2cf5e0, C4<0>, C4<0>;
L_0x5581dc2d0180 .functor AND 1, L_0x5581dc2cff40, L_0x5581dc2cf5e0, C4<1>, C4<1>;
L_0x5581dc2d01f0 .functor AND 1, L_0x5581dc2d0410, L_0x5581dc2d04b0, C4<1>, C4<1>;
L_0x5581dc2d0300 .functor OR 1, L_0x5581dc2d0180, L_0x5581dc2d01f0, C4<0>, C4<0>;
v0x5581dc22d6c0_0 .net *"_s4", 0 0, L_0x5581dc2d0180;  1 drivers
v0x5581dc22d780_0 .net *"_s6", 0 0, L_0x5581dc2d01f0;  1 drivers
v0x5581dc22b620_0 .net "a", 0 0, L_0x5581dc2d0410;  1 drivers
v0x5581dc22b6c0_0 .net "b", 0 0, L_0x5581dc2d04b0;  1 drivers
v0x5581dc229580_0 .net "cin", 0 0, L_0x5581dc2cf5e0;  alias, 1 drivers
v0x5581dc229670_0 .net "cout", 0 0, L_0x5581dc2d0300;  alias, 1 drivers
v0x5581dc2274b0_0 .net "k", 0 0, L_0x5581dc2cff40;  1 drivers
v0x5581dc227550_0 .net "sum", 0 0, L_0x5581dc2cffb0;  1 drivers
S_0x5581dc225500 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc22c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d0550 .functor XOR 1, L_0x5581dc2d0950, L_0x5581dc2d0a40, C4<0>, C4<0>;
L_0x5581dc2d05c0 .functor XOR 1, L_0x5581dc2d0550, L_0x5581dc2d0300, C4<0>, C4<0>;
L_0x5581dc2d06b0 .functor AND 1, L_0x5581dc2d0550, L_0x5581dc2d0300, C4<1>, C4<1>;
L_0x5581dc2d0720 .functor AND 1, L_0x5581dc2d0950, L_0x5581dc2d0a40, C4<1>, C4<1>;
L_0x5581dc2d0840 .functor OR 1, L_0x5581dc2d06b0, L_0x5581dc2d0720, C4<0>, C4<0>;
v0x5581dc21ca80_0 .net *"_s4", 0 0, L_0x5581dc2d06b0;  1 drivers
v0x5581dc220c30_0 .net *"_s6", 0 0, L_0x5581dc2d0720;  1 drivers
v0x5581dc220d10_0 .net "a", 0 0, L_0x5581dc2d0950;  1 drivers
v0x5581dc21eae0_0 .net "b", 0 0, L_0x5581dc2d0a40;  1 drivers
v0x5581dc21eba0_0 .net "cin", 0 0, L_0x5581dc2d0300;  alias, 1 drivers
v0x5581dc222d00_0 .net "cout", 0 0, L_0x5581dc2d0840;  alias, 1 drivers
v0x5581dc222da0_0 .net "k", 0 0, L_0x5581dc2d0550;  1 drivers
v0x5581dc21e760_0 .net "sum", 0 0, L_0x5581dc2d05c0;  1 drivers
S_0x5581dc224280 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc22c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d0b60 .functor XOR 1, L_0x5581dc2d0f90, L_0x5581dc2d1030, C4<0>, C4<0>;
L_0x5581dc2d0bd0 .functor XOR 1, L_0x5581dc2d0b60, L_0x5581dc2d0840, C4<0>, C4<0>;
L_0x5581dc2d0d20 .functor AND 1, L_0x5581dc2d0b60, L_0x5581dc2d0840, C4<1>, C4<1>;
L_0x5581dc2d0d90 .functor AND 1, L_0x5581dc2d0f90, L_0x5581dc2d1030, C4<1>, C4<1>;
L_0x5581dc2d0e80 .functor OR 1, L_0x5581dc2d0d20, L_0x5581dc2d0d90, C4<0>, C4<0>;
v0x5581dc2222b0_0 .net *"_s4", 0 0, L_0x5581dc2d0d20;  1 drivers
v0x5581dc220140_0 .net *"_s6", 0 0, L_0x5581dc2d0d90;  1 drivers
v0x5581dc220220_0 .net "a", 0 0, L_0x5581dc2d0f90;  1 drivers
v0x5581dc21e0a0_0 .net "b", 0 0, L_0x5581dc2d1030;  1 drivers
v0x5581dc21e140_0 .net "cin", 0 0, L_0x5581dc2d0840;  alias, 1 drivers
v0x5581dc218110_0 .net "cout", 0 0, L_0x5581dc2d0e80;  alias, 1 drivers
v0x5581dc2181b0_0 .net "k", 0 0, L_0x5581dc2d0b60;  1 drivers
v0x5581dc215f90_0 .net "sum", 0 0, L_0x5581dc2d0bd0;  1 drivers
S_0x5581dc21a160 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc22c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d10d0 .functor XOR 1, L_0x5581dc2d14d0, L_0x5581dc2d1600, C4<0>, C4<0>;
L_0x5581dc2d1140 .functor XOR 1, L_0x5581dc2d10d0, L_0x5581dc2d0e80, C4<0>, C4<0>;
L_0x5581dc2d1290 .functor AND 1, L_0x5581dc2d10d0, L_0x5581dc2d0e80, C4<1>, C4<1>;
L_0x5581dc2d1300 .functor AND 1, L_0x5581dc2d14d0, L_0x5581dc2d1600, C4<1>, C4<1>;
L_0x5581dc2d13c0 .functor OR 1, L_0x5581dc2d1290, L_0x5581dc2d1300, C4<0>, C4<0>;
v0x5581dc215c50_0 .net *"_s4", 0 0, L_0x5581dc2d1290;  1 drivers
v0x5581dc21b750_0 .net *"_s6", 0 0, L_0x5581dc2d1300;  1 drivers
v0x5581dc21b830_0 .net "a", 0 0, L_0x5581dc2d14d0;  1 drivers
v0x5581dc2196c0_0 .net "b", 0 0, L_0x5581dc2d1600;  1 drivers
v0x5581dc219780_0 .net "cin", 0 0, L_0x5581dc2d0e80;  alias, 1 drivers
v0x5581dc2a6ef0_0 .net "cout", 0 0, L_0x5581dc2d13c0;  alias, 1 drivers
v0x5581dc2a6f90_0 .net "k", 0 0, L_0x5581dc2d10d0;  1 drivers
v0x5581dc2a6640_0 .net "sum", 0 0, L_0x5581dc2d1140;  1 drivers
S_0x5581dc237c10 .scope module, "f2" "fulladder4bit" 6 13, 7 3 0, S_0x5581dc22a050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc287fd0_0 .net "a", 3 0, L_0x5581dc2d3300;  1 drivers
v0x5581dc2880d0_0 .net "b", 3 0, L_0x5581dc2d33f0;  1 drivers
v0x5581dc285f10_0 .net "c1", 0 0, L_0x5581dc2d1cb0;  1 drivers
v0x5581dc286000_0 .net "c2", 0 0, L_0x5581dc2d2250;  1 drivers
v0x5581dc27e280_0 .net "c3", 0 0, L_0x5581dc2d2890;  1 drivers
v0x5581dc27e3c0_0 .net "ci", 0 0, L_0x5581dc2d13c0;  alias, 1 drivers
v0x5581dc27c1e0_0 .net "co", 0 0, L_0x5581dc2d2e00;  alias, 1 drivers
v0x5581dc27c280_0 .net "sum", 3 0, L_0x5581dc2d31c0;  1 drivers
L_0x5581dc2d1dc0 .part L_0x5581dc2d3300, 0, 1;
L_0x5581dc2d1e60 .part L_0x5581dc2d33f0, 0, 1;
L_0x5581dc2d2360 .part L_0x5581dc2d3300, 1, 1;
L_0x5581dc2d2450 .part L_0x5581dc2d33f0, 1, 1;
L_0x5581dc2d29a0 .part L_0x5581dc2d3300, 2, 1;
L_0x5581dc2d2a40 .part L_0x5581dc2d33f0, 2, 1;
L_0x5581dc2d2f10 .part L_0x5581dc2d3300, 3, 1;
L_0x5581dc2d3040 .part L_0x5581dc2d33f0, 3, 1;
L_0x5581dc2d31c0 .concat8 [ 1 1 1 1], L_0x5581dc2d1a70, L_0x5581dc2d1f70, L_0x5581dc2d25e0, L_0x5581dc2d2b50;
S_0x5581dc237490 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc237c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d1a00 .functor XOR 1, L_0x5581dc2d1dc0, L_0x5581dc2d1e60, C4<0>, C4<0>;
L_0x5581dc2d1a70 .functor XOR 1, L_0x5581dc2d1a00, L_0x5581dc2d13c0, C4<0>, C4<0>;
L_0x5581dc2d1b30 .functor AND 1, L_0x5581dc2d1a00, L_0x5581dc2d13c0, C4<1>, C4<1>;
L_0x5581dc2d1ba0 .functor AND 1, L_0x5581dc2d1dc0, L_0x5581dc2d1e60, C4<1>, C4<1>;
L_0x5581dc2d1cb0 .functor OR 1, L_0x5581dc2d1b30, L_0x5581dc2d1ba0, C4<0>, C4<0>;
v0x5581dc2a4f10_0 .net *"_s4", 0 0, L_0x5581dc2d1b30;  1 drivers
v0x5581dc2a5010_0 .net *"_s6", 0 0, L_0x5581dc2d1ba0;  1 drivers
v0x5581dc292f80_0 .net "a", 0 0, L_0x5581dc2d1dc0;  1 drivers
v0x5581dc293020_0 .net "b", 0 0, L_0x5581dc2d1e60;  1 drivers
v0x5581dc280700_0 .net "cin", 0 0, L_0x5581dc2d13c0;  alias, 1 drivers
v0x5581dc280840_0 .net "cout", 0 0, L_0x5581dc2d1cb0;  alias, 1 drivers
v0x5581dc26e770_0 .net "k", 0 0, L_0x5581dc2d1a00;  1 drivers
v0x5581dc26e810_0 .net "sum", 0 0, L_0x5581dc2d1a70;  1 drivers
S_0x5581dc25b600 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc237c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d1f00 .functor XOR 1, L_0x5581dc2d2360, L_0x5581dc2d2450, C4<0>, C4<0>;
L_0x5581dc2d1f70 .functor XOR 1, L_0x5581dc2d1f00, L_0x5581dc2d1cb0, C4<0>, C4<0>;
L_0x5581dc2d20c0 .functor AND 1, L_0x5581dc2d1f00, L_0x5581dc2d1cb0, C4<1>, C4<1>;
L_0x5581dc2d2130 .functor AND 1, L_0x5581dc2d2360, L_0x5581dc2d2450, C4<1>, C4<1>;
L_0x5581dc2d2250 .functor OR 1, L_0x5581dc2d20c0, L_0x5581dc2d2130, C4<0>, C4<0>;
v0x5581dc249670_0 .net *"_s4", 0 0, L_0x5581dc2d20c0;  1 drivers
v0x5581dc249750_0 .net *"_s6", 0 0, L_0x5581dc2d2130;  1 drivers
v0x5581dc236ce0_0 .net "a", 0 0, L_0x5581dc2d2360;  1 drivers
v0x5581dc236d80_0 .net "b", 0 0, L_0x5581dc2d2450;  1 drivers
v0x5581dc236e20_0 .net "cin", 0 0, L_0x5581dc2d1cb0;  alias, 1 drivers
v0x5581dc224da0_0 .net "cout", 0 0, L_0x5581dc2d2250;  alias, 1 drivers
v0x5581dc224e40_0 .net "k", 0 0, L_0x5581dc2d1f00;  1 drivers
v0x5581dc2a5e40_0 .net "sum", 0 0, L_0x5581dc2d1f70;  1 drivers
S_0x5581dc25c530 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc237c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d2570 .functor XOR 1, L_0x5581dc2d29a0, L_0x5581dc2d2a40, C4<0>, C4<0>;
L_0x5581dc2d25e0 .functor XOR 1, L_0x5581dc2d2570, L_0x5581dc2d2250, C4<0>, C4<0>;
L_0x5581dc2d2730 .functor AND 1, L_0x5581dc2d2570, L_0x5581dc2d2250, C4<1>, C4<1>;
L_0x5581dc2d27a0 .functor AND 1, L_0x5581dc2d29a0, L_0x5581dc2d2a40, C4<1>, C4<1>;
L_0x5581dc2d2890 .functor OR 1, L_0x5581dc2d2730, L_0x5581dc2d27a0, C4<0>, C4<0>;
v0x5581dc2a2a90_0 .net *"_s4", 0 0, L_0x5581dc2d2730;  1 drivers
v0x5581dc2a2b50_0 .net *"_s6", 0 0, L_0x5581dc2d27a0;  1 drivers
v0x5581dc2a09f0_0 .net "a", 0 0, L_0x5581dc2d29a0;  1 drivers
v0x5581dc2a0a90_0 .net "b", 0 0, L_0x5581dc2d2a40;  1 drivers
v0x5581dc2a0b50_0 .net "cin", 0 0, L_0x5581dc2d2250;  alias, 1 drivers
v0x5581dc29bfe0_0 .net "cout", 0 0, L_0x5581dc2d2890;  alias, 1 drivers
v0x5581dc29c080_0 .net "k", 0 0, L_0x5581dc2d2570;  1 drivers
v0x5581dc29c120_0 .net "sum", 0 0, L_0x5581dc2d25e0;  1 drivers
S_0x5581dc297ea0 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc237c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d2ae0 .functor XOR 1, L_0x5581dc2d2f10, L_0x5581dc2d3040, C4<0>, C4<0>;
L_0x5581dc2d2b50 .functor XOR 1, L_0x5581dc2d2ae0, L_0x5581dc2d2890, C4<0>, C4<0>;
L_0x5581dc2d2ca0 .functor AND 1, L_0x5581dc2d2ae0, L_0x5581dc2d2890, C4<1>, C4<1>;
L_0x5581dc2d2d10 .functor AND 1, L_0x5581dc2d2f10, L_0x5581dc2d3040, C4<1>, C4<1>;
L_0x5581dc2d2e00 .functor OR 1, L_0x5581dc2d2ca0, L_0x5581dc2d2d10, C4<0>, C4<0>;
v0x5581dc29a060_0 .net *"_s4", 0 0, L_0x5581dc2d2ca0;  1 drivers
v0x5581dc290b00_0 .net *"_s6", 0 0, L_0x5581dc2d2d10;  1 drivers
v0x5581dc290bc0_0 .net "a", 0 0, L_0x5581dc2d2f10;  1 drivers
v0x5581dc28ea60_0 .net "b", 0 0, L_0x5581dc2d3040;  1 drivers
v0x5581dc28eb20_0 .net "cin", 0 0, L_0x5581dc2d2890;  alias, 1 drivers
v0x5581dc28a050_0 .net "cout", 0 0, L_0x5581dc2d2e00;  alias, 1 drivers
v0x5581dc28a0f0_0 .net "k", 0 0, L_0x5581dc2d2ae0;  1 drivers
v0x5581dc28a1b0_0 .net "sum", 0 0, L_0x5581dc2d2b50;  1 drivers
S_0x5581dc2637a0 .scope module, "f2" "fulladder16bit" 4 13, 5 3 0, S_0x5581dc2a60b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2af340_0 .net "a", 15 0, L_0x5581dc2dac70;  1 drivers
v0x5581dc2af440_0 .net "b", 15 0, L_0x5581dc2dad60;  1 drivers
v0x5581dc2af520_0 .net "c1", 0 0, L_0x5581dc2d68b0;  1 drivers
v0x5581dc2af5c0_0 .net "ci", 0 0, L_0x5581dc2d2e00;  alias, 1 drivers
v0x5581dc2af660_0 .net "co", 0 0, L_0x5581dc2da130;  alias, 1 drivers
v0x5581dc2af750_0 .net "sum", 15 0, L_0x5581dc2dab30;  1 drivers
L_0x5581dc2d70d0 .part L_0x5581dc2dac70, 0, 8;
L_0x5581dc2d7170 .part L_0x5581dc2dad60, 0, 8;
L_0x5581dc2da950 .part L_0x5581dc2dac70, 8, 8;
L_0x5581dc2daa40 .part L_0x5581dc2dad60, 8, 8;
L_0x5581dc2dab30 .concat8 [ 8 8 0 0], L_0x5581dc2d6f90, L_0x5581dc2da810;
S_0x5581dc261780 .scope module, "f1" "fulladder8bit" 5 10, 6 3 0, S_0x5581dc2637a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2a84e0_0 .net "a", 7 0, L_0x5581dc2d70d0;  1 drivers
v0x5581dc2a8580_0 .net "b", 7 0, L_0x5581dc2d7170;  1 drivers
v0x5581dc2a8620_0 .net "c1", 0 0, L_0x5581dc2d4e70;  1 drivers
v0x5581dc2a8750_0 .net "ci", 0 0, L_0x5581dc2d2e00;  alias, 1 drivers
v0x5581dc2a87f0_0 .net "co", 0 0, L_0x5581dc2d68b0;  alias, 1 drivers
v0x5581dc2a8890_0 .net "sum", 7 0, L_0x5581dc2d6f90;  1 drivers
L_0x5581dc2d5370 .part L_0x5581dc2d70d0, 0, 4;
L_0x5581dc2d5410 .part L_0x5581dc2d7170, 0, 4;
L_0x5581dc2d6db0 .part L_0x5581dc2d70d0, 4, 4;
L_0x5581dc2d6ea0 .part L_0x5581dc2d7170, 4, 4;
L_0x5581dc2d6f90 .concat8 [ 4 4 0 0], L_0x5581dc2d5230, L_0x5581dc2d6c70;
S_0x5581dc259200 .scope module, "f1" "fulladder4bit" 6 12, 7 3 0, S_0x5581dc261780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2a4c00_0 .net "a", 3 0, L_0x5581dc2d5370;  1 drivers
v0x5581dc29c3c0_0 .net "b", 3 0, L_0x5581dc2d5410;  1 drivers
v0x5581dc29c4a0_0 .net "c1", 0 0, L_0x5581dc2d3d30;  1 drivers
v0x5581dc292ba0_0 .net "c2", 0 0, L_0x5581dc2d4270;  1 drivers
v0x5581dc292c90_0 .net "c3", 0 0, L_0x5581dc2d48b0;  1 drivers
v0x5581dc28a430_0 .net "ci", 0 0, L_0x5581dc2d2e00;  alias, 1 drivers
v0x5581dc28a4d0_0 .net "co", 0 0, L_0x5581dc2d4e70;  alias, 1 drivers
v0x5581dc28a570_0 .net "sum", 3 0, L_0x5581dc2d5230;  1 drivers
L_0x5581dc2d3e40 .part L_0x5581dc2d5370, 0, 1;
L_0x5581dc2d3ee0 .part L_0x5581dc2d5410, 0, 1;
L_0x5581dc2d4380 .part L_0x5581dc2d5370, 1, 1;
L_0x5581dc2d4470 .part L_0x5581dc2d5410, 1, 1;
L_0x5581dc2d49c0 .part L_0x5581dc2d5370, 2, 1;
L_0x5581dc2d4a60 .part L_0x5581dc2d5410, 2, 1;
L_0x5581dc2d4f80 .part L_0x5581dc2d5370, 3, 1;
L_0x5581dc2d50b0 .part L_0x5581dc2d5410, 3, 1;
L_0x5581dc2d5230 .concat8 [ 1 1 1 1], L_0x5581dc2d3af0, L_0x5581dc2d3ff0, L_0x5581dc2d4600, L_0x5581dc2d4b70;
S_0x5581dc2526d0 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc259200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d3a80 .functor XOR 1, L_0x5581dc2d3e40, L_0x5581dc2d3ee0, C4<0>, C4<0>;
L_0x5581dc2d3af0 .functor XOR 1, L_0x5581dc2d3a80, L_0x5581dc2d2e00, C4<0>, C4<0>;
L_0x5581dc2d3bb0 .functor AND 1, L_0x5581dc2d3a80, L_0x5581dc2d2e00, C4<1>, C4<1>;
L_0x5581dc2d3c20 .functor AND 1, L_0x5581dc2d3e40, L_0x5581dc2d3ee0, C4<1>, C4<1>;
L_0x5581dc2d3d30 .functor OR 1, L_0x5581dc2d3bb0, L_0x5581dc2d3c20, C4<0>, C4<0>;
v0x5581dc257250_0 .net *"_s4", 0 0, L_0x5581dc2d3bb0;  1 drivers
v0x5581dc250630_0 .net *"_s6", 0 0, L_0x5581dc2d3c20;  1 drivers
v0x5581dc2506f0_0 .net "a", 0 0, L_0x5581dc2d3e40;  1 drivers
v0x5581dc24e590_0 .net "b", 0 0, L_0x5581dc2d3ee0;  1 drivers
v0x5581dc24e650_0 .net "cin", 0 0, L_0x5581dc2d2e00;  alias, 1 drivers
v0x5581dc247280_0 .net "cout", 0 0, L_0x5581dc2d3d30;  alias, 1 drivers
v0x5581dc247340_0 .net "k", 0 0, L_0x5581dc2d3a80;  1 drivers
v0x5581dc245150_0 .net "sum", 0 0, L_0x5581dc2d3af0;  1 drivers
S_0x5581dc240740 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc259200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d3f80 .functor XOR 1, L_0x5581dc2d4380, L_0x5581dc2d4470, C4<0>, C4<0>;
L_0x5581dc2d3ff0 .functor XOR 1, L_0x5581dc2d3f80, L_0x5581dc2d3d30, C4<0>, C4<0>;
L_0x5581dc2d4140 .functor AND 1, L_0x5581dc2d3f80, L_0x5581dc2d3d30, C4<1>, C4<1>;
L_0x5581dc2d41b0 .functor AND 1, L_0x5581dc2d4380, L_0x5581dc2d4470, C4<1>, C4<1>;
L_0x5581dc2d4270 .functor OR 1, L_0x5581dc2d4140, L_0x5581dc2d41b0, C4<0>, C4<0>;
v0x5581dc2452b0_0 .net *"_s4", 0 0, L_0x5581dc2d4140;  1 drivers
v0x5581dc23e6a0_0 .net *"_s6", 0 0, L_0x5581dc2d41b0;  1 drivers
v0x5581dc23e760_0 .net "a", 0 0, L_0x5581dc2d4380;  1 drivers
v0x5581dc23e800_0 .net "b", 0 0, L_0x5581dc2d4470;  1 drivers
v0x5581dc23c600_0 .net "cin", 0 0, L_0x5581dc2d3d30;  alias, 1 drivers
v0x5581dc23c6f0_0 .net "cout", 0 0, L_0x5581dc2d4270;  alias, 1 drivers
v0x5581dc234860_0 .net "k", 0 0, L_0x5581dc2d3f80;  1 drivers
v0x5581dc234920_0 .net "sum", 0 0, L_0x5581dc2d3ff0;  1 drivers
S_0x5581dc2327c0 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc259200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d4590 .functor XOR 1, L_0x5581dc2d49c0, L_0x5581dc2d4a60, C4<0>, C4<0>;
L_0x5581dc2d4600 .functor XOR 1, L_0x5581dc2d4590, L_0x5581dc2d4270, C4<0>, C4<0>;
L_0x5581dc2d4750 .functor AND 1, L_0x5581dc2d4590, L_0x5581dc2d4270, C4<1>, C4<1>;
L_0x5581dc2d47c0 .functor AND 1, L_0x5581dc2d49c0, L_0x5581dc2d4a60, C4<1>, C4<1>;
L_0x5581dc2d48b0 .functor OR 1, L_0x5581dc2d4750, L_0x5581dc2d47c0, C4<0>, C4<0>;
v0x5581dc22ddb0_0 .net *"_s4", 0 0, L_0x5581dc2d4750;  1 drivers
v0x5581dc22de90_0 .net *"_s6", 0 0, L_0x5581dc2d47c0;  1 drivers
v0x5581dc22bd10_0 .net "a", 0 0, L_0x5581dc2d49c0;  1 drivers
v0x5581dc22bde0_0 .net "b", 0 0, L_0x5581dc2d4a60;  1 drivers
v0x5581dc229c70_0 .net "cin", 0 0, L_0x5581dc2d4270;  alias, 1 drivers
v0x5581dc229d10_0 .net "cout", 0 0, L_0x5581dc2d48b0;  alias, 1 drivers
v0x5581dc229db0_0 .net "k", 0 0, L_0x5581dc2d4590;  1 drivers
v0x5581dc2228d0_0 .net "sum", 0 0, L_0x5581dc2d4600;  1 drivers
S_0x5581dc220830 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc259200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d4b00 .functor XOR 1, L_0x5581dc2d4f80, L_0x5581dc2d50b0, C4<0>, C4<0>;
L_0x5581dc2d4b70 .functor XOR 1, L_0x5581dc2d4b00, L_0x5581dc2d48b0, C4<0>, C4<0>;
L_0x5581dc2d4cc0 .functor AND 1, L_0x5581dc2d4b00, L_0x5581dc2d48b0, C4<1>, C4<1>;
L_0x5581dc2d4d30 .functor AND 1, L_0x5581dc2d4f80, L_0x5581dc2d50b0, C4<1>, C4<1>;
L_0x5581dc2d4e70 .functor OR 1, L_0x5581dc2d4cc0, L_0x5581dc2d4d30, C4<0>, C4<0>;
v0x5581dc21be20_0 .net *"_s4", 0 0, L_0x5581dc2d4cc0;  1 drivers
v0x5581dc21bf20_0 .net *"_s6", 0 0, L_0x5581dc2d4d30;  1 drivers
v0x5581dc219d80_0 .net "a", 0 0, L_0x5581dc2d4f80;  1 drivers
v0x5581dc219e20_0 .net "b", 0 0, L_0x5581dc2d50b0;  1 drivers
v0x5581dc219ee0_0 .net "cin", 0 0, L_0x5581dc2d48b0;  alias, 1 drivers
v0x5581dc217ce0_0 .net "cout", 0 0, L_0x5581dc2d4e70;  alias, 1 drivers
v0x5581dc217d80_0 .net "k", 0 0, L_0x5581dc2d4b00;  1 drivers
v0x5581dc217e20_0 .net "sum", 0 0, L_0x5581dc2d4b70;  1 drivers
S_0x5581dc280320 .scope module, "f2" "fulladder4bit" 6 13, 7 3 0, S_0x5581dc261780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc238010_0 .net "a", 3 0, L_0x5581dc2d6db0;  1 drivers
v0x5581dc24a010_0 .net "b", 3 0, L_0x5581dc2d6ea0;  1 drivers
v0x5581dc24a0f0_0 .net "c1", 0 0, L_0x5581dc2d5760;  1 drivers
v0x5581dc24a1e0_0 .net "c2", 0 0, L_0x5581dc2d5d00;  1 drivers
v0x5581dc2256f0_0 .net "c3", 0 0, L_0x5581dc2d6340;  1 drivers
v0x5581dc225830_0 .net "ci", 0 0, L_0x5581dc2d4e70;  alias, 1 drivers
v0x5581dc2258d0_0 .net "co", 0 0, L_0x5581dc2d68b0;  alias, 1 drivers
v0x5581dc225970_0 .net "sum", 3 0, L_0x5581dc2d6c70;  1 drivers
L_0x5581dc2d5870 .part L_0x5581dc2d6db0, 0, 1;
L_0x5581dc2d5910 .part L_0x5581dc2d6ea0, 0, 1;
L_0x5581dc2d5e10 .part L_0x5581dc2d6db0, 1, 1;
L_0x5581dc2d5f00 .part L_0x5581dc2d6ea0, 1, 1;
L_0x5581dc2d6450 .part L_0x5581dc2d6db0, 2, 1;
L_0x5581dc2d64f0 .part L_0x5581dc2d6ea0, 2, 1;
L_0x5581dc2d69c0 .part L_0x5581dc2d6db0, 3, 1;
L_0x5581dc2d6af0 .part L_0x5581dc2d6ea0, 3, 1;
L_0x5581dc2d6c70 .concat8 [ 1 1 1 1], L_0x5581dc2d5520, L_0x5581dc2d5a20, L_0x5581dc2d6090, L_0x5581dc2d6600;
S_0x5581dc277bb0 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc280320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d54b0 .functor XOR 1, L_0x5581dc2d5870, L_0x5581dc2d5910, C4<0>, C4<0>;
L_0x5581dc2d5520 .functor XOR 1, L_0x5581dc2d54b0, L_0x5581dc2d4e70, C4<0>, C4<0>;
L_0x5581dc2d55e0 .functor AND 1, L_0x5581dc2d54b0, L_0x5581dc2d4e70, C4<1>, C4<1>;
L_0x5581dc2d5650 .functor AND 1, L_0x5581dc2d5870, L_0x5581dc2d5910, C4<1>, C4<1>;
L_0x5581dc2d5760 .functor OR 1, L_0x5581dc2d55e0, L_0x5581dc2d5650, C4<0>, C4<0>;
v0x5581dc26e390_0 .net *"_s4", 0 0, L_0x5581dc2d55e0;  1 drivers
v0x5581dc26e490_0 .net *"_s6", 0 0, L_0x5581dc2d5650;  1 drivers
v0x5581dc265c20_0 .net "a", 0 0, L_0x5581dc2d5870;  1 drivers
v0x5581dc265cc0_0 .net "b", 0 0, L_0x5581dc2d5910;  1 drivers
v0x5581dc265d80_0 .net "cin", 0 0, L_0x5581dc2d4e70;  alias, 1 drivers
v0x5581dc25b220_0 .net "cout", 0 0, L_0x5581dc2d5760;  alias, 1 drivers
v0x5581dc25b2c0_0 .net "k", 0 0, L_0x5581dc2d54b0;  1 drivers
v0x5581dc25b380_0 .net "sum", 0 0, L_0x5581dc2d5520;  1 drivers
S_0x5581dc252ab0 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc280320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d59b0 .functor XOR 1, L_0x5581dc2d5e10, L_0x5581dc2d5f00, C4<0>, C4<0>;
L_0x5581dc2d5a20 .functor XOR 1, L_0x5581dc2d59b0, L_0x5581dc2d5760, C4<0>, C4<0>;
L_0x5581dc2d5b70 .functor AND 1, L_0x5581dc2d59b0, L_0x5581dc2d5760, C4<1>, C4<1>;
L_0x5581dc2d5be0 .functor AND 1, L_0x5581dc2d5e10, L_0x5581dc2d5f00, C4<1>, C4<1>;
L_0x5581dc2d5d00 .functor OR 1, L_0x5581dc2d5b70, L_0x5581dc2d5be0, C4<0>, C4<0>;
v0x5581dc249310_0 .net *"_s4", 0 0, L_0x5581dc2d5b70;  1 drivers
v0x5581dc2493f0_0 .net *"_s6", 0 0, L_0x5581dc2d5be0;  1 drivers
v0x5581dc240b20_0 .net "a", 0 0, L_0x5581dc2d5e10;  1 drivers
v0x5581dc240bc0_0 .net "b", 0 0, L_0x5581dc2d5f00;  1 drivers
v0x5581dc240c80_0 .net "cin", 0 0, L_0x5581dc2d5760;  alias, 1 drivers
v0x5581dc236900_0 .net "cout", 0 0, L_0x5581dc2d5d00;  alias, 1 drivers
v0x5581dc2369a0_0 .net "k", 0 0, L_0x5581dc2d59b0;  1 drivers
v0x5581dc236a60_0 .net "sum", 0 0, L_0x5581dc2d5a20;  1 drivers
S_0x5581dc22e210 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc280320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d6020 .functor XOR 1, L_0x5581dc2d6450, L_0x5581dc2d64f0, C4<0>, C4<0>;
L_0x5581dc2d6090 .functor XOR 1, L_0x5581dc2d6020, L_0x5581dc2d5d00, C4<0>, C4<0>;
L_0x5581dc2d61e0 .functor AND 1, L_0x5581dc2d6020, L_0x5581dc2d5d00, C4<1>, C4<1>;
L_0x5581dc2d6250 .functor AND 1, L_0x5581dc2d6450, L_0x5581dc2d64f0, C4<1>, C4<1>;
L_0x5581dc2d6340 .functor OR 1, L_0x5581dc2d61e0, L_0x5581dc2d6250, C4<0>, C4<0>;
v0x5581dc224a70_0 .net *"_s4", 0 0, L_0x5581dc2d61e0;  1 drivers
v0x5581dc21c200_0 .net *"_s6", 0 0, L_0x5581dc2d6250;  1 drivers
v0x5581dc21c2e0_0 .net "a", 0 0, L_0x5581dc2d6450;  1 drivers
v0x5581dc25cfa0_0 .net "b", 0 0, L_0x5581dc2d64f0;  1 drivers
v0x5581dc25d060_0 .net "cin", 0 0, L_0x5581dc2d5d00;  alias, 1 drivers
v0x5581dc25d150_0 .net "cout", 0 0, L_0x5581dc2d6340;  alias, 1 drivers
v0x5581dc25d1f0_0 .net "k", 0 0, L_0x5581dc2d6020;  1 drivers
v0x5581dc2818a0_0 .net "sum", 0 0, L_0x5581dc2d6090;  1 drivers
S_0x5581dc281a30 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc280320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d6590 .functor XOR 1, L_0x5581dc2d69c0, L_0x5581dc2d6af0, C4<0>, C4<0>;
L_0x5581dc2d6600 .functor XOR 1, L_0x5581dc2d6590, L_0x5581dc2d6340, C4<0>, C4<0>;
L_0x5581dc2d6750 .functor AND 1, L_0x5581dc2d6590, L_0x5581dc2d6340, C4<1>, C4<1>;
L_0x5581dc2d67c0 .functor AND 1, L_0x5581dc2d69c0, L_0x5581dc2d6af0, C4<1>, C4<1>;
L_0x5581dc2d68b0 .functor OR 1, L_0x5581dc2d6750, L_0x5581dc2d67c0, C4<0>, C4<0>;
v0x5581dc293920_0 .net *"_s4", 0 0, L_0x5581dc2d6750;  1 drivers
v0x5581dc293a20_0 .net *"_s6", 0 0, L_0x5581dc2d67c0;  1 drivers
v0x5581dc293b00_0 .net "a", 0 0, L_0x5581dc2d69c0;  1 drivers
v0x5581dc26f110_0 .net "b", 0 0, L_0x5581dc2d6af0;  1 drivers
v0x5581dc26f1d0_0 .net "cin", 0 0, L_0x5581dc2d6340;  alias, 1 drivers
v0x5581dc26f2c0_0 .net "cout", 0 0, L_0x5581dc2d68b0;  alias, 1 drivers
v0x5581dc26f360_0 .net "k", 0 0, L_0x5581dc2d6590;  1 drivers
v0x5581dc237e80_0 .net "sum", 0 0, L_0x5581dc2d6600;  1 drivers
S_0x5581dc2a89f0 .scope module, "f2" "fulladder8bit" 5 11, 6 3 0, S_0x5581dc2637a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2aed40_0 .net "a", 7 0, L_0x5581dc2da950;  1 drivers
v0x5581dc2aee40_0 .net "b", 7 0, L_0x5581dc2daa40;  1 drivers
v0x5581dc2aef20_0 .net "c1", 0 0, L_0x5581dc2d8660;  1 drivers
v0x5581dc2af050_0 .net "ci", 0 0, L_0x5581dc2d68b0;  alias, 1 drivers
v0x5581dc2af0f0_0 .net "co", 0 0, L_0x5581dc2da130;  alias, 1 drivers
v0x5581dc2af1e0_0 .net "sum", 7 0, L_0x5581dc2da810;  1 drivers
L_0x5581dc2d8b60 .part L_0x5581dc2da950, 0, 4;
L_0x5581dc2d8c00 .part L_0x5581dc2daa40, 0, 4;
L_0x5581dc2da630 .part L_0x5581dc2da950, 4, 4;
L_0x5581dc2da720 .part L_0x5581dc2daa40, 4, 4;
L_0x5581dc2da810 .concat8 [ 4 4 0 0], L_0x5581dc2d8a20, L_0x5581dc2da4f0;
S_0x5581dc2a8c60 .scope module, "f1" "fulladder4bit" 6 12, 7 3 0, S_0x5581dc2a89f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2ab520_0 .net "a", 3 0, L_0x5581dc2d8b60;  1 drivers
v0x5581dc2ab620_0 .net "b", 3 0, L_0x5581dc2d8c00;  1 drivers
v0x5581dc2ab700_0 .net "c1", 0 0, L_0x5581dc2d75d0;  1 drivers
v0x5581dc2ab7f0_0 .net "c2", 0 0, L_0x5581dc2d7ab0;  1 drivers
v0x5581dc2ab8e0_0 .net "c3", 0 0, L_0x5581dc2d80f0;  1 drivers
v0x5581dc2aba20_0 .net "ci", 0 0, L_0x5581dc2d68b0;  alias, 1 drivers
v0x5581dc2abb50_0 .net "co", 0 0, L_0x5581dc2d8660;  alias, 1 drivers
v0x5581dc2abbf0_0 .net "sum", 3 0, L_0x5581dc2d8a20;  1 drivers
L_0x5581dc2d76e0 .part L_0x5581dc2d8b60, 0, 1;
L_0x5581dc2d7780 .part L_0x5581dc2d8c00, 0, 1;
L_0x5581dc2d7bc0 .part L_0x5581dc2d8b60, 1, 1;
L_0x5581dc2d7cb0 .part L_0x5581dc2d8c00, 1, 1;
L_0x5581dc2d8200 .part L_0x5581dc2d8b60, 2, 1;
L_0x5581dc2d82a0 .part L_0x5581dc2d8c00, 2, 1;
L_0x5581dc2d8770 .part L_0x5581dc2d8b60, 3, 1;
L_0x5581dc2d88a0 .part L_0x5581dc2d8c00, 3, 1;
L_0x5581dc2d8a20 .concat8 [ 1 1 1 1], L_0x5581dc2d7280, L_0x5581dc2d7890, L_0x5581dc2d7e40, L_0x5581dc2d83b0;
S_0x5581dc2a8eb0 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2a8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d7210 .functor XOR 1, L_0x5581dc2d76e0, L_0x5581dc2d7780, C4<0>, C4<0>;
L_0x5581dc2d7280 .functor XOR 1, L_0x5581dc2d7210, L_0x5581dc2d68b0, C4<0>, C4<0>;
L_0x5581dc2d7450 .functor AND 1, L_0x5581dc2d7210, L_0x5581dc2d68b0, C4<1>, C4<1>;
L_0x5581dc2d74c0 .functor AND 1, L_0x5581dc2d76e0, L_0x5581dc2d7780, C4<1>, C4<1>;
L_0x5581dc2d75d0 .functor OR 1, L_0x5581dc2d7450, L_0x5581dc2d74c0, C4<0>, C4<0>;
v0x5581dc2a9120_0 .net *"_s4", 0 0, L_0x5581dc2d7450;  1 drivers
v0x5581dc2a9220_0 .net *"_s6", 0 0, L_0x5581dc2d74c0;  1 drivers
v0x5581dc2a9300_0 .net "a", 0 0, L_0x5581dc2d76e0;  1 drivers
v0x5581dc2a93a0_0 .net "b", 0 0, L_0x5581dc2d7780;  1 drivers
v0x5581dc2a9460_0 .net "cin", 0 0, L_0x5581dc2d68b0;  alias, 1 drivers
v0x5581dc2a9550_0 .net "cout", 0 0, L_0x5581dc2d75d0;  alias, 1 drivers
v0x5581dc2a9610_0 .net "k", 0 0, L_0x5581dc2d7210;  1 drivers
v0x5581dc2a96d0_0 .net "sum", 0 0, L_0x5581dc2d7280;  1 drivers
S_0x5581dc2a9830 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2a8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d7820 .functor XOR 1, L_0x5581dc2d7bc0, L_0x5581dc2d7cb0, C4<0>, C4<0>;
L_0x5581dc2d7890 .functor XOR 1, L_0x5581dc2d7820, L_0x5581dc2d75d0, C4<0>, C4<0>;
L_0x5581dc2d7950 .functor AND 1, L_0x5581dc2d7820, L_0x5581dc2d75d0, C4<1>, C4<1>;
L_0x5581dc2d79c0 .functor AND 1, L_0x5581dc2d7bc0, L_0x5581dc2d7cb0, C4<1>, C4<1>;
L_0x5581dc2d7ab0 .functor OR 1, L_0x5581dc2d7950, L_0x5581dc2d79c0, C4<0>, C4<0>;
v0x5581dc2a9aa0_0 .net *"_s4", 0 0, L_0x5581dc2d7950;  1 drivers
v0x5581dc2a9b80_0 .net *"_s6", 0 0, L_0x5581dc2d79c0;  1 drivers
v0x5581dc2a9c60_0 .net "a", 0 0, L_0x5581dc2d7bc0;  1 drivers
v0x5581dc2a9d30_0 .net "b", 0 0, L_0x5581dc2d7cb0;  1 drivers
v0x5581dc2a9df0_0 .net "cin", 0 0, L_0x5581dc2d75d0;  alias, 1 drivers
v0x5581dc2a9ee0_0 .net "cout", 0 0, L_0x5581dc2d7ab0;  alias, 1 drivers
v0x5581dc2a9f80_0 .net "k", 0 0, L_0x5581dc2d7820;  1 drivers
v0x5581dc2aa040_0 .net "sum", 0 0, L_0x5581dc2d7890;  1 drivers
S_0x5581dc2aa1d0 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2a8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d7dd0 .functor XOR 1, L_0x5581dc2d8200, L_0x5581dc2d82a0, C4<0>, C4<0>;
L_0x5581dc2d7e40 .functor XOR 1, L_0x5581dc2d7dd0, L_0x5581dc2d7ab0, C4<0>, C4<0>;
L_0x5581dc2d7f90 .functor AND 1, L_0x5581dc2d7dd0, L_0x5581dc2d7ab0, C4<1>, C4<1>;
L_0x5581dc2d8000 .functor AND 1, L_0x5581dc2d8200, L_0x5581dc2d82a0, C4<1>, C4<1>;
L_0x5581dc2d80f0 .functor OR 1, L_0x5581dc2d7f90, L_0x5581dc2d8000, C4<0>, C4<0>;
v0x5581dc2aa450_0 .net *"_s4", 0 0, L_0x5581dc2d7f90;  1 drivers
v0x5581dc2aa530_0 .net *"_s6", 0 0, L_0x5581dc2d8000;  1 drivers
v0x5581dc2aa610_0 .net "a", 0 0, L_0x5581dc2d8200;  1 drivers
v0x5581dc2aa6e0_0 .net "b", 0 0, L_0x5581dc2d82a0;  1 drivers
v0x5581dc2aa7a0_0 .net "cin", 0 0, L_0x5581dc2d7ab0;  alias, 1 drivers
v0x5581dc2aa890_0 .net "cout", 0 0, L_0x5581dc2d80f0;  alias, 1 drivers
v0x5581dc2aa930_0 .net "k", 0 0, L_0x5581dc2d7dd0;  1 drivers
v0x5581dc2aa9f0_0 .net "sum", 0 0, L_0x5581dc2d7e40;  1 drivers
S_0x5581dc2aab80 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2a8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d8340 .functor XOR 1, L_0x5581dc2d8770, L_0x5581dc2d88a0, C4<0>, C4<0>;
L_0x5581dc2d83b0 .functor XOR 1, L_0x5581dc2d8340, L_0x5581dc2d80f0, C4<0>, C4<0>;
L_0x5581dc2d8500 .functor AND 1, L_0x5581dc2d8340, L_0x5581dc2d80f0, C4<1>, C4<1>;
L_0x5581dc2d8570 .functor AND 1, L_0x5581dc2d8770, L_0x5581dc2d88a0, C4<1>, C4<1>;
L_0x5581dc2d8660 .functor OR 1, L_0x5581dc2d8500, L_0x5581dc2d8570, C4<0>, C4<0>;
v0x5581dc2aadd0_0 .net *"_s4", 0 0, L_0x5581dc2d8500;  1 drivers
v0x5581dc2aaed0_0 .net *"_s6", 0 0, L_0x5581dc2d8570;  1 drivers
v0x5581dc2aafb0_0 .net "a", 0 0, L_0x5581dc2d8770;  1 drivers
v0x5581dc2ab080_0 .net "b", 0 0, L_0x5581dc2d88a0;  1 drivers
v0x5581dc2ab140_0 .net "cin", 0 0, L_0x5581dc2d80f0;  alias, 1 drivers
v0x5581dc2ab230_0 .net "cout", 0 0, L_0x5581dc2d8660;  alias, 1 drivers
v0x5581dc2ab2d0_0 .net "k", 0 0, L_0x5581dc2d8340;  1 drivers
v0x5581dc2ab390_0 .net "sum", 0 0, L_0x5581dc2d83b0;  1 drivers
S_0x5581dc2abd30 .scope module, "f2" "fulladder4bit" 6 13, 7 3 0, S_0x5581dc2a89f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2ae5c0_0 .net "a", 3 0, L_0x5581dc2da630;  1 drivers
v0x5581dc2ae6c0_0 .net "b", 3 0, L_0x5581dc2da720;  1 drivers
v0x5581dc2ae7a0_0 .net "c1", 0 0, L_0x5581dc2d8f80;  1 drivers
v0x5581dc2ae890_0 .net "c2", 0 0, L_0x5581dc2d9580;  1 drivers
v0x5581dc2ae980_0 .net "c3", 0 0, L_0x5581dc2d9bc0;  1 drivers
v0x5581dc2aeac0_0 .net "ci", 0 0, L_0x5581dc2d8660;  alias, 1 drivers
v0x5581dc2aeb60_0 .net "co", 0 0, L_0x5581dc2da130;  alias, 1 drivers
v0x5581dc2aec00_0 .net "sum", 3 0, L_0x5581dc2da4f0;  1 drivers
L_0x5581dc2d9090 .part L_0x5581dc2da630, 0, 1;
L_0x5581dc2d9130 .part L_0x5581dc2da720, 0, 1;
L_0x5581dc2d9690 .part L_0x5581dc2da630, 1, 1;
L_0x5581dc2d9780 .part L_0x5581dc2da720, 1, 1;
L_0x5581dc2d9cd0 .part L_0x5581dc2da630, 2, 1;
L_0x5581dc2d9d70 .part L_0x5581dc2da720, 2, 1;
L_0x5581dc2da240 .part L_0x5581dc2da630, 3, 1;
L_0x5581dc2da370 .part L_0x5581dc2da720, 3, 1;
L_0x5581dc2da4f0 .concat8 [ 1 1 1 1], L_0x5581dc2d8d10, L_0x5581dc2d9270, L_0x5581dc2d9910, L_0x5581dc2d9e80;
S_0x5581dc2abf50 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d8ca0 .functor XOR 1, L_0x5581dc2d9090, L_0x5581dc2d9130, C4<0>, C4<0>;
L_0x5581dc2d8d10 .functor XOR 1, L_0x5581dc2d8ca0, L_0x5581dc2d8660, C4<0>, C4<0>;
L_0x5581dc2d8dd0 .functor AND 1, L_0x5581dc2d8ca0, L_0x5581dc2d8660, C4<1>, C4<1>;
L_0x5581dc2d8e40 .functor AND 1, L_0x5581dc2d9090, L_0x5581dc2d9130, C4<1>, C4<1>;
L_0x5581dc2d8f80 .functor OR 1, L_0x5581dc2d8dd0, L_0x5581dc2d8e40, C4<0>, C4<0>;
v0x5581dc2ac1a0_0 .net *"_s4", 0 0, L_0x5581dc2d8dd0;  1 drivers
v0x5581dc2ac2a0_0 .net *"_s6", 0 0, L_0x5581dc2d8e40;  1 drivers
v0x5581dc2ac380_0 .net "a", 0 0, L_0x5581dc2d9090;  1 drivers
v0x5581dc2ac420_0 .net "b", 0 0, L_0x5581dc2d9130;  1 drivers
v0x5581dc2ac4e0_0 .net "cin", 0 0, L_0x5581dc2d8660;  alias, 1 drivers
v0x5581dc2ac620_0 .net "cout", 0 0, L_0x5581dc2d8f80;  alias, 1 drivers
v0x5581dc2ac6e0_0 .net "k", 0 0, L_0x5581dc2d8ca0;  1 drivers
v0x5581dc2ac7a0_0 .net "sum", 0 0, L_0x5581dc2d8d10;  1 drivers
S_0x5581dc2ac900 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d91d0 .functor XOR 1, L_0x5581dc2d9690, L_0x5581dc2d9780, C4<0>, C4<0>;
L_0x5581dc2d9270 .functor XOR 1, L_0x5581dc2d91d0, L_0x5581dc2d8f80, C4<0>, C4<0>;
L_0x5581dc2d93f0 .functor AND 1, L_0x5581dc2d91d0, L_0x5581dc2d8f80, C4<1>, C4<1>;
L_0x5581dc2d9460 .functor AND 1, L_0x5581dc2d9690, L_0x5581dc2d9780, C4<1>, C4<1>;
L_0x5581dc2d9580 .functor OR 1, L_0x5581dc2d93f0, L_0x5581dc2d9460, C4<0>, C4<0>;
v0x5581dc2acb70_0 .net *"_s4", 0 0, L_0x5581dc2d93f0;  1 drivers
v0x5581dc2acc50_0 .net *"_s6", 0 0, L_0x5581dc2d9460;  1 drivers
v0x5581dc2acd30_0 .net "a", 0 0, L_0x5581dc2d9690;  1 drivers
v0x5581dc2acdd0_0 .net "b", 0 0, L_0x5581dc2d9780;  1 drivers
v0x5581dc2ace90_0 .net "cin", 0 0, L_0x5581dc2d8f80;  alias, 1 drivers
v0x5581dc2acf80_0 .net "cout", 0 0, L_0x5581dc2d9580;  alias, 1 drivers
v0x5581dc2ad020_0 .net "k", 0 0, L_0x5581dc2d91d0;  1 drivers
v0x5581dc2ad0e0_0 .net "sum", 0 0, L_0x5581dc2d9270;  1 drivers
S_0x5581dc2ad270 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d98a0 .functor XOR 1, L_0x5581dc2d9cd0, L_0x5581dc2d9d70, C4<0>, C4<0>;
L_0x5581dc2d9910 .functor XOR 1, L_0x5581dc2d98a0, L_0x5581dc2d9580, C4<0>, C4<0>;
L_0x5581dc2d9a60 .functor AND 1, L_0x5581dc2d98a0, L_0x5581dc2d9580, C4<1>, C4<1>;
L_0x5581dc2d9ad0 .functor AND 1, L_0x5581dc2d9cd0, L_0x5581dc2d9d70, C4<1>, C4<1>;
L_0x5581dc2d9bc0 .functor OR 1, L_0x5581dc2d9a60, L_0x5581dc2d9ad0, C4<0>, C4<0>;
v0x5581dc2ad4f0_0 .net *"_s4", 0 0, L_0x5581dc2d9a60;  1 drivers
v0x5581dc2ad5d0_0 .net *"_s6", 0 0, L_0x5581dc2d9ad0;  1 drivers
v0x5581dc2ad6b0_0 .net "a", 0 0, L_0x5581dc2d9cd0;  1 drivers
v0x5581dc2ad780_0 .net "b", 0 0, L_0x5581dc2d9d70;  1 drivers
v0x5581dc2ad840_0 .net "cin", 0 0, L_0x5581dc2d9580;  alias, 1 drivers
v0x5581dc2ad930_0 .net "cout", 0 0, L_0x5581dc2d9bc0;  alias, 1 drivers
v0x5581dc2ad9d0_0 .net "k", 0 0, L_0x5581dc2d98a0;  1 drivers
v0x5581dc2ada90_0 .net "sum", 0 0, L_0x5581dc2d9910;  1 drivers
S_0x5581dc2adc20 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2d9e10 .functor XOR 1, L_0x5581dc2da240, L_0x5581dc2da370, C4<0>, C4<0>;
L_0x5581dc2d9e80 .functor XOR 1, L_0x5581dc2d9e10, L_0x5581dc2d9bc0, C4<0>, C4<0>;
L_0x5581dc2d9fd0 .functor AND 1, L_0x5581dc2d9e10, L_0x5581dc2d9bc0, C4<1>, C4<1>;
L_0x5581dc2da040 .functor AND 1, L_0x5581dc2da240, L_0x5581dc2da370, C4<1>, C4<1>;
L_0x5581dc2da130 .functor OR 1, L_0x5581dc2d9fd0, L_0x5581dc2da040, C4<0>, C4<0>;
v0x5581dc2ade70_0 .net *"_s4", 0 0, L_0x5581dc2d9fd0;  1 drivers
v0x5581dc2adf70_0 .net *"_s6", 0 0, L_0x5581dc2da040;  1 drivers
v0x5581dc2ae050_0 .net "a", 0 0, L_0x5581dc2da240;  1 drivers
v0x5581dc2ae120_0 .net "b", 0 0, L_0x5581dc2da370;  1 drivers
v0x5581dc2ae1e0_0 .net "cin", 0 0, L_0x5581dc2d9bc0;  alias, 1 drivers
v0x5581dc2ae2d0_0 .net "cout", 0 0, L_0x5581dc2da130;  alias, 1 drivers
v0x5581dc2ae370_0 .net "k", 0 0, L_0x5581dc2d9e10;  1 drivers
v0x5581dc2ae430_0 .net "sum", 0 0, L_0x5581dc2d9e80;  1 drivers
S_0x5581dc2afe60 .scope module, "f2" "fulladder32bit" 3 13, 4 3 0, S_0x5581dc2a68b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2cb550_0 .net "a", 31 0, L_0x5581dc2e9a30;  1 drivers
v0x5581dc2cb650_0 .net "b", 31 0, L_0x5581dc2e9ad0;  1 drivers
v0x5581dc2cb730_0 .net "c1", 0 0, L_0x5581dc2e17d0;  1 drivers
v0x5581dc2cb8e0_0 .net "ci", 0 0, L_0x5581dc2da130;  alias, 1 drivers
v0x5581dc2cb980_0 .net "co", 0 0, L_0x5581dc2e8bd0;  alias, 1 drivers
v0x5581dc2cba70_0 .net "sum", 31 0, L_0x5581dc2e98f0;  1 drivers
L_0x5581dc2e2310 .part L_0x5581dc2e9a30, 0, 16;
L_0x5581dc2e23b0 .part L_0x5581dc2e9ad0, 0, 16;
L_0x5581dc2e9710 .part L_0x5581dc2e9a30, 16, 16;
L_0x5581dc2e9800 .part L_0x5581dc2e9ad0, 16, 16;
L_0x5581dc2e98f0 .concat8 [ 16 16 0 0], L_0x5581dc2e21d0, L_0x5581dc2e95d0;
S_0x5581dc2b0060 .scope module, "f1" "fulladder16bit" 4 12, 5 3 0, S_0x5581dc2afe60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2bd4b0_0 .net "a", 15 0, L_0x5581dc2e2310;  1 drivers
v0x5581dc2bd5b0_0 .net "b", 15 0, L_0x5581dc2e23b0;  1 drivers
v0x5581dc2bd690_0 .net "c1", 0 0, L_0x5581dc2ddef0;  1 drivers
v0x5581dc2bd730_0 .net "ci", 0 0, L_0x5581dc2da130;  alias, 1 drivers
v0x5581dc2bd8e0_0 .net "co", 0 0, L_0x5581dc2e17d0;  alias, 1 drivers
v0x5581dc2bd9d0_0 .net "sum", 15 0, L_0x5581dc2e21d0;  1 drivers
L_0x5581dc2de710 .part L_0x5581dc2e2310, 0, 8;
L_0x5581dc2de7b0 .part L_0x5581dc2e23b0, 0, 8;
L_0x5581dc2e1ff0 .part L_0x5581dc2e2310, 8, 8;
L_0x5581dc2e20e0 .part L_0x5581dc2e23b0, 8, 8;
L_0x5581dc2e21d0 .concat8 [ 8 8 0 0], L_0x5581dc2de5d0, L_0x5581dc2e1eb0;
S_0x5581dc2b02b0 .scope module, "f1" "fulladder8bit" 5 10, 6 3 0, S_0x5581dc2b0060;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2b6560_0 .net "a", 7 0, L_0x5581dc2de710;  1 drivers
v0x5581dc2b6660_0 .net "b", 7 0, L_0x5581dc2de7b0;  1 drivers
v0x5581dc2b6740_0 .net "c1", 0 0, L_0x5581dc2dc480;  1 drivers
v0x5581dc2b6870_0 .net "ci", 0 0, L_0x5581dc2da130;  alias, 1 drivers
v0x5581dc2b6910_0 .net "co", 0 0, L_0x5581dc2ddef0;  alias, 1 drivers
v0x5581dc2b6a00_0 .net "sum", 7 0, L_0x5581dc2de5d0;  1 drivers
L_0x5581dc2dc980 .part L_0x5581dc2de710, 0, 4;
L_0x5581dc2dca20 .part L_0x5581dc2de7b0, 0, 4;
L_0x5581dc2de3f0 .part L_0x5581dc2de710, 4, 4;
L_0x5581dc2de4e0 .part L_0x5581dc2de7b0, 4, 4;
L_0x5581dc2de5d0 .concat8 [ 4 4 0 0], L_0x5581dc2dc840, L_0x5581dc2de2b0;
S_0x5581dc2b0500 .scope module, "f1" "fulladder4bit" 6 12, 7 3 0, S_0x5581dc2b02b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2b2d80_0 .net "a", 3 0, L_0x5581dc2dc980;  1 drivers
v0x5581dc2b2e80_0 .net "b", 3 0, L_0x5581dc2dca20;  1 drivers
v0x5581dc2b2f60_0 .net "c1", 0 0, L_0x5581dc2db420;  1 drivers
v0x5581dc2b3050_0 .net "c2", 0 0, L_0x5581dc2db960;  1 drivers
v0x5581dc2b3140_0 .net "c3", 0 0, L_0x5581dc2dbf40;  1 drivers
v0x5581dc2b3280_0 .net "ci", 0 0, L_0x5581dc2da130;  alias, 1 drivers
v0x5581dc2b3320_0 .net "co", 0 0, L_0x5581dc2dc480;  alias, 1 drivers
v0x5581dc2b33c0_0 .net "sum", 3 0, L_0x5581dc2dc840;  1 drivers
L_0x5581dc2db530 .part L_0x5581dc2dc980, 0, 1;
L_0x5581dc2db5d0 .part L_0x5581dc2dca20, 0, 1;
L_0x5581dc2dba70 .part L_0x5581dc2dc980, 1, 1;
L_0x5581dc2dbb60 .part L_0x5581dc2dca20, 1, 1;
L_0x5581dc2dc050 .part L_0x5581dc2dc980, 2, 1;
L_0x5581dc2dc0f0 .part L_0x5581dc2dca20, 2, 1;
L_0x5581dc2dc590 .part L_0x5581dc2dc980, 3, 1;
L_0x5581dc2dc6c0 .part L_0x5581dc2dca20, 3, 1;
L_0x5581dc2dc840 .concat8 [ 1 1 1 1], L_0x5581dc2db1e0, L_0x5581dc2db6e0, L_0x5581dc2dbcc0, L_0x5581dc2dc200;
S_0x5581dc2b0750 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2b0500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2db170 .functor XOR 1, L_0x5581dc2db530, L_0x5581dc2db5d0, C4<0>, C4<0>;
L_0x5581dc2db1e0 .functor XOR 1, L_0x5581dc2db170, L_0x5581dc2da130, C4<0>, C4<0>;
L_0x5581dc2db2a0 .functor AND 1, L_0x5581dc2db170, L_0x5581dc2da130, C4<1>, C4<1>;
L_0x5581dc2db310 .functor AND 1, L_0x5581dc2db530, L_0x5581dc2db5d0, C4<1>, C4<1>;
L_0x5581dc2db420 .functor OR 1, L_0x5581dc2db2a0, L_0x5581dc2db310, C4<0>, C4<0>;
v0x5581dc2b09a0_0 .net *"_s4", 0 0, L_0x5581dc2db2a0;  1 drivers
v0x5581dc2b0a40_0 .net *"_s6", 0 0, L_0x5581dc2db310;  1 drivers
v0x5581dc2b0b00_0 .net "a", 0 0, L_0x5581dc2db530;  1 drivers
v0x5581dc2b0bd0_0 .net "b", 0 0, L_0x5581dc2db5d0;  1 drivers
v0x5581dc2b0c90_0 .net "cin", 0 0, L_0x5581dc2da130;  alias, 1 drivers
v0x5581dc2b0d80_0 .net "cout", 0 0, L_0x5581dc2db420;  alias, 1 drivers
v0x5581dc2b0e40_0 .net "k", 0 0, L_0x5581dc2db170;  1 drivers
v0x5581dc2b0f00_0 .net "sum", 0 0, L_0x5581dc2db1e0;  1 drivers
S_0x5581dc2b1060 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2b0500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2db670 .functor XOR 1, L_0x5581dc2dba70, L_0x5581dc2dbb60, C4<0>, C4<0>;
L_0x5581dc2db6e0 .functor XOR 1, L_0x5581dc2db670, L_0x5581dc2db420, C4<0>, C4<0>;
L_0x5581dc2db830 .functor AND 1, L_0x5581dc2db670, L_0x5581dc2db420, C4<1>, C4<1>;
L_0x5581dc2db8a0 .functor AND 1, L_0x5581dc2dba70, L_0x5581dc2dbb60, C4<1>, C4<1>;
L_0x5581dc2db960 .functor OR 1, L_0x5581dc2db830, L_0x5581dc2db8a0, C4<0>, C4<0>;
v0x5581dc2b1300_0 .net *"_s4", 0 0, L_0x5581dc2db830;  1 drivers
v0x5581dc2b13e0_0 .net *"_s6", 0 0, L_0x5581dc2db8a0;  1 drivers
v0x5581dc2b14c0_0 .net "a", 0 0, L_0x5581dc2dba70;  1 drivers
v0x5581dc2b1590_0 .net "b", 0 0, L_0x5581dc2dbb60;  1 drivers
v0x5581dc2b1650_0 .net "cin", 0 0, L_0x5581dc2db420;  alias, 1 drivers
v0x5581dc2b1740_0 .net "cout", 0 0, L_0x5581dc2db960;  alias, 1 drivers
v0x5581dc2b17e0_0 .net "k", 0 0, L_0x5581dc2db670;  1 drivers
v0x5581dc2b18a0_0 .net "sum", 0 0, L_0x5581dc2db6e0;  1 drivers
S_0x5581dc2b1a30 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2b0500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2dbc50 .functor XOR 1, L_0x5581dc2dc050, L_0x5581dc2dc0f0, C4<0>, C4<0>;
L_0x5581dc2dbcc0 .functor XOR 1, L_0x5581dc2dbc50, L_0x5581dc2db960, C4<0>, C4<0>;
L_0x5581dc2dbe10 .functor AND 1, L_0x5581dc2dbc50, L_0x5581dc2db960, C4<1>, C4<1>;
L_0x5581dc2dbe80 .functor AND 1, L_0x5581dc2dc050, L_0x5581dc2dc0f0, C4<1>, C4<1>;
L_0x5581dc2dbf40 .functor OR 1, L_0x5581dc2dbe10, L_0x5581dc2dbe80, C4<0>, C4<0>;
v0x5581dc2b1cb0_0 .net *"_s4", 0 0, L_0x5581dc2dbe10;  1 drivers
v0x5581dc2b1d90_0 .net *"_s6", 0 0, L_0x5581dc2dbe80;  1 drivers
v0x5581dc2b1e70_0 .net "a", 0 0, L_0x5581dc2dc050;  1 drivers
v0x5581dc2b1f40_0 .net "b", 0 0, L_0x5581dc2dc0f0;  1 drivers
v0x5581dc2b2000_0 .net "cin", 0 0, L_0x5581dc2db960;  alias, 1 drivers
v0x5581dc2b20f0_0 .net "cout", 0 0, L_0x5581dc2dbf40;  alias, 1 drivers
v0x5581dc2b2190_0 .net "k", 0 0, L_0x5581dc2dbc50;  1 drivers
v0x5581dc2b2250_0 .net "sum", 0 0, L_0x5581dc2dbcc0;  1 drivers
S_0x5581dc2b23e0 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2b0500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2dc190 .functor XOR 1, L_0x5581dc2dc590, L_0x5581dc2dc6c0, C4<0>, C4<0>;
L_0x5581dc2dc200 .functor XOR 1, L_0x5581dc2dc190, L_0x5581dc2dbf40, C4<0>, C4<0>;
L_0x5581dc2dc350 .functor AND 1, L_0x5581dc2dc190, L_0x5581dc2dbf40, C4<1>, C4<1>;
L_0x5581dc2dc3c0 .functor AND 1, L_0x5581dc2dc590, L_0x5581dc2dc6c0, C4<1>, C4<1>;
L_0x5581dc2dc480 .functor OR 1, L_0x5581dc2dc350, L_0x5581dc2dc3c0, C4<0>, C4<0>;
v0x5581dc2b2630_0 .net *"_s4", 0 0, L_0x5581dc2dc350;  1 drivers
v0x5581dc2b2730_0 .net *"_s6", 0 0, L_0x5581dc2dc3c0;  1 drivers
v0x5581dc2b2810_0 .net "a", 0 0, L_0x5581dc2dc590;  1 drivers
v0x5581dc2b28e0_0 .net "b", 0 0, L_0x5581dc2dc6c0;  1 drivers
v0x5581dc2b29a0_0 .net "cin", 0 0, L_0x5581dc2dbf40;  alias, 1 drivers
v0x5581dc2b2a90_0 .net "cout", 0 0, L_0x5581dc2dc480;  alias, 1 drivers
v0x5581dc2b2b30_0 .net "k", 0 0, L_0x5581dc2dc190;  1 drivers
v0x5581dc2b2bf0_0 .net "sum", 0 0, L_0x5581dc2dc200;  1 drivers
S_0x5581dc2b3500 .scope module, "f2" "fulladder4bit" 6 13, 7 3 0, S_0x5581dc2b02b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2b5de0_0 .net "a", 3 0, L_0x5581dc2de3f0;  1 drivers
v0x5581dc2b5ee0_0 .net "b", 3 0, L_0x5581dc2de4e0;  1 drivers
v0x5581dc2b5fc0_0 .net "c1", 0 0, L_0x5581dc2dcd70;  1 drivers
v0x5581dc2b60b0_0 .net "c2", 0 0, L_0x5581dc2dd340;  1 drivers
v0x5581dc2b61a0_0 .net "c3", 0 0, L_0x5581dc2dd980;  1 drivers
v0x5581dc2b62e0_0 .net "ci", 0 0, L_0x5581dc2dc480;  alias, 1 drivers
v0x5581dc2b6380_0 .net "co", 0 0, L_0x5581dc2ddef0;  alias, 1 drivers
v0x5581dc2b6420_0 .net "sum", 3 0, L_0x5581dc2de2b0;  1 drivers
L_0x5581dc2dce80 .part L_0x5581dc2de3f0, 0, 1;
L_0x5581dc2dcf20 .part L_0x5581dc2de4e0, 0, 1;
L_0x5581dc2dd450 .part L_0x5581dc2de3f0, 1, 1;
L_0x5581dc2dd540 .part L_0x5581dc2de4e0, 1, 1;
L_0x5581dc2dda90 .part L_0x5581dc2de3f0, 2, 1;
L_0x5581dc2ddb30 .part L_0x5581dc2de4e0, 2, 1;
L_0x5581dc2de000 .part L_0x5581dc2de3f0, 3, 1;
L_0x5581dc2de130 .part L_0x5581dc2de4e0, 3, 1;
L_0x5581dc2de2b0 .concat8 [ 1 1 1 1], L_0x5581dc2dcb30, L_0x5581dc2dd030, L_0x5581dc2dd6d0, L_0x5581dc2ddc40;
S_0x5581dc2b3770 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2b3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2dcac0 .functor XOR 1, L_0x5581dc2dce80, L_0x5581dc2dcf20, C4<0>, C4<0>;
L_0x5581dc2dcb30 .functor XOR 1, L_0x5581dc2dcac0, L_0x5581dc2dc480, C4<0>, C4<0>;
L_0x5581dc2dcbf0 .functor AND 1, L_0x5581dc2dcac0, L_0x5581dc2dc480, C4<1>, C4<1>;
L_0x5581dc2dcc60 .functor AND 1, L_0x5581dc2dce80, L_0x5581dc2dcf20, C4<1>, C4<1>;
L_0x5581dc2dcd70 .functor OR 1, L_0x5581dc2dcbf0, L_0x5581dc2dcc60, C4<0>, C4<0>;
v0x5581dc2b39c0_0 .net *"_s4", 0 0, L_0x5581dc2dcbf0;  1 drivers
v0x5581dc2b3ac0_0 .net *"_s6", 0 0, L_0x5581dc2dcc60;  1 drivers
v0x5581dc2b3ba0_0 .net "a", 0 0, L_0x5581dc2dce80;  1 drivers
v0x5581dc2b3c40_0 .net "b", 0 0, L_0x5581dc2dcf20;  1 drivers
v0x5581dc2b3d00_0 .net "cin", 0 0, L_0x5581dc2dc480;  alias, 1 drivers
v0x5581dc2b3e40_0 .net "cout", 0 0, L_0x5581dc2dcd70;  alias, 1 drivers
v0x5581dc2b3f00_0 .net "k", 0 0, L_0x5581dc2dcac0;  1 drivers
v0x5581dc2b3fc0_0 .net "sum", 0 0, L_0x5581dc2dcb30;  1 drivers
S_0x5581dc2b4120 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2b3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2dcfc0 .functor XOR 1, L_0x5581dc2dd450, L_0x5581dc2dd540, C4<0>, C4<0>;
L_0x5581dc2dd030 .functor XOR 1, L_0x5581dc2dcfc0, L_0x5581dc2dcd70, C4<0>, C4<0>;
L_0x5581dc2dd1b0 .functor AND 1, L_0x5581dc2dcfc0, L_0x5581dc2dcd70, C4<1>, C4<1>;
L_0x5581dc2dd220 .functor AND 1, L_0x5581dc2dd450, L_0x5581dc2dd540, C4<1>, C4<1>;
L_0x5581dc2dd340 .functor OR 1, L_0x5581dc2dd1b0, L_0x5581dc2dd220, C4<0>, C4<0>;
v0x5581dc2b4390_0 .net *"_s4", 0 0, L_0x5581dc2dd1b0;  1 drivers
v0x5581dc2b4470_0 .net *"_s6", 0 0, L_0x5581dc2dd220;  1 drivers
v0x5581dc2b4550_0 .net "a", 0 0, L_0x5581dc2dd450;  1 drivers
v0x5581dc2b45f0_0 .net "b", 0 0, L_0x5581dc2dd540;  1 drivers
v0x5581dc2b46b0_0 .net "cin", 0 0, L_0x5581dc2dcd70;  alias, 1 drivers
v0x5581dc2b47a0_0 .net "cout", 0 0, L_0x5581dc2dd340;  alias, 1 drivers
v0x5581dc2b4840_0 .net "k", 0 0, L_0x5581dc2dcfc0;  1 drivers
v0x5581dc2b4900_0 .net "sum", 0 0, L_0x5581dc2dd030;  1 drivers
S_0x5581dc2b4a90 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2b3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2dd660 .functor XOR 1, L_0x5581dc2dda90, L_0x5581dc2ddb30, C4<0>, C4<0>;
L_0x5581dc2dd6d0 .functor XOR 1, L_0x5581dc2dd660, L_0x5581dc2dd340, C4<0>, C4<0>;
L_0x5581dc2dd820 .functor AND 1, L_0x5581dc2dd660, L_0x5581dc2dd340, C4<1>, C4<1>;
L_0x5581dc2dd890 .functor AND 1, L_0x5581dc2dda90, L_0x5581dc2ddb30, C4<1>, C4<1>;
L_0x5581dc2dd980 .functor OR 1, L_0x5581dc2dd820, L_0x5581dc2dd890, C4<0>, C4<0>;
v0x5581dc2b4d10_0 .net *"_s4", 0 0, L_0x5581dc2dd820;  1 drivers
v0x5581dc2b4df0_0 .net *"_s6", 0 0, L_0x5581dc2dd890;  1 drivers
v0x5581dc2b4ed0_0 .net "a", 0 0, L_0x5581dc2dda90;  1 drivers
v0x5581dc2b4fa0_0 .net "b", 0 0, L_0x5581dc2ddb30;  1 drivers
v0x5581dc2b5060_0 .net "cin", 0 0, L_0x5581dc2dd340;  alias, 1 drivers
v0x5581dc2b5150_0 .net "cout", 0 0, L_0x5581dc2dd980;  alias, 1 drivers
v0x5581dc2b51f0_0 .net "k", 0 0, L_0x5581dc2dd660;  1 drivers
v0x5581dc2b52b0_0 .net "sum", 0 0, L_0x5581dc2dd6d0;  1 drivers
S_0x5581dc2b5440 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2b3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2ddbd0 .functor XOR 1, L_0x5581dc2de000, L_0x5581dc2de130, C4<0>, C4<0>;
L_0x5581dc2ddc40 .functor XOR 1, L_0x5581dc2ddbd0, L_0x5581dc2dd980, C4<0>, C4<0>;
L_0x5581dc2ddd90 .functor AND 1, L_0x5581dc2ddbd0, L_0x5581dc2dd980, C4<1>, C4<1>;
L_0x5581dc2dde00 .functor AND 1, L_0x5581dc2de000, L_0x5581dc2de130, C4<1>, C4<1>;
L_0x5581dc2ddef0 .functor OR 1, L_0x5581dc2ddd90, L_0x5581dc2dde00, C4<0>, C4<0>;
v0x5581dc2b5690_0 .net *"_s4", 0 0, L_0x5581dc2ddd90;  1 drivers
v0x5581dc2b5790_0 .net *"_s6", 0 0, L_0x5581dc2dde00;  1 drivers
v0x5581dc2b5870_0 .net "a", 0 0, L_0x5581dc2de000;  1 drivers
v0x5581dc2b5940_0 .net "b", 0 0, L_0x5581dc2de130;  1 drivers
v0x5581dc2b5a00_0 .net "cin", 0 0, L_0x5581dc2dd980;  alias, 1 drivers
v0x5581dc2b5af0_0 .net "cout", 0 0, L_0x5581dc2ddef0;  alias, 1 drivers
v0x5581dc2b5b90_0 .net "k", 0 0, L_0x5581dc2ddbd0;  1 drivers
v0x5581dc2b5c50_0 .net "sum", 0 0, L_0x5581dc2ddc40;  1 drivers
S_0x5581dc2b6b60 .scope module, "f2" "fulladder8bit" 5 11, 6 3 0, S_0x5581dc2b0060;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2bceb0_0 .net "a", 7 0, L_0x5581dc2e1ff0;  1 drivers
v0x5581dc2bcfb0_0 .net "b", 7 0, L_0x5581dc2e20e0;  1 drivers
v0x5581dc2bd090_0 .net "c1", 0 0, L_0x5581dc2dfd00;  1 drivers
v0x5581dc2bd1c0_0 .net "ci", 0 0, L_0x5581dc2ddef0;  alias, 1 drivers
v0x5581dc2bd260_0 .net "co", 0 0, L_0x5581dc2e17d0;  alias, 1 drivers
v0x5581dc2bd350_0 .net "sum", 7 0, L_0x5581dc2e1eb0;  1 drivers
L_0x5581dc2e0200 .part L_0x5581dc2e1ff0, 0, 4;
L_0x5581dc2e02a0 .part L_0x5581dc2e20e0, 0, 4;
L_0x5581dc2e1cd0 .part L_0x5581dc2e1ff0, 4, 4;
L_0x5581dc2e1dc0 .part L_0x5581dc2e20e0, 4, 4;
L_0x5581dc2e1eb0 .concat8 [ 4 4 0 0], L_0x5581dc2e00c0, L_0x5581dc2e1b90;
S_0x5581dc2b6dd0 .scope module, "f1" "fulladder4bit" 6 12, 7 3 0, S_0x5581dc2b6b60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2b9690_0 .net "a", 3 0, L_0x5581dc2e0200;  1 drivers
v0x5581dc2b9790_0 .net "b", 3 0, L_0x5581dc2e02a0;  1 drivers
v0x5581dc2b9870_0 .net "c1", 0 0, L_0x5581dc2dec10;  1 drivers
v0x5581dc2b9960_0 .net "c2", 0 0, L_0x5581dc2df150;  1 drivers
v0x5581dc2b9a50_0 .net "c3", 0 0, L_0x5581dc2df790;  1 drivers
v0x5581dc2b9b90_0 .net "ci", 0 0, L_0x5581dc2ddef0;  alias, 1 drivers
v0x5581dc2b9cc0_0 .net "co", 0 0, L_0x5581dc2dfd00;  alias, 1 drivers
v0x5581dc2b9d60_0 .net "sum", 3 0, L_0x5581dc2e00c0;  1 drivers
L_0x5581dc2ded20 .part L_0x5581dc2e0200, 0, 1;
L_0x5581dc2dedc0 .part L_0x5581dc2e02a0, 0, 1;
L_0x5581dc2df260 .part L_0x5581dc2e0200, 1, 1;
L_0x5581dc2df350 .part L_0x5581dc2e02a0, 1, 1;
L_0x5581dc2df8a0 .part L_0x5581dc2e0200, 2, 1;
L_0x5581dc2df940 .part L_0x5581dc2e02a0, 2, 1;
L_0x5581dc2dfe10 .part L_0x5581dc2e0200, 3, 1;
L_0x5581dc2dff40 .part L_0x5581dc2e02a0, 3, 1;
L_0x5581dc2e00c0 .concat8 [ 1 1 1 1], L_0x5581dc2de8c0, L_0x5581dc2deed0, L_0x5581dc2df4e0, L_0x5581dc2dfa50;
S_0x5581dc2b7020 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2b6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2de850 .functor XOR 1, L_0x5581dc2ded20, L_0x5581dc2dedc0, C4<0>, C4<0>;
L_0x5581dc2de8c0 .functor XOR 1, L_0x5581dc2de850, L_0x5581dc2ddef0, C4<0>, C4<0>;
L_0x5581dc2dea90 .functor AND 1, L_0x5581dc2de850, L_0x5581dc2ddef0, C4<1>, C4<1>;
L_0x5581dc2deb00 .functor AND 1, L_0x5581dc2ded20, L_0x5581dc2dedc0, C4<1>, C4<1>;
L_0x5581dc2dec10 .functor OR 1, L_0x5581dc2dea90, L_0x5581dc2deb00, C4<0>, C4<0>;
v0x5581dc2b7290_0 .net *"_s4", 0 0, L_0x5581dc2dea90;  1 drivers
v0x5581dc2b7390_0 .net *"_s6", 0 0, L_0x5581dc2deb00;  1 drivers
v0x5581dc2b7470_0 .net "a", 0 0, L_0x5581dc2ded20;  1 drivers
v0x5581dc2b7510_0 .net "b", 0 0, L_0x5581dc2dedc0;  1 drivers
v0x5581dc2b75d0_0 .net "cin", 0 0, L_0x5581dc2ddef0;  alias, 1 drivers
v0x5581dc2b76c0_0 .net "cout", 0 0, L_0x5581dc2dec10;  alias, 1 drivers
v0x5581dc2b7780_0 .net "k", 0 0, L_0x5581dc2de850;  1 drivers
v0x5581dc2b7840_0 .net "sum", 0 0, L_0x5581dc2de8c0;  1 drivers
S_0x5581dc2b79a0 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2b6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2dee60 .functor XOR 1, L_0x5581dc2df260, L_0x5581dc2df350, C4<0>, C4<0>;
L_0x5581dc2deed0 .functor XOR 1, L_0x5581dc2dee60, L_0x5581dc2dec10, C4<0>, C4<0>;
L_0x5581dc2defc0 .functor AND 1, L_0x5581dc2dee60, L_0x5581dc2dec10, C4<1>, C4<1>;
L_0x5581dc2df030 .functor AND 1, L_0x5581dc2df260, L_0x5581dc2df350, C4<1>, C4<1>;
L_0x5581dc2df150 .functor OR 1, L_0x5581dc2defc0, L_0x5581dc2df030, C4<0>, C4<0>;
v0x5581dc2b7c10_0 .net *"_s4", 0 0, L_0x5581dc2defc0;  1 drivers
v0x5581dc2b7cf0_0 .net *"_s6", 0 0, L_0x5581dc2df030;  1 drivers
v0x5581dc2b7dd0_0 .net "a", 0 0, L_0x5581dc2df260;  1 drivers
v0x5581dc2b7ea0_0 .net "b", 0 0, L_0x5581dc2df350;  1 drivers
v0x5581dc2b7f60_0 .net "cin", 0 0, L_0x5581dc2dec10;  alias, 1 drivers
v0x5581dc2b8050_0 .net "cout", 0 0, L_0x5581dc2df150;  alias, 1 drivers
v0x5581dc2b80f0_0 .net "k", 0 0, L_0x5581dc2dee60;  1 drivers
v0x5581dc2b81b0_0 .net "sum", 0 0, L_0x5581dc2deed0;  1 drivers
S_0x5581dc2b8340 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2b6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2df470 .functor XOR 1, L_0x5581dc2df8a0, L_0x5581dc2df940, C4<0>, C4<0>;
L_0x5581dc2df4e0 .functor XOR 1, L_0x5581dc2df470, L_0x5581dc2df150, C4<0>, C4<0>;
L_0x5581dc2df630 .functor AND 1, L_0x5581dc2df470, L_0x5581dc2df150, C4<1>, C4<1>;
L_0x5581dc2df6a0 .functor AND 1, L_0x5581dc2df8a0, L_0x5581dc2df940, C4<1>, C4<1>;
L_0x5581dc2df790 .functor OR 1, L_0x5581dc2df630, L_0x5581dc2df6a0, C4<0>, C4<0>;
v0x5581dc2b85c0_0 .net *"_s4", 0 0, L_0x5581dc2df630;  1 drivers
v0x5581dc2b86a0_0 .net *"_s6", 0 0, L_0x5581dc2df6a0;  1 drivers
v0x5581dc2b8780_0 .net "a", 0 0, L_0x5581dc2df8a0;  1 drivers
v0x5581dc2b8850_0 .net "b", 0 0, L_0x5581dc2df940;  1 drivers
v0x5581dc2b8910_0 .net "cin", 0 0, L_0x5581dc2df150;  alias, 1 drivers
v0x5581dc2b8a00_0 .net "cout", 0 0, L_0x5581dc2df790;  alias, 1 drivers
v0x5581dc2b8aa0_0 .net "k", 0 0, L_0x5581dc2df470;  1 drivers
v0x5581dc2b8b60_0 .net "sum", 0 0, L_0x5581dc2df4e0;  1 drivers
S_0x5581dc2b8cf0 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2b6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2df9e0 .functor XOR 1, L_0x5581dc2dfe10, L_0x5581dc2dff40, C4<0>, C4<0>;
L_0x5581dc2dfa50 .functor XOR 1, L_0x5581dc2df9e0, L_0x5581dc2df790, C4<0>, C4<0>;
L_0x5581dc2dfba0 .functor AND 1, L_0x5581dc2df9e0, L_0x5581dc2df790, C4<1>, C4<1>;
L_0x5581dc2dfc10 .functor AND 1, L_0x5581dc2dfe10, L_0x5581dc2dff40, C4<1>, C4<1>;
L_0x5581dc2dfd00 .functor OR 1, L_0x5581dc2dfba0, L_0x5581dc2dfc10, C4<0>, C4<0>;
v0x5581dc2b8f40_0 .net *"_s4", 0 0, L_0x5581dc2dfba0;  1 drivers
v0x5581dc2b9040_0 .net *"_s6", 0 0, L_0x5581dc2dfc10;  1 drivers
v0x5581dc2b9120_0 .net "a", 0 0, L_0x5581dc2dfe10;  1 drivers
v0x5581dc2b91f0_0 .net "b", 0 0, L_0x5581dc2dff40;  1 drivers
v0x5581dc2b92b0_0 .net "cin", 0 0, L_0x5581dc2df790;  alias, 1 drivers
v0x5581dc2b93a0_0 .net "cout", 0 0, L_0x5581dc2dfd00;  alias, 1 drivers
v0x5581dc2b9440_0 .net "k", 0 0, L_0x5581dc2df9e0;  1 drivers
v0x5581dc2b9500_0 .net "sum", 0 0, L_0x5581dc2dfa50;  1 drivers
S_0x5581dc2b9ea0 .scope module, "f2" "fulladder4bit" 6 13, 7 3 0, S_0x5581dc2b6b60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2bc730_0 .net "a", 3 0, L_0x5581dc2e1cd0;  1 drivers
v0x5581dc2bc830_0 .net "b", 3 0, L_0x5581dc2e1dc0;  1 drivers
v0x5581dc2bc910_0 .net "c1", 0 0, L_0x5581dc2e0620;  1 drivers
v0x5581dc2bca00_0 .net "c2", 0 0, L_0x5581dc2e0c20;  1 drivers
v0x5581dc2bcaf0_0 .net "c3", 0 0, L_0x5581dc2e1260;  1 drivers
v0x5581dc2bcc30_0 .net "ci", 0 0, L_0x5581dc2dfd00;  alias, 1 drivers
v0x5581dc2bccd0_0 .net "co", 0 0, L_0x5581dc2e17d0;  alias, 1 drivers
v0x5581dc2bcd70_0 .net "sum", 3 0, L_0x5581dc2e1b90;  1 drivers
L_0x5581dc2e0730 .part L_0x5581dc2e1cd0, 0, 1;
L_0x5581dc2e07d0 .part L_0x5581dc2e1dc0, 0, 1;
L_0x5581dc2e0d30 .part L_0x5581dc2e1cd0, 1, 1;
L_0x5581dc2e0e20 .part L_0x5581dc2e1dc0, 1, 1;
L_0x5581dc2e1370 .part L_0x5581dc2e1cd0, 2, 1;
L_0x5581dc2e1410 .part L_0x5581dc2e1dc0, 2, 1;
L_0x5581dc2e18e0 .part L_0x5581dc2e1cd0, 3, 1;
L_0x5581dc2e1a10 .part L_0x5581dc2e1dc0, 3, 1;
L_0x5581dc2e1b90 .concat8 [ 1 1 1 1], L_0x5581dc2e03b0, L_0x5581dc2e0910, L_0x5581dc2e0fb0, L_0x5581dc2e1520;
S_0x5581dc2ba0c0 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2b9ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e0340 .functor XOR 1, L_0x5581dc2e0730, L_0x5581dc2e07d0, C4<0>, C4<0>;
L_0x5581dc2e03b0 .functor XOR 1, L_0x5581dc2e0340, L_0x5581dc2dfd00, C4<0>, C4<0>;
L_0x5581dc2e0470 .functor AND 1, L_0x5581dc2e0340, L_0x5581dc2dfd00, C4<1>, C4<1>;
L_0x5581dc2e04e0 .functor AND 1, L_0x5581dc2e0730, L_0x5581dc2e07d0, C4<1>, C4<1>;
L_0x5581dc2e0620 .functor OR 1, L_0x5581dc2e0470, L_0x5581dc2e04e0, C4<0>, C4<0>;
v0x5581dc2ba310_0 .net *"_s4", 0 0, L_0x5581dc2e0470;  1 drivers
v0x5581dc2ba410_0 .net *"_s6", 0 0, L_0x5581dc2e04e0;  1 drivers
v0x5581dc2ba4f0_0 .net "a", 0 0, L_0x5581dc2e0730;  1 drivers
v0x5581dc2ba590_0 .net "b", 0 0, L_0x5581dc2e07d0;  1 drivers
v0x5581dc2ba650_0 .net "cin", 0 0, L_0x5581dc2dfd00;  alias, 1 drivers
v0x5581dc2ba790_0 .net "cout", 0 0, L_0x5581dc2e0620;  alias, 1 drivers
v0x5581dc2ba850_0 .net "k", 0 0, L_0x5581dc2e0340;  1 drivers
v0x5581dc2ba910_0 .net "sum", 0 0, L_0x5581dc2e03b0;  1 drivers
S_0x5581dc2baa70 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2b9ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e0870 .functor XOR 1, L_0x5581dc2e0d30, L_0x5581dc2e0e20, C4<0>, C4<0>;
L_0x5581dc2e0910 .functor XOR 1, L_0x5581dc2e0870, L_0x5581dc2e0620, C4<0>, C4<0>;
L_0x5581dc2e0a90 .functor AND 1, L_0x5581dc2e0870, L_0x5581dc2e0620, C4<1>, C4<1>;
L_0x5581dc2e0b00 .functor AND 1, L_0x5581dc2e0d30, L_0x5581dc2e0e20, C4<1>, C4<1>;
L_0x5581dc2e0c20 .functor OR 1, L_0x5581dc2e0a90, L_0x5581dc2e0b00, C4<0>, C4<0>;
v0x5581dc2bace0_0 .net *"_s4", 0 0, L_0x5581dc2e0a90;  1 drivers
v0x5581dc2badc0_0 .net *"_s6", 0 0, L_0x5581dc2e0b00;  1 drivers
v0x5581dc2baea0_0 .net "a", 0 0, L_0x5581dc2e0d30;  1 drivers
v0x5581dc2baf40_0 .net "b", 0 0, L_0x5581dc2e0e20;  1 drivers
v0x5581dc2bb000_0 .net "cin", 0 0, L_0x5581dc2e0620;  alias, 1 drivers
v0x5581dc2bb0f0_0 .net "cout", 0 0, L_0x5581dc2e0c20;  alias, 1 drivers
v0x5581dc2bb190_0 .net "k", 0 0, L_0x5581dc2e0870;  1 drivers
v0x5581dc2bb250_0 .net "sum", 0 0, L_0x5581dc2e0910;  1 drivers
S_0x5581dc2bb3e0 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2b9ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e0f40 .functor XOR 1, L_0x5581dc2e1370, L_0x5581dc2e1410, C4<0>, C4<0>;
L_0x5581dc2e0fb0 .functor XOR 1, L_0x5581dc2e0f40, L_0x5581dc2e0c20, C4<0>, C4<0>;
L_0x5581dc2e1100 .functor AND 1, L_0x5581dc2e0f40, L_0x5581dc2e0c20, C4<1>, C4<1>;
L_0x5581dc2e1170 .functor AND 1, L_0x5581dc2e1370, L_0x5581dc2e1410, C4<1>, C4<1>;
L_0x5581dc2e1260 .functor OR 1, L_0x5581dc2e1100, L_0x5581dc2e1170, C4<0>, C4<0>;
v0x5581dc2bb660_0 .net *"_s4", 0 0, L_0x5581dc2e1100;  1 drivers
v0x5581dc2bb740_0 .net *"_s6", 0 0, L_0x5581dc2e1170;  1 drivers
v0x5581dc2bb820_0 .net "a", 0 0, L_0x5581dc2e1370;  1 drivers
v0x5581dc2bb8f0_0 .net "b", 0 0, L_0x5581dc2e1410;  1 drivers
v0x5581dc2bb9b0_0 .net "cin", 0 0, L_0x5581dc2e0c20;  alias, 1 drivers
v0x5581dc2bbaa0_0 .net "cout", 0 0, L_0x5581dc2e1260;  alias, 1 drivers
v0x5581dc2bbb40_0 .net "k", 0 0, L_0x5581dc2e0f40;  1 drivers
v0x5581dc2bbc00_0 .net "sum", 0 0, L_0x5581dc2e0fb0;  1 drivers
S_0x5581dc2bbd90 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2b9ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e14b0 .functor XOR 1, L_0x5581dc2e18e0, L_0x5581dc2e1a10, C4<0>, C4<0>;
L_0x5581dc2e1520 .functor XOR 1, L_0x5581dc2e14b0, L_0x5581dc2e1260, C4<0>, C4<0>;
L_0x5581dc2e1670 .functor AND 1, L_0x5581dc2e14b0, L_0x5581dc2e1260, C4<1>, C4<1>;
L_0x5581dc2e16e0 .functor AND 1, L_0x5581dc2e18e0, L_0x5581dc2e1a10, C4<1>, C4<1>;
L_0x5581dc2e17d0 .functor OR 1, L_0x5581dc2e1670, L_0x5581dc2e16e0, C4<0>, C4<0>;
v0x5581dc2bbfe0_0 .net *"_s4", 0 0, L_0x5581dc2e1670;  1 drivers
v0x5581dc2bc0e0_0 .net *"_s6", 0 0, L_0x5581dc2e16e0;  1 drivers
v0x5581dc2bc1c0_0 .net "a", 0 0, L_0x5581dc2e18e0;  1 drivers
v0x5581dc2bc290_0 .net "b", 0 0, L_0x5581dc2e1a10;  1 drivers
v0x5581dc2bc350_0 .net "cin", 0 0, L_0x5581dc2e1260;  alias, 1 drivers
v0x5581dc2bc440_0 .net "cout", 0 0, L_0x5581dc2e17d0;  alias, 1 drivers
v0x5581dc2bc4e0_0 .net "k", 0 0, L_0x5581dc2e14b0;  1 drivers
v0x5581dc2bc5a0_0 .net "sum", 0 0, L_0x5581dc2e1520;  1 drivers
S_0x5581dc2bdb30 .scope module, "f2" "fulladder16bit" 4 13, 5 3 0, S_0x5581dc2afe60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2cafe0_0 .net "a", 15 0, L_0x5581dc2e9710;  1 drivers
v0x5581dc2cb0e0_0 .net "b", 15 0, L_0x5581dc2e9800;  1 drivers
v0x5581dc2cb1c0_0 .net "c1", 0 0, L_0x5581dc2e52f0;  1 drivers
v0x5581dc2cb260_0 .net "ci", 0 0, L_0x5581dc2e17d0;  alias, 1 drivers
v0x5581dc2cb300_0 .net "co", 0 0, L_0x5581dc2e8bd0;  alias, 1 drivers
v0x5581dc2cb3f0_0 .net "sum", 15 0, L_0x5581dc2e95d0;  1 drivers
L_0x5581dc2e5b10 .part L_0x5581dc2e9710, 0, 8;
L_0x5581dc2e5bb0 .part L_0x5581dc2e9800, 0, 8;
L_0x5581dc2e93f0 .part L_0x5581dc2e9710, 8, 8;
L_0x5581dc2e94e0 .part L_0x5581dc2e9800, 8, 8;
L_0x5581dc2e95d0 .concat8 [ 8 8 0 0], L_0x5581dc2e59d0, L_0x5581dc2e92b0;
S_0x5581dc2bdda0 .scope module, "f1" "fulladder8bit" 5 10, 6 3 0, S_0x5581dc2bdb30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2c4090_0 .net "a", 7 0, L_0x5581dc2e5b10;  1 drivers
v0x5581dc2c4190_0 .net "b", 7 0, L_0x5581dc2e5bb0;  1 drivers
v0x5581dc2c4270_0 .net "c1", 0 0, L_0x5581dc2e3820;  1 drivers
v0x5581dc2c43a0_0 .net "ci", 0 0, L_0x5581dc2e17d0;  alias, 1 drivers
v0x5581dc2c4440_0 .net "co", 0 0, L_0x5581dc2e52f0;  alias, 1 drivers
v0x5581dc2c4530_0 .net "sum", 7 0, L_0x5581dc2e59d0;  1 drivers
L_0x5581dc2e3d20 .part L_0x5581dc2e5b10, 0, 4;
L_0x5581dc2e3dc0 .part L_0x5581dc2e5bb0, 0, 4;
L_0x5581dc2e57f0 .part L_0x5581dc2e5b10, 4, 4;
L_0x5581dc2e58e0 .part L_0x5581dc2e5bb0, 4, 4;
L_0x5581dc2e59d0 .concat8 [ 4 4 0 0], L_0x5581dc2e3be0, L_0x5581dc2e56b0;
S_0x5581dc2bdff0 .scope module, "f1" "fulladder4bit" 6 12, 7 3 0, S_0x5581dc2bdda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2c08b0_0 .net "a", 3 0, L_0x5581dc2e3d20;  1 drivers
v0x5581dc2c09b0_0 .net "b", 3 0, L_0x5581dc2e3dc0;  1 drivers
v0x5581dc2c0a90_0 .net "c1", 0 0, L_0x5581dc2e2700;  1 drivers
v0x5581dc2c0b80_0 .net "c2", 0 0, L_0x5581dc2e2c70;  1 drivers
v0x5581dc2c0c70_0 .net "c3", 0 0, L_0x5581dc2e32b0;  1 drivers
v0x5581dc2c0db0_0 .net "ci", 0 0, L_0x5581dc2e17d0;  alias, 1 drivers
v0x5581dc2c0e50_0 .net "co", 0 0, L_0x5581dc2e3820;  alias, 1 drivers
v0x5581dc2c0ef0_0 .net "sum", 3 0, L_0x5581dc2e3be0;  1 drivers
L_0x5581dc2e2810 .part L_0x5581dc2e3d20, 0, 1;
L_0x5581dc2e28b0 .part L_0x5581dc2e3dc0, 0, 1;
L_0x5581dc2e2d80 .part L_0x5581dc2e3d20, 1, 1;
L_0x5581dc2e2e70 .part L_0x5581dc2e3dc0, 1, 1;
L_0x5581dc2e33c0 .part L_0x5581dc2e3d20, 2, 1;
L_0x5581dc2e3460 .part L_0x5581dc2e3dc0, 2, 1;
L_0x5581dc2e3930 .part L_0x5581dc2e3d20, 3, 1;
L_0x5581dc2e3a60 .part L_0x5581dc2e3dc0, 3, 1;
L_0x5581dc2e3be0 .concat8 [ 1 1 1 1], L_0x5581dc2e24c0, L_0x5581dc2e29c0, L_0x5581dc2e3000, L_0x5581dc2e3570;
S_0x5581dc2be260 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2bdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e2450 .functor XOR 1, L_0x5581dc2e2810, L_0x5581dc2e28b0, C4<0>, C4<0>;
L_0x5581dc2e24c0 .functor XOR 1, L_0x5581dc2e2450, L_0x5581dc2e17d0, C4<0>, C4<0>;
L_0x5581dc2e2580 .functor AND 1, L_0x5581dc2e2450, L_0x5581dc2e17d0, C4<1>, C4<1>;
L_0x5581dc2e25f0 .functor AND 1, L_0x5581dc2e2810, L_0x5581dc2e28b0, C4<1>, C4<1>;
L_0x5581dc2e2700 .functor OR 1, L_0x5581dc2e2580, L_0x5581dc2e25f0, C4<0>, C4<0>;
v0x5581dc2be4d0_0 .net *"_s4", 0 0, L_0x5581dc2e2580;  1 drivers
v0x5581dc2be5d0_0 .net *"_s6", 0 0, L_0x5581dc2e25f0;  1 drivers
v0x5581dc2be6b0_0 .net "a", 0 0, L_0x5581dc2e2810;  1 drivers
v0x5581dc2be780_0 .net "b", 0 0, L_0x5581dc2e28b0;  1 drivers
v0x5581dc2be840_0 .net "cin", 0 0, L_0x5581dc2e17d0;  alias, 1 drivers
v0x5581dc2be930_0 .net "cout", 0 0, L_0x5581dc2e2700;  alias, 1 drivers
v0x5581dc2be9f0_0 .net "k", 0 0, L_0x5581dc2e2450;  1 drivers
v0x5581dc2beab0_0 .net "sum", 0 0, L_0x5581dc2e24c0;  1 drivers
S_0x5581dc2bec10 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2bdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e2950 .functor XOR 1, L_0x5581dc2e2d80, L_0x5581dc2e2e70, C4<0>, C4<0>;
L_0x5581dc2e29c0 .functor XOR 1, L_0x5581dc2e2950, L_0x5581dc2e2700, C4<0>, C4<0>;
L_0x5581dc2e2b10 .functor AND 1, L_0x5581dc2e2950, L_0x5581dc2e2700, C4<1>, C4<1>;
L_0x5581dc2e2b80 .functor AND 1, L_0x5581dc2e2d80, L_0x5581dc2e2e70, C4<1>, C4<1>;
L_0x5581dc2e2c70 .functor OR 1, L_0x5581dc2e2b10, L_0x5581dc2e2b80, C4<0>, C4<0>;
v0x5581dc2bee30_0 .net *"_s4", 0 0, L_0x5581dc2e2b10;  1 drivers
v0x5581dc2bef10_0 .net *"_s6", 0 0, L_0x5581dc2e2b80;  1 drivers
v0x5581dc2beff0_0 .net "a", 0 0, L_0x5581dc2e2d80;  1 drivers
v0x5581dc2bf0c0_0 .net "b", 0 0, L_0x5581dc2e2e70;  1 drivers
v0x5581dc2bf180_0 .net "cin", 0 0, L_0x5581dc2e2700;  alias, 1 drivers
v0x5581dc2bf270_0 .net "cout", 0 0, L_0x5581dc2e2c70;  alias, 1 drivers
v0x5581dc2bf310_0 .net "k", 0 0, L_0x5581dc2e2950;  1 drivers
v0x5581dc2bf3d0_0 .net "sum", 0 0, L_0x5581dc2e29c0;  1 drivers
S_0x5581dc2bf560 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2bdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e2f90 .functor XOR 1, L_0x5581dc2e33c0, L_0x5581dc2e3460, C4<0>, C4<0>;
L_0x5581dc2e3000 .functor XOR 1, L_0x5581dc2e2f90, L_0x5581dc2e2c70, C4<0>, C4<0>;
L_0x5581dc2e3150 .functor AND 1, L_0x5581dc2e2f90, L_0x5581dc2e2c70, C4<1>, C4<1>;
L_0x5581dc2e31c0 .functor AND 1, L_0x5581dc2e33c0, L_0x5581dc2e3460, C4<1>, C4<1>;
L_0x5581dc2e32b0 .functor OR 1, L_0x5581dc2e3150, L_0x5581dc2e31c0, C4<0>, C4<0>;
v0x5581dc2bf7e0_0 .net *"_s4", 0 0, L_0x5581dc2e3150;  1 drivers
v0x5581dc2bf8c0_0 .net *"_s6", 0 0, L_0x5581dc2e31c0;  1 drivers
v0x5581dc2bf9a0_0 .net "a", 0 0, L_0x5581dc2e33c0;  1 drivers
v0x5581dc2bfa70_0 .net "b", 0 0, L_0x5581dc2e3460;  1 drivers
v0x5581dc2bfb30_0 .net "cin", 0 0, L_0x5581dc2e2c70;  alias, 1 drivers
v0x5581dc2bfc20_0 .net "cout", 0 0, L_0x5581dc2e32b0;  alias, 1 drivers
v0x5581dc2bfcc0_0 .net "k", 0 0, L_0x5581dc2e2f90;  1 drivers
v0x5581dc2bfd80_0 .net "sum", 0 0, L_0x5581dc2e3000;  1 drivers
S_0x5581dc2bff10 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2bdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e3500 .functor XOR 1, L_0x5581dc2e3930, L_0x5581dc2e3a60, C4<0>, C4<0>;
L_0x5581dc2e3570 .functor XOR 1, L_0x5581dc2e3500, L_0x5581dc2e32b0, C4<0>, C4<0>;
L_0x5581dc2e36c0 .functor AND 1, L_0x5581dc2e3500, L_0x5581dc2e32b0, C4<1>, C4<1>;
L_0x5581dc2e3730 .functor AND 1, L_0x5581dc2e3930, L_0x5581dc2e3a60, C4<1>, C4<1>;
L_0x5581dc2e3820 .functor OR 1, L_0x5581dc2e36c0, L_0x5581dc2e3730, C4<0>, C4<0>;
v0x5581dc2c0160_0 .net *"_s4", 0 0, L_0x5581dc2e36c0;  1 drivers
v0x5581dc2c0260_0 .net *"_s6", 0 0, L_0x5581dc2e3730;  1 drivers
v0x5581dc2c0340_0 .net "a", 0 0, L_0x5581dc2e3930;  1 drivers
v0x5581dc2c0410_0 .net "b", 0 0, L_0x5581dc2e3a60;  1 drivers
v0x5581dc2c04d0_0 .net "cin", 0 0, L_0x5581dc2e32b0;  alias, 1 drivers
v0x5581dc2c05c0_0 .net "cout", 0 0, L_0x5581dc2e3820;  alias, 1 drivers
v0x5581dc2c0660_0 .net "k", 0 0, L_0x5581dc2e3500;  1 drivers
v0x5581dc2c0720_0 .net "sum", 0 0, L_0x5581dc2e3570;  1 drivers
S_0x5581dc2c1030 .scope module, "f2" "fulladder4bit" 6 13, 7 3 0, S_0x5581dc2bdda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2c3910_0 .net "a", 3 0, L_0x5581dc2e57f0;  1 drivers
v0x5581dc2c3a10_0 .net "b", 3 0, L_0x5581dc2e58e0;  1 drivers
v0x5581dc2c3af0_0 .net "c1", 0 0, L_0x5581dc2e4140;  1 drivers
v0x5581dc2c3be0_0 .net "c2", 0 0, L_0x5581dc2e4740;  1 drivers
v0x5581dc2c3cd0_0 .net "c3", 0 0, L_0x5581dc2e4d80;  1 drivers
v0x5581dc2c3e10_0 .net "ci", 0 0, L_0x5581dc2e3820;  alias, 1 drivers
v0x5581dc2c3eb0_0 .net "co", 0 0, L_0x5581dc2e52f0;  alias, 1 drivers
v0x5581dc2c3f50_0 .net "sum", 3 0, L_0x5581dc2e56b0;  1 drivers
L_0x5581dc2e4250 .part L_0x5581dc2e57f0, 0, 1;
L_0x5581dc2e42f0 .part L_0x5581dc2e58e0, 0, 1;
L_0x5581dc2e4850 .part L_0x5581dc2e57f0, 1, 1;
L_0x5581dc2e4940 .part L_0x5581dc2e58e0, 1, 1;
L_0x5581dc2e4e90 .part L_0x5581dc2e57f0, 2, 1;
L_0x5581dc2e4f30 .part L_0x5581dc2e58e0, 2, 1;
L_0x5581dc2e5400 .part L_0x5581dc2e57f0, 3, 1;
L_0x5581dc2e5530 .part L_0x5581dc2e58e0, 3, 1;
L_0x5581dc2e56b0 .concat8 [ 1 1 1 1], L_0x5581dc2e3ed0, L_0x5581dc2e4430, L_0x5581dc2e4ad0, L_0x5581dc2e5040;
S_0x5581dc2c12a0 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2c1030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e3e60 .functor XOR 1, L_0x5581dc2e4250, L_0x5581dc2e42f0, C4<0>, C4<0>;
L_0x5581dc2e3ed0 .functor XOR 1, L_0x5581dc2e3e60, L_0x5581dc2e3820, C4<0>, C4<0>;
L_0x5581dc2e3f90 .functor AND 1, L_0x5581dc2e3e60, L_0x5581dc2e3820, C4<1>, C4<1>;
L_0x5581dc2e4000 .functor AND 1, L_0x5581dc2e4250, L_0x5581dc2e42f0, C4<1>, C4<1>;
L_0x5581dc2e4140 .functor OR 1, L_0x5581dc2e3f90, L_0x5581dc2e4000, C4<0>, C4<0>;
v0x5581dc2c14f0_0 .net *"_s4", 0 0, L_0x5581dc2e3f90;  1 drivers
v0x5581dc2c15f0_0 .net *"_s6", 0 0, L_0x5581dc2e4000;  1 drivers
v0x5581dc2c16d0_0 .net "a", 0 0, L_0x5581dc2e4250;  1 drivers
v0x5581dc2c1770_0 .net "b", 0 0, L_0x5581dc2e42f0;  1 drivers
v0x5581dc2c1830_0 .net "cin", 0 0, L_0x5581dc2e3820;  alias, 1 drivers
v0x5581dc2c1970_0 .net "cout", 0 0, L_0x5581dc2e4140;  alias, 1 drivers
v0x5581dc2c1a30_0 .net "k", 0 0, L_0x5581dc2e3e60;  1 drivers
v0x5581dc2c1af0_0 .net "sum", 0 0, L_0x5581dc2e3ed0;  1 drivers
S_0x5581dc2c1c50 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2c1030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e4390 .functor XOR 1, L_0x5581dc2e4850, L_0x5581dc2e4940, C4<0>, C4<0>;
L_0x5581dc2e4430 .functor XOR 1, L_0x5581dc2e4390, L_0x5581dc2e4140, C4<0>, C4<0>;
L_0x5581dc2e45b0 .functor AND 1, L_0x5581dc2e4390, L_0x5581dc2e4140, C4<1>, C4<1>;
L_0x5581dc2e4620 .functor AND 1, L_0x5581dc2e4850, L_0x5581dc2e4940, C4<1>, C4<1>;
L_0x5581dc2e4740 .functor OR 1, L_0x5581dc2e45b0, L_0x5581dc2e4620, C4<0>, C4<0>;
v0x5581dc2c1ec0_0 .net *"_s4", 0 0, L_0x5581dc2e45b0;  1 drivers
v0x5581dc2c1fa0_0 .net *"_s6", 0 0, L_0x5581dc2e4620;  1 drivers
v0x5581dc2c2080_0 .net "a", 0 0, L_0x5581dc2e4850;  1 drivers
v0x5581dc2c2120_0 .net "b", 0 0, L_0x5581dc2e4940;  1 drivers
v0x5581dc2c21e0_0 .net "cin", 0 0, L_0x5581dc2e4140;  alias, 1 drivers
v0x5581dc2c22d0_0 .net "cout", 0 0, L_0x5581dc2e4740;  alias, 1 drivers
v0x5581dc2c2370_0 .net "k", 0 0, L_0x5581dc2e4390;  1 drivers
v0x5581dc2c2430_0 .net "sum", 0 0, L_0x5581dc2e4430;  1 drivers
S_0x5581dc2c25c0 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2c1030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e4a60 .functor XOR 1, L_0x5581dc2e4e90, L_0x5581dc2e4f30, C4<0>, C4<0>;
L_0x5581dc2e4ad0 .functor XOR 1, L_0x5581dc2e4a60, L_0x5581dc2e4740, C4<0>, C4<0>;
L_0x5581dc2e4c20 .functor AND 1, L_0x5581dc2e4a60, L_0x5581dc2e4740, C4<1>, C4<1>;
L_0x5581dc2e4c90 .functor AND 1, L_0x5581dc2e4e90, L_0x5581dc2e4f30, C4<1>, C4<1>;
L_0x5581dc2e4d80 .functor OR 1, L_0x5581dc2e4c20, L_0x5581dc2e4c90, C4<0>, C4<0>;
v0x5581dc2c2840_0 .net *"_s4", 0 0, L_0x5581dc2e4c20;  1 drivers
v0x5581dc2c2920_0 .net *"_s6", 0 0, L_0x5581dc2e4c90;  1 drivers
v0x5581dc2c2a00_0 .net "a", 0 0, L_0x5581dc2e4e90;  1 drivers
v0x5581dc2c2ad0_0 .net "b", 0 0, L_0x5581dc2e4f30;  1 drivers
v0x5581dc2c2b90_0 .net "cin", 0 0, L_0x5581dc2e4740;  alias, 1 drivers
v0x5581dc2c2c80_0 .net "cout", 0 0, L_0x5581dc2e4d80;  alias, 1 drivers
v0x5581dc2c2d20_0 .net "k", 0 0, L_0x5581dc2e4a60;  1 drivers
v0x5581dc2c2de0_0 .net "sum", 0 0, L_0x5581dc2e4ad0;  1 drivers
S_0x5581dc2c2f70 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2c1030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e4fd0 .functor XOR 1, L_0x5581dc2e5400, L_0x5581dc2e5530, C4<0>, C4<0>;
L_0x5581dc2e5040 .functor XOR 1, L_0x5581dc2e4fd0, L_0x5581dc2e4d80, C4<0>, C4<0>;
L_0x5581dc2e5190 .functor AND 1, L_0x5581dc2e4fd0, L_0x5581dc2e4d80, C4<1>, C4<1>;
L_0x5581dc2e5200 .functor AND 1, L_0x5581dc2e5400, L_0x5581dc2e5530, C4<1>, C4<1>;
L_0x5581dc2e52f0 .functor OR 1, L_0x5581dc2e5190, L_0x5581dc2e5200, C4<0>, C4<0>;
v0x5581dc2c31c0_0 .net *"_s4", 0 0, L_0x5581dc2e5190;  1 drivers
v0x5581dc2c32c0_0 .net *"_s6", 0 0, L_0x5581dc2e5200;  1 drivers
v0x5581dc2c33a0_0 .net "a", 0 0, L_0x5581dc2e5400;  1 drivers
v0x5581dc2c3470_0 .net "b", 0 0, L_0x5581dc2e5530;  1 drivers
v0x5581dc2c3530_0 .net "cin", 0 0, L_0x5581dc2e4d80;  alias, 1 drivers
v0x5581dc2c3620_0 .net "cout", 0 0, L_0x5581dc2e52f0;  alias, 1 drivers
v0x5581dc2c36c0_0 .net "k", 0 0, L_0x5581dc2e4fd0;  1 drivers
v0x5581dc2c3780_0 .net "sum", 0 0, L_0x5581dc2e5040;  1 drivers
S_0x5581dc2c4690 .scope module, "f2" "fulladder8bit" 5 11, 6 3 0, S_0x5581dc2bdb30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2ca9e0_0 .net "a", 7 0, L_0x5581dc2e93f0;  1 drivers
v0x5581dc2caae0_0 .net "b", 7 0, L_0x5581dc2e94e0;  1 drivers
v0x5581dc2cabc0_0 .net "c1", 0 0, L_0x5581dc2e7100;  1 drivers
v0x5581dc2cacf0_0 .net "ci", 0 0, L_0x5581dc2e52f0;  alias, 1 drivers
v0x5581dc2cad90_0 .net "co", 0 0, L_0x5581dc2e8bd0;  alias, 1 drivers
v0x5581dc2cae80_0 .net "sum", 7 0, L_0x5581dc2e92b0;  1 drivers
L_0x5581dc2e7600 .part L_0x5581dc2e93f0, 0, 4;
L_0x5581dc2e76a0 .part L_0x5581dc2e94e0, 0, 4;
L_0x5581dc2e90d0 .part L_0x5581dc2e93f0, 4, 4;
L_0x5581dc2e91c0 .part L_0x5581dc2e94e0, 4, 4;
L_0x5581dc2e92b0 .concat8 [ 4 4 0 0], L_0x5581dc2e74c0, L_0x5581dc2e8f90;
S_0x5581dc2c4900 .scope module, "f1" "fulladder4bit" 6 12, 7 3 0, S_0x5581dc2c4690;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2c71c0_0 .net "a", 3 0, L_0x5581dc2e7600;  1 drivers
v0x5581dc2c72c0_0 .net "b", 3 0, L_0x5581dc2e76a0;  1 drivers
v0x5581dc2c73a0_0 .net "c1", 0 0, L_0x5581dc2e6010;  1 drivers
v0x5581dc2c7490_0 .net "c2", 0 0, L_0x5581dc2e6550;  1 drivers
v0x5581dc2c7580_0 .net "c3", 0 0, L_0x5581dc2e6b90;  1 drivers
v0x5581dc2c76c0_0 .net "ci", 0 0, L_0x5581dc2e52f0;  alias, 1 drivers
v0x5581dc2c77f0_0 .net "co", 0 0, L_0x5581dc2e7100;  alias, 1 drivers
v0x5581dc2c7890_0 .net "sum", 3 0, L_0x5581dc2e74c0;  1 drivers
L_0x5581dc2e6120 .part L_0x5581dc2e7600, 0, 1;
L_0x5581dc2e61c0 .part L_0x5581dc2e76a0, 0, 1;
L_0x5581dc2e6660 .part L_0x5581dc2e7600, 1, 1;
L_0x5581dc2e6750 .part L_0x5581dc2e76a0, 1, 1;
L_0x5581dc2e6ca0 .part L_0x5581dc2e7600, 2, 1;
L_0x5581dc2e6d40 .part L_0x5581dc2e76a0, 2, 1;
L_0x5581dc2e7210 .part L_0x5581dc2e7600, 3, 1;
L_0x5581dc2e7340 .part L_0x5581dc2e76a0, 3, 1;
L_0x5581dc2e74c0 .concat8 [ 1 1 1 1], L_0x5581dc2e5cc0, L_0x5581dc2e62d0, L_0x5581dc2e68e0, L_0x5581dc2e6e50;
S_0x5581dc2c4b50 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2c4900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e5c50 .functor XOR 1, L_0x5581dc2e6120, L_0x5581dc2e61c0, C4<0>, C4<0>;
L_0x5581dc2e5cc0 .functor XOR 1, L_0x5581dc2e5c50, L_0x5581dc2e52f0, C4<0>, C4<0>;
L_0x5581dc2e5e90 .functor AND 1, L_0x5581dc2e5c50, L_0x5581dc2e52f0, C4<1>, C4<1>;
L_0x5581dc2e5f00 .functor AND 1, L_0x5581dc2e6120, L_0x5581dc2e61c0, C4<1>, C4<1>;
L_0x5581dc2e6010 .functor OR 1, L_0x5581dc2e5e90, L_0x5581dc2e5f00, C4<0>, C4<0>;
v0x5581dc2c4dc0_0 .net *"_s4", 0 0, L_0x5581dc2e5e90;  1 drivers
v0x5581dc2c4ec0_0 .net *"_s6", 0 0, L_0x5581dc2e5f00;  1 drivers
v0x5581dc2c4fa0_0 .net "a", 0 0, L_0x5581dc2e6120;  1 drivers
v0x5581dc2c5040_0 .net "b", 0 0, L_0x5581dc2e61c0;  1 drivers
v0x5581dc2c5100_0 .net "cin", 0 0, L_0x5581dc2e52f0;  alias, 1 drivers
v0x5581dc2c51f0_0 .net "cout", 0 0, L_0x5581dc2e6010;  alias, 1 drivers
v0x5581dc2c52b0_0 .net "k", 0 0, L_0x5581dc2e5c50;  1 drivers
v0x5581dc2c5370_0 .net "sum", 0 0, L_0x5581dc2e5cc0;  1 drivers
S_0x5581dc2c54d0 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2c4900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e6260 .functor XOR 1, L_0x5581dc2e6660, L_0x5581dc2e6750, C4<0>, C4<0>;
L_0x5581dc2e62d0 .functor XOR 1, L_0x5581dc2e6260, L_0x5581dc2e6010, C4<0>, C4<0>;
L_0x5581dc2e63c0 .functor AND 1, L_0x5581dc2e6260, L_0x5581dc2e6010, C4<1>, C4<1>;
L_0x5581dc2e6430 .functor AND 1, L_0x5581dc2e6660, L_0x5581dc2e6750, C4<1>, C4<1>;
L_0x5581dc2e6550 .functor OR 1, L_0x5581dc2e63c0, L_0x5581dc2e6430, C4<0>, C4<0>;
v0x5581dc2c5740_0 .net *"_s4", 0 0, L_0x5581dc2e63c0;  1 drivers
v0x5581dc2c5820_0 .net *"_s6", 0 0, L_0x5581dc2e6430;  1 drivers
v0x5581dc2c5900_0 .net "a", 0 0, L_0x5581dc2e6660;  1 drivers
v0x5581dc2c59d0_0 .net "b", 0 0, L_0x5581dc2e6750;  1 drivers
v0x5581dc2c5a90_0 .net "cin", 0 0, L_0x5581dc2e6010;  alias, 1 drivers
v0x5581dc2c5b80_0 .net "cout", 0 0, L_0x5581dc2e6550;  alias, 1 drivers
v0x5581dc2c5c20_0 .net "k", 0 0, L_0x5581dc2e6260;  1 drivers
v0x5581dc2c5ce0_0 .net "sum", 0 0, L_0x5581dc2e62d0;  1 drivers
S_0x5581dc2c5e70 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2c4900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e6870 .functor XOR 1, L_0x5581dc2e6ca0, L_0x5581dc2e6d40, C4<0>, C4<0>;
L_0x5581dc2e68e0 .functor XOR 1, L_0x5581dc2e6870, L_0x5581dc2e6550, C4<0>, C4<0>;
L_0x5581dc2e6a30 .functor AND 1, L_0x5581dc2e6870, L_0x5581dc2e6550, C4<1>, C4<1>;
L_0x5581dc2e6aa0 .functor AND 1, L_0x5581dc2e6ca0, L_0x5581dc2e6d40, C4<1>, C4<1>;
L_0x5581dc2e6b90 .functor OR 1, L_0x5581dc2e6a30, L_0x5581dc2e6aa0, C4<0>, C4<0>;
v0x5581dc2c60f0_0 .net *"_s4", 0 0, L_0x5581dc2e6a30;  1 drivers
v0x5581dc2c61d0_0 .net *"_s6", 0 0, L_0x5581dc2e6aa0;  1 drivers
v0x5581dc2c62b0_0 .net "a", 0 0, L_0x5581dc2e6ca0;  1 drivers
v0x5581dc2c6380_0 .net "b", 0 0, L_0x5581dc2e6d40;  1 drivers
v0x5581dc2c6440_0 .net "cin", 0 0, L_0x5581dc2e6550;  alias, 1 drivers
v0x5581dc2c6530_0 .net "cout", 0 0, L_0x5581dc2e6b90;  alias, 1 drivers
v0x5581dc2c65d0_0 .net "k", 0 0, L_0x5581dc2e6870;  1 drivers
v0x5581dc2c6690_0 .net "sum", 0 0, L_0x5581dc2e68e0;  1 drivers
S_0x5581dc2c6820 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2c4900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e6de0 .functor XOR 1, L_0x5581dc2e7210, L_0x5581dc2e7340, C4<0>, C4<0>;
L_0x5581dc2e6e50 .functor XOR 1, L_0x5581dc2e6de0, L_0x5581dc2e6b90, C4<0>, C4<0>;
L_0x5581dc2e6fa0 .functor AND 1, L_0x5581dc2e6de0, L_0x5581dc2e6b90, C4<1>, C4<1>;
L_0x5581dc2e7010 .functor AND 1, L_0x5581dc2e7210, L_0x5581dc2e7340, C4<1>, C4<1>;
L_0x5581dc2e7100 .functor OR 1, L_0x5581dc2e6fa0, L_0x5581dc2e7010, C4<0>, C4<0>;
v0x5581dc2c6a70_0 .net *"_s4", 0 0, L_0x5581dc2e6fa0;  1 drivers
v0x5581dc2c6b70_0 .net *"_s6", 0 0, L_0x5581dc2e7010;  1 drivers
v0x5581dc2c6c50_0 .net "a", 0 0, L_0x5581dc2e7210;  1 drivers
v0x5581dc2c6d20_0 .net "b", 0 0, L_0x5581dc2e7340;  1 drivers
v0x5581dc2c6de0_0 .net "cin", 0 0, L_0x5581dc2e6b90;  alias, 1 drivers
v0x5581dc2c6ed0_0 .net "cout", 0 0, L_0x5581dc2e7100;  alias, 1 drivers
v0x5581dc2c6f70_0 .net "k", 0 0, L_0x5581dc2e6de0;  1 drivers
v0x5581dc2c7030_0 .net "sum", 0 0, L_0x5581dc2e6e50;  1 drivers
S_0x5581dc2c79d0 .scope module, "f2" "fulladder4bit" 6 13, 7 3 0, S_0x5581dc2c4690;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "co"
v0x5581dc2ca260_0 .net "a", 3 0, L_0x5581dc2e90d0;  1 drivers
v0x5581dc2ca360_0 .net "b", 3 0, L_0x5581dc2e91c0;  1 drivers
v0x5581dc2ca440_0 .net "c1", 0 0, L_0x5581dc2e7a20;  1 drivers
v0x5581dc2ca530_0 .net "c2", 0 0, L_0x5581dc2e8020;  1 drivers
v0x5581dc2ca620_0 .net "c3", 0 0, L_0x5581dc2e8660;  1 drivers
v0x5581dc2ca760_0 .net "ci", 0 0, L_0x5581dc2e7100;  alias, 1 drivers
v0x5581dc2ca800_0 .net "co", 0 0, L_0x5581dc2e8bd0;  alias, 1 drivers
v0x5581dc2ca8a0_0 .net "sum", 3 0, L_0x5581dc2e8f90;  1 drivers
L_0x5581dc2e7b30 .part L_0x5581dc2e90d0, 0, 1;
L_0x5581dc2e7bd0 .part L_0x5581dc2e91c0, 0, 1;
L_0x5581dc2e8130 .part L_0x5581dc2e90d0, 1, 1;
L_0x5581dc2e8220 .part L_0x5581dc2e91c0, 1, 1;
L_0x5581dc2e8770 .part L_0x5581dc2e90d0, 2, 1;
L_0x5581dc2e8810 .part L_0x5581dc2e91c0, 2, 1;
L_0x5581dc2e8ce0 .part L_0x5581dc2e90d0, 3, 1;
L_0x5581dc2e8e10 .part L_0x5581dc2e91c0, 3, 1;
L_0x5581dc2e8f90 .concat8 [ 1 1 1 1], L_0x5581dc2e77b0, L_0x5581dc2e7d10, L_0x5581dc2e83b0, L_0x5581dc2e8920;
S_0x5581dc2c7bf0 .scope module, "FA0" "fulladder1bit" 7 13, 8 1 0, S_0x5581dc2c79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e7740 .functor XOR 1, L_0x5581dc2e7b30, L_0x5581dc2e7bd0, C4<0>, C4<0>;
L_0x5581dc2e77b0 .functor XOR 1, L_0x5581dc2e7740, L_0x5581dc2e7100, C4<0>, C4<0>;
L_0x5581dc2e7870 .functor AND 1, L_0x5581dc2e7740, L_0x5581dc2e7100, C4<1>, C4<1>;
L_0x5581dc2e78e0 .functor AND 1, L_0x5581dc2e7b30, L_0x5581dc2e7bd0, C4<1>, C4<1>;
L_0x5581dc2e7a20 .functor OR 1, L_0x5581dc2e7870, L_0x5581dc2e78e0, C4<0>, C4<0>;
v0x5581dc2c7e40_0 .net *"_s4", 0 0, L_0x5581dc2e7870;  1 drivers
v0x5581dc2c7f40_0 .net *"_s6", 0 0, L_0x5581dc2e78e0;  1 drivers
v0x5581dc2c8020_0 .net "a", 0 0, L_0x5581dc2e7b30;  1 drivers
v0x5581dc2c80c0_0 .net "b", 0 0, L_0x5581dc2e7bd0;  1 drivers
v0x5581dc2c8180_0 .net "cin", 0 0, L_0x5581dc2e7100;  alias, 1 drivers
v0x5581dc2c82c0_0 .net "cout", 0 0, L_0x5581dc2e7a20;  alias, 1 drivers
v0x5581dc2c8380_0 .net "k", 0 0, L_0x5581dc2e7740;  1 drivers
v0x5581dc2c8440_0 .net "sum", 0 0, L_0x5581dc2e77b0;  1 drivers
S_0x5581dc2c85a0 .scope module, "FA1" "fulladder1bit" 7 14, 8 1 0, S_0x5581dc2c79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e7c70 .functor XOR 1, L_0x5581dc2e8130, L_0x5581dc2e8220, C4<0>, C4<0>;
L_0x5581dc2e7d10 .functor XOR 1, L_0x5581dc2e7c70, L_0x5581dc2e7a20, C4<0>, C4<0>;
L_0x5581dc2e7e90 .functor AND 1, L_0x5581dc2e7c70, L_0x5581dc2e7a20, C4<1>, C4<1>;
L_0x5581dc2e7f00 .functor AND 1, L_0x5581dc2e8130, L_0x5581dc2e8220, C4<1>, C4<1>;
L_0x5581dc2e8020 .functor OR 1, L_0x5581dc2e7e90, L_0x5581dc2e7f00, C4<0>, C4<0>;
v0x5581dc2c8810_0 .net *"_s4", 0 0, L_0x5581dc2e7e90;  1 drivers
v0x5581dc2c88f0_0 .net *"_s6", 0 0, L_0x5581dc2e7f00;  1 drivers
v0x5581dc2c89d0_0 .net "a", 0 0, L_0x5581dc2e8130;  1 drivers
v0x5581dc2c8a70_0 .net "b", 0 0, L_0x5581dc2e8220;  1 drivers
v0x5581dc2c8b30_0 .net "cin", 0 0, L_0x5581dc2e7a20;  alias, 1 drivers
v0x5581dc2c8c20_0 .net "cout", 0 0, L_0x5581dc2e8020;  alias, 1 drivers
v0x5581dc2c8cc0_0 .net "k", 0 0, L_0x5581dc2e7c70;  1 drivers
v0x5581dc2c8d80_0 .net "sum", 0 0, L_0x5581dc2e7d10;  1 drivers
S_0x5581dc2c8f10 .scope module, "FA2" "fulladder1bit" 7 15, 8 1 0, S_0x5581dc2c79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e8340 .functor XOR 1, L_0x5581dc2e8770, L_0x5581dc2e8810, C4<0>, C4<0>;
L_0x5581dc2e83b0 .functor XOR 1, L_0x5581dc2e8340, L_0x5581dc2e8020, C4<0>, C4<0>;
L_0x5581dc2e8500 .functor AND 1, L_0x5581dc2e8340, L_0x5581dc2e8020, C4<1>, C4<1>;
L_0x5581dc2e8570 .functor AND 1, L_0x5581dc2e8770, L_0x5581dc2e8810, C4<1>, C4<1>;
L_0x5581dc2e8660 .functor OR 1, L_0x5581dc2e8500, L_0x5581dc2e8570, C4<0>, C4<0>;
v0x5581dc2c9190_0 .net *"_s4", 0 0, L_0x5581dc2e8500;  1 drivers
v0x5581dc2c9270_0 .net *"_s6", 0 0, L_0x5581dc2e8570;  1 drivers
v0x5581dc2c9350_0 .net "a", 0 0, L_0x5581dc2e8770;  1 drivers
v0x5581dc2c9420_0 .net "b", 0 0, L_0x5581dc2e8810;  1 drivers
v0x5581dc2c94e0_0 .net "cin", 0 0, L_0x5581dc2e8020;  alias, 1 drivers
v0x5581dc2c95d0_0 .net "cout", 0 0, L_0x5581dc2e8660;  alias, 1 drivers
v0x5581dc2c9670_0 .net "k", 0 0, L_0x5581dc2e8340;  1 drivers
v0x5581dc2c9730_0 .net "sum", 0 0, L_0x5581dc2e83b0;  1 drivers
S_0x5581dc2c98c0 .scope module, "FA3" "fulladder1bit" 7 16, 8 1 0, S_0x5581dc2c79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x5581dc2e88b0 .functor XOR 1, L_0x5581dc2e8ce0, L_0x5581dc2e8e10, C4<0>, C4<0>;
L_0x5581dc2e8920 .functor XOR 1, L_0x5581dc2e88b0, L_0x5581dc2e8660, C4<0>, C4<0>;
L_0x5581dc2e8a70 .functor AND 1, L_0x5581dc2e88b0, L_0x5581dc2e8660, C4<1>, C4<1>;
L_0x5581dc2e8ae0 .functor AND 1, L_0x5581dc2e8ce0, L_0x5581dc2e8e10, C4<1>, C4<1>;
L_0x5581dc2e8bd0 .functor OR 1, L_0x5581dc2e8a70, L_0x5581dc2e8ae0, C4<0>, C4<0>;
v0x5581dc2c9b10_0 .net *"_s4", 0 0, L_0x5581dc2e8a70;  1 drivers
v0x5581dc2c9c10_0 .net *"_s6", 0 0, L_0x5581dc2e8ae0;  1 drivers
v0x5581dc2c9cf0_0 .net "a", 0 0, L_0x5581dc2e8ce0;  1 drivers
v0x5581dc2c9dc0_0 .net "b", 0 0, L_0x5581dc2e8e10;  1 drivers
v0x5581dc2c9e80_0 .net "cin", 0 0, L_0x5581dc2e8660;  alias, 1 drivers
v0x5581dc2c9f70_0 .net "cout", 0 0, L_0x5581dc2e8bd0;  alias, 1 drivers
v0x5581dc2ca010_0 .net "k", 0 0, L_0x5581dc2e88b0;  1 drivers
v0x5581dc2ca0d0_0 .net "sum", 0 0, L_0x5581dc2e8920;  1 drivers
    .scope S_0x5581dc2a7110;
T_0 ;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5581dc2cc0f0_0, 0, 64;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x5581dc2cc1d0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581dc2cc270_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5581dc2a7110;
T_1 ;
    %vpi_call 2 15 "$monitor", "%d", v0x5581dc2cc3b0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "adder_tb.v";
    "./fulladder64bit.v";
    "./fulladder32bit.v";
    "./fulladder16bit.v";
    "./fulladder8bit.v";
    "./fulladder4bit.v";
    "./fulladder1bit.v";
