|MIPS_System
CLOCK_50 => CLOCK_50.IN1
BUTTON[0] => reset.IN1
BUTTON[1] => BUTTON[1].IN1
BUTTON[2] => BUTTON[2].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
HEX3_D[0] << GPIO:uGPIO.HEX3
HEX3_D[1] << GPIO:uGPIO.HEX3
HEX3_D[2] << GPIO:uGPIO.HEX3
HEX3_D[3] << GPIO:uGPIO.HEX3
HEX3_D[4] << GPIO:uGPIO.HEX3
HEX3_D[5] << GPIO:uGPIO.HEX3
HEX3_D[6] << GPIO:uGPIO.HEX3
HEX2_D[0] << GPIO:uGPIO.HEX2
HEX2_D[1] << GPIO:uGPIO.HEX2
HEX2_D[2] << GPIO:uGPIO.HEX2
HEX2_D[3] << GPIO:uGPIO.HEX2
HEX2_D[4] << GPIO:uGPIO.HEX2
HEX2_D[5] << GPIO:uGPIO.HEX2
HEX2_D[6] << GPIO:uGPIO.HEX2
HEX1_D[0] << GPIO:uGPIO.HEX1
HEX1_D[1] << GPIO:uGPIO.HEX1
HEX1_D[2] << GPIO:uGPIO.HEX1
HEX1_D[3] << GPIO:uGPIO.HEX1
HEX1_D[4] << GPIO:uGPIO.HEX1
HEX1_D[5] << GPIO:uGPIO.HEX1
HEX1_D[6] << GPIO:uGPIO.HEX1
HEX0_D[0] << GPIO:uGPIO.HEX0
HEX0_D[1] << GPIO:uGPIO.HEX0
HEX0_D[2] << GPIO:uGPIO.HEX0
HEX0_D[3] << GPIO:uGPIO.HEX0
HEX0_D[4] << GPIO:uGPIO.HEX0
HEX0_D[5] << GPIO:uGPIO.HEX0
HEX0_D[6] << GPIO:uGPIO.HEX0
LEDG[0] << GPIO:uGPIO.LEDG
LEDG[1] << GPIO:uGPIO.LEDG
LEDG[2] << GPIO:uGPIO.LEDG
LEDG[3] << GPIO:uGPIO.LEDG
LEDG[4] << GPIO:uGPIO.LEDG
LEDG[5] << GPIO:uGPIO.LEDG
LEDG[6] << GPIO:uGPIO.LEDG
LEDG[7] << GPIO:uGPIO.LEDG
LEDG[8] << GPIO:uGPIO.LEDG
LEDG[9] << GPIO:uGPIO.LEDG


|MIPS_System|ALTPLL_clkgen:pll0
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|MIPS_System|ALTPLL_clkgen:pll0|altpll:altpll_component
inclk[0] => ALTPLL_clkgen_altpll:auto_generated.inclk[0]
inclk[1] => ALTPLL_clkgen_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= ALTPLL_clkgen_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MIPS_System|ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|MIPS_System|mips:mips_cpu
clk => clk.IN1
reset => reset.IN1
pc[0] <= datapath:dp.pc
pc[1] <= datapath:dp.pc
pc[2] <= datapath:dp.pc
pc[3] <= datapath:dp.pc
pc[4] <= datapath:dp.pc
pc[5] <= datapath:dp.pc
pc[6] <= datapath:dp.pc
pc[7] <= datapath:dp.pc
pc[8] <= datapath:dp.pc
pc[9] <= datapath:dp.pc
pc[10] <= datapath:dp.pc
pc[11] <= datapath:dp.pc
pc[12] <= datapath:dp.pc
pc[13] <= datapath:dp.pc
pc[14] <= datapath:dp.pc
pc[15] <= datapath:dp.pc
pc[16] <= datapath:dp.pc
pc[17] <= datapath:dp.pc
pc[18] <= datapath:dp.pc
pc[19] <= datapath:dp.pc
pc[20] <= datapath:dp.pc
pc[21] <= datapath:dp.pc
pc[22] <= datapath:dp.pc
pc[23] <= datapath:dp.pc
pc[24] <= datapath:dp.pc
pc[25] <= datapath:dp.pc
pc[26] <= datapath:dp.pc
pc[27] <= datapath:dp.pc
pc[28] <= datapath:dp.pc
pc[29] <= datapath:dp.pc
pc[30] <= datapath:dp.pc
pc[31] <= datapath:dp.pc
instr[0] => instr[0].IN2
instr[1] => instr[1].IN2
instr[2] => instr[2].IN2
instr[3] => instr[3].IN2
instr[4] => instr[4].IN2
instr[5] => instr[5].IN2
instr[6] => instr[6].IN1
instr[7] => instr[7].IN1
instr[8] => instr[8].IN1
instr[9] => instr[9].IN1
instr[10] => instr[10].IN1
instr[11] => instr[11].IN1
instr[12] => instr[12].IN1
instr[13] => instr[13].IN1
instr[14] => instr[14].IN1
instr[15] => instr[15].IN1
instr[16] => instr[16].IN1
instr[17] => instr[17].IN1
instr[18] => instr[18].IN1
instr[19] => instr[19].IN1
instr[20] => instr[20].IN1
instr[21] => instr[21].IN1
instr[22] => instr[22].IN1
instr[23] => instr[23].IN1
instr[24] => instr[24].IN1
instr[25] => instr[25].IN1
instr[26] => instr[26].IN2
instr[27] => instr[27].IN2
instr[28] => instr[28].IN2
instr[29] => instr[29].IN2
instr[30] => instr[30].IN2
instr[31] => instr[31].IN2
memwrite <= controller:c.memwrite
memaddr[0] <= datapath:dp.aluout
memaddr[1] <= datapath:dp.aluout
memaddr[2] <= datapath:dp.aluout
memaddr[3] <= datapath:dp.aluout
memaddr[4] <= datapath:dp.aluout
memaddr[5] <= datapath:dp.aluout
memaddr[6] <= datapath:dp.aluout
memaddr[7] <= datapath:dp.aluout
memaddr[8] <= datapath:dp.aluout
memaddr[9] <= datapath:dp.aluout
memaddr[10] <= datapath:dp.aluout
memaddr[11] <= datapath:dp.aluout
memaddr[12] <= datapath:dp.aluout
memaddr[13] <= datapath:dp.aluout
memaddr[14] <= datapath:dp.aluout
memaddr[15] <= datapath:dp.aluout
memaddr[16] <= datapath:dp.aluout
memaddr[17] <= datapath:dp.aluout
memaddr[18] <= datapath:dp.aluout
memaddr[19] <= datapath:dp.aluout
memaddr[20] <= datapath:dp.aluout
memaddr[21] <= datapath:dp.aluout
memaddr[22] <= datapath:dp.aluout
memaddr[23] <= datapath:dp.aluout
memaddr[24] <= datapath:dp.aluout
memaddr[25] <= datapath:dp.aluout
memaddr[26] <= datapath:dp.aluout
memaddr[27] <= datapath:dp.aluout
memaddr[28] <= datapath:dp.aluout
memaddr[29] <= datapath:dp.aluout
memaddr[30] <= datapath:dp.aluout
memaddr[31] <= datapath:dp.aluout
memwritedata[0] <= datapath:dp.writedata
memwritedata[1] <= datapath:dp.writedata
memwritedata[2] <= datapath:dp.writedata
memwritedata[3] <= datapath:dp.writedata
memwritedata[4] <= datapath:dp.writedata
memwritedata[5] <= datapath:dp.writedata
memwritedata[6] <= datapath:dp.writedata
memwritedata[7] <= datapath:dp.writedata
memwritedata[8] <= datapath:dp.writedata
memwritedata[9] <= datapath:dp.writedata
memwritedata[10] <= datapath:dp.writedata
memwritedata[11] <= datapath:dp.writedata
memwritedata[12] <= datapath:dp.writedata
memwritedata[13] <= datapath:dp.writedata
memwritedata[14] <= datapath:dp.writedata
memwritedata[15] <= datapath:dp.writedata
memwritedata[16] <= datapath:dp.writedata
memwritedata[17] <= datapath:dp.writedata
memwritedata[18] <= datapath:dp.writedata
memwritedata[19] <= datapath:dp.writedata
memwritedata[20] <= datapath:dp.writedata
memwritedata[21] <= datapath:dp.writedata
memwritedata[22] <= datapath:dp.writedata
memwritedata[23] <= datapath:dp.writedata
memwritedata[24] <= datapath:dp.writedata
memwritedata[25] <= datapath:dp.writedata
memwritedata[26] <= datapath:dp.writedata
memwritedata[27] <= datapath:dp.writedata
memwritedata[28] <= datapath:dp.writedata
memwritedata[29] <= datapath:dp.writedata
memwritedata[30] <= datapath:dp.writedata
memwritedata[31] <= datapath:dp.writedata
memreaddata[0] => memreaddata[0].IN1
memreaddata[1] => memreaddata[1].IN1
memreaddata[2] => memreaddata[2].IN1
memreaddata[3] => memreaddata[3].IN1
memreaddata[4] => memreaddata[4].IN1
memreaddata[5] => memreaddata[5].IN1
memreaddata[6] => memreaddata[6].IN1
memreaddata[7] => memreaddata[7].IN1
memreaddata[8] => memreaddata[8].IN1
memreaddata[9] => memreaddata[9].IN1
memreaddata[10] => memreaddata[10].IN1
memreaddata[11] => memreaddata[11].IN1
memreaddata[12] => memreaddata[12].IN1
memreaddata[13] => memreaddata[13].IN1
memreaddata[14] => memreaddata[14].IN1
memreaddata[15] => memreaddata[15].IN1
memreaddata[16] => memreaddata[16].IN1
memreaddata[17] => memreaddata[17].IN1
memreaddata[18] => memreaddata[18].IN1
memreaddata[19] => memreaddata[19].IN1
memreaddata[20] => memreaddata[20].IN1
memreaddata[21] => memreaddata[21].IN1
memreaddata[22] => memreaddata[22].IN1
memreaddata[23] => memreaddata[23].IN1
memreaddata[24] => memreaddata[24].IN1
memreaddata[25] => memreaddata[25].IN1
memreaddata[26] => memreaddata[26].IN1
memreaddata[27] => memreaddata[27].IN1
memreaddata[28] => memreaddata[28].IN1
memreaddata[29] => memreaddata[29].IN1
memreaddata[30] => memreaddata[30].IN1
memreaddata[31] => memreaddata[31].IN1


|MIPS_System|mips:mips_cpu|controller:c
op[0] => op[0].IN1
op[1] => op[1].IN1
op[2] => op[2].IN1
op[3] => op[3].IN1
op[4] => op[4].IN1
op[5] => op[5].IN1
funct[0] => funct[0].IN1
funct[1] => funct[1].IN1
funct[2] => funct[2].IN1
funct[3] => funct[3].IN1
funct[4] => funct[4].IN1
funct[5] => funct[5].IN1
zero => pcsrc.DATAB
zero => pcsrc.DATAA
signext <= maindec:md.signext
shiftl16 <= maindec:md.shiftl16
memtoreg <= maindec:md.memtoreg
memwrite <= maindec:md.memwrite
pcsrc <= pcsrc.DB_MAX_OUTPUT_PORT_TYPE
alusrc <= maindec:md.alusrc
regdst <= maindec:md.regdst
regwrite <= maindec:md.regwrite
jump <= maindec:md.jump
pctoreg <= maindec:md.pctoreg
regtopc <= regtopc.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[0] <= aludec:ad.alucontrol
alucontrol[1] <= aludec:ad.alucontrol
alucontrol[2] <= aludec:ad.alucontrol
alucontrol[3] <= aludec:ad.alucontrol


|MIPS_System|mips:mips_cpu|controller:c|maindec:md
op[0] => Decoder0.IN5
op[1] => Decoder0.IN4
op[2] => Decoder0.IN3
op[3] => Decoder0.IN2
op[4] => Decoder0.IN1
op[5] => Decoder0.IN0
signext <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
shiftl16 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memtoreg <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memwrite <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
branch <= controls.DB_MAX_OUTPUT_PORT_TYPE
alusrc <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
regdst <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
regwrite <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
jump <= controls.DB_MAX_OUTPUT_PORT_TYPE
pctoreg <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
aluop[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= controls.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|controller:c|aludec:ad
funct[0] => Decoder0.IN5
funct[1] => Decoder0.IN4
funct[2] => Decoder0.IN3
funct[3] => Decoder0.IN2
funct[4] => Decoder0.IN1
funct[5] => Decoder0.IN0
aluop[0] => Decoder1.IN1
aluop[0] => Mux0.IN5
aluop[0] => Mux1.IN5
aluop[0] => Mux2.IN5
aluop[1] => Decoder1.IN0
aluop[1] => Mux0.IN4
aluop[1] => Mux1.IN4
aluop[1] => Mux2.IN4
alucontrol[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[3] <= alucontrol.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp
clk => clk.IN2
reset => reset.IN1
signext => signext.IN1
shiftl16 => shiftl16.IN1
memtoreg => memtoreg.IN1
pcsrc => pcsrc.IN1
alusrc => alusrc.IN1
regdst => regdst.IN1
regwrite => regwrite.IN1
jump => jump.IN1
pctoreg => pctoreg.IN2
regtopc => regtopc.IN1
alucontrol[0] => alucontrol[0].IN1
alucontrol[1] => alucontrol[1].IN1
alucontrol[2] => alucontrol[2].IN1
alucontrol[3] => alucontrol[3].IN1
zero <= alu:alu.zero
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
instr[0] => instr[0].IN2
instr[1] => instr[1].IN2
instr[2] => instr[2].IN2
instr[3] => instr[3].IN2
instr[4] => instr[4].IN2
instr[5] => instr[5].IN2
instr[6] => instr[6].IN2
instr[7] => instr[7].IN2
instr[8] => instr[8].IN2
instr[9] => instr[9].IN2
instr[10] => instr[10].IN2
instr[11] => instr[11].IN3
instr[12] => instr[12].IN3
instr[13] => instr[13].IN3
instr[14] => instr[14].IN3
instr[15] => instr[15].IN3
instr[16] => instr[16].IN3
instr[17] => instr[17].IN3
instr[18] => instr[18].IN3
instr[19] => instr[19].IN3
instr[20] => instr[20].IN3
instr[21] => instr[21].IN2
instr[22] => instr[22].IN2
instr[23] => instr[23].IN2
instr[24] => instr[24].IN2
instr[25] => instr[25].IN2
instr[26] => ~NO_FANOUT~
instr[27] => ~NO_FANOUT~
instr[28] => ~NO_FANOUT~
instr[29] => ~NO_FANOUT~
instr[30] => ~NO_FANOUT~
instr[31] => ~NO_FANOUT~
aluout[0] <= aluout[0].DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= aluout[1].DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= aluout[2].DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= aluout[3].DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= aluout[4].DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= aluout[5].DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= aluout[6].DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= aluout[7].DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= aluout[8].DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= aluout[9].DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= aluout[10].DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= aluout[11].DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= aluout[12].DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= aluout[13].DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= aluout[14].DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= aluout[15].DB_MAX_OUTPUT_PORT_TYPE
aluout[16] <= aluout[16].DB_MAX_OUTPUT_PORT_TYPE
aluout[17] <= aluout[17].DB_MAX_OUTPUT_PORT_TYPE
aluout[18] <= aluout[18].DB_MAX_OUTPUT_PORT_TYPE
aluout[19] <= aluout[19].DB_MAX_OUTPUT_PORT_TYPE
aluout[20] <= aluout[20].DB_MAX_OUTPUT_PORT_TYPE
aluout[21] <= aluout[21].DB_MAX_OUTPUT_PORT_TYPE
aluout[22] <= aluout[22].DB_MAX_OUTPUT_PORT_TYPE
aluout[23] <= aluout[23].DB_MAX_OUTPUT_PORT_TYPE
aluout[24] <= aluout[24].DB_MAX_OUTPUT_PORT_TYPE
aluout[25] <= aluout[25].DB_MAX_OUTPUT_PORT_TYPE
aluout[26] <= aluout[26].DB_MAX_OUTPUT_PORT_TYPE
aluout[27] <= aluout[27].DB_MAX_OUTPUT_PORT_TYPE
aluout[28] <= aluout[28].DB_MAX_OUTPUT_PORT_TYPE
aluout[29] <= aluout[29].DB_MAX_OUTPUT_PORT_TYPE
aluout[30] <= aluout[30].DB_MAX_OUTPUT_PORT_TYPE
aluout[31] <= aluout[31].DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
writedata[2] <= writedata[2].DB_MAX_OUTPUT_PORT_TYPE
writedata[3] <= writedata[3].DB_MAX_OUTPUT_PORT_TYPE
writedata[4] <= writedata[4].DB_MAX_OUTPUT_PORT_TYPE
writedata[5] <= writedata[5].DB_MAX_OUTPUT_PORT_TYPE
writedata[6] <= writedata[6].DB_MAX_OUTPUT_PORT_TYPE
writedata[7] <= writedata[7].DB_MAX_OUTPUT_PORT_TYPE
writedata[8] <= writedata[8].DB_MAX_OUTPUT_PORT_TYPE
writedata[9] <= writedata[9].DB_MAX_OUTPUT_PORT_TYPE
writedata[10] <= writedata[10].DB_MAX_OUTPUT_PORT_TYPE
writedata[11] <= writedata[11].DB_MAX_OUTPUT_PORT_TYPE
writedata[12] <= writedata[12].DB_MAX_OUTPUT_PORT_TYPE
writedata[13] <= writedata[13].DB_MAX_OUTPUT_PORT_TYPE
writedata[14] <= writedata[14].DB_MAX_OUTPUT_PORT_TYPE
writedata[15] <= writedata[15].DB_MAX_OUTPUT_PORT_TYPE
writedata[16] <= writedata[16].DB_MAX_OUTPUT_PORT_TYPE
writedata[17] <= writedata[17].DB_MAX_OUTPUT_PORT_TYPE
writedata[18] <= writedata[18].DB_MAX_OUTPUT_PORT_TYPE
writedata[19] <= writedata[19].DB_MAX_OUTPUT_PORT_TYPE
writedata[20] <= writedata[20].DB_MAX_OUTPUT_PORT_TYPE
writedata[21] <= writedata[21].DB_MAX_OUTPUT_PORT_TYPE
writedata[22] <= writedata[22].DB_MAX_OUTPUT_PORT_TYPE
writedata[23] <= writedata[23].DB_MAX_OUTPUT_PORT_TYPE
writedata[24] <= writedata[24].DB_MAX_OUTPUT_PORT_TYPE
writedata[25] <= writedata[25].DB_MAX_OUTPUT_PORT_TYPE
writedata[26] <= writedata[26].DB_MAX_OUTPUT_PORT_TYPE
writedata[27] <= writedata[27].DB_MAX_OUTPUT_PORT_TYPE
writedata[28] <= writedata[28].DB_MAX_OUTPUT_PORT_TYPE
writedata[29] <= writedata[29].DB_MAX_OUTPUT_PORT_TYPE
writedata[30] <= writedata[30].DB_MAX_OUTPUT_PORT_TYPE
writedata[31] <= writedata[31].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] => readdata[0].IN1
readdata[1] => readdata[1].IN1
readdata[2] => readdata[2].IN1
readdata[3] => readdata[3].IN1
readdata[4] => readdata[4].IN1
readdata[5] => readdata[5].IN1
readdata[6] => readdata[6].IN1
readdata[7] => readdata[7].IN1
readdata[8] => readdata[8].IN1
readdata[9] => readdata[9].IN1
readdata[10] => readdata[10].IN1
readdata[11] => readdata[11].IN1
readdata[12] => readdata[12].IN1
readdata[13] => readdata[13].IN1
readdata[14] => readdata[14].IN1
readdata[15] => readdata[15].IN1
readdata[16] => readdata[16].IN1
readdata[17] => readdata[17].IN1
readdata[18] => readdata[18].IN1
readdata[19] => readdata[19].IN1
readdata[20] => readdata[20].IN1
readdata[21] => readdata[21].IN1
readdata[22] => readdata[22].IN1
readdata[23] => readdata[23].IN1
readdata[24] => readdata[24].IN1
readdata[25] => readdata[25].IN1
readdata[26] => readdata[26].IN1
readdata[27] => readdata[27].IN1
readdata[28] => readdata[28].IN1
readdata[29] => readdata[29].IN1
readdata[30] => readdata[30].IN1
readdata[31] => readdata[31].IN1


|MIPS_System|mips:mips_cpu|datapath:dp|flopr:pcreg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|adder:pcadd1
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|sl2:immsh
a[0] => y[2].DATAIN
a[1] => y[3].DATAIN
a[2] => y[4].DATAIN
a[3] => y[5].DATAIN
a[4] => y[6].DATAIN
a[5] => y[7].DATAIN
a[6] => y[8].DATAIN
a[7] => y[9].DATAIN
a[8] => y[10].DATAIN
a[9] => y[11].DATAIN
a[10] => y[12].DATAIN
a[11] => y[13].DATAIN
a[12] => y[14].DATAIN
a[13] => y[15].DATAIN
a[14] => y[16].DATAIN
a[15] => y[17].DATAIN
a[16] => y[18].DATAIN
a[17] => y[19].DATAIN
a[18] => y[20].DATAIN
a[19] => y[21].DATAIN
a[20] => y[22].DATAIN
a[21] => y[23].DATAIN
a[22] => y[24].DATAIN
a[23] => y[25].DATAIN
a[24] => y[26].DATAIN
a[25] => y[27].DATAIN
a[26] => y[28].DATAIN
a[27] => y[29].DATAIN
a[28] => y[30].DATAIN
a[29] => y[31].DATAIN
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
y[0] <= <GND>
y[1] <= <GND>
y[2] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= a[29].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|adder:pcadd2
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|mux2:pcbrmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|mux2:pcjrmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|mux2:pcmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|regfile:rf
clk => R1[0].CLK
clk => R1[1].CLK
clk => R1[2].CLK
clk => R1[3].CLK
clk => R1[4].CLK
clk => R1[5].CLK
clk => R1[6].CLK
clk => R1[7].CLK
clk => R1[8].CLK
clk => R1[9].CLK
clk => R1[10].CLK
clk => R1[11].CLK
clk => R1[12].CLK
clk => R1[13].CLK
clk => R1[14].CLK
clk => R1[15].CLK
clk => R1[16].CLK
clk => R1[17].CLK
clk => R1[18].CLK
clk => R1[19].CLK
clk => R1[20].CLK
clk => R1[21].CLK
clk => R1[22].CLK
clk => R1[23].CLK
clk => R1[24].CLK
clk => R1[25].CLK
clk => R1[26].CLK
clk => R1[27].CLK
clk => R1[28].CLK
clk => R1[29].CLK
clk => R1[30].CLK
clk => R1[31].CLK
clk => R2[0].CLK
clk => R2[1].CLK
clk => R2[2].CLK
clk => R2[3].CLK
clk => R2[4].CLK
clk => R2[5].CLK
clk => R2[6].CLK
clk => R2[7].CLK
clk => R2[8].CLK
clk => R2[9].CLK
clk => R2[10].CLK
clk => R2[11].CLK
clk => R2[12].CLK
clk => R2[13].CLK
clk => R2[14].CLK
clk => R2[15].CLK
clk => R2[16].CLK
clk => R2[17].CLK
clk => R2[18].CLK
clk => R2[19].CLK
clk => R2[20].CLK
clk => R2[21].CLK
clk => R2[22].CLK
clk => R2[23].CLK
clk => R2[24].CLK
clk => R2[25].CLK
clk => R2[26].CLK
clk => R2[27].CLK
clk => R2[28].CLK
clk => R2[29].CLK
clk => R2[30].CLK
clk => R2[31].CLK
clk => R3[0].CLK
clk => R3[1].CLK
clk => R3[2].CLK
clk => R3[3].CLK
clk => R3[4].CLK
clk => R3[5].CLK
clk => R3[6].CLK
clk => R3[7].CLK
clk => R3[8].CLK
clk => R3[9].CLK
clk => R3[10].CLK
clk => R3[11].CLK
clk => R3[12].CLK
clk => R3[13].CLK
clk => R3[14].CLK
clk => R3[15].CLK
clk => R3[16].CLK
clk => R3[17].CLK
clk => R3[18].CLK
clk => R3[19].CLK
clk => R3[20].CLK
clk => R3[21].CLK
clk => R3[22].CLK
clk => R3[23].CLK
clk => R3[24].CLK
clk => R3[25].CLK
clk => R3[26].CLK
clk => R3[27].CLK
clk => R3[28].CLK
clk => R3[29].CLK
clk => R3[30].CLK
clk => R3[31].CLK
clk => R4[0].CLK
clk => R4[1].CLK
clk => R4[2].CLK
clk => R4[3].CLK
clk => R4[4].CLK
clk => R4[5].CLK
clk => R4[6].CLK
clk => R4[7].CLK
clk => R4[8].CLK
clk => R4[9].CLK
clk => R4[10].CLK
clk => R4[11].CLK
clk => R4[12].CLK
clk => R4[13].CLK
clk => R4[14].CLK
clk => R4[15].CLK
clk => R4[16].CLK
clk => R4[17].CLK
clk => R4[18].CLK
clk => R4[19].CLK
clk => R4[20].CLK
clk => R4[21].CLK
clk => R4[22].CLK
clk => R4[23].CLK
clk => R4[24].CLK
clk => R4[25].CLK
clk => R4[26].CLK
clk => R4[27].CLK
clk => R4[28].CLK
clk => R4[29].CLK
clk => R4[30].CLK
clk => R4[31].CLK
clk => R5[0].CLK
clk => R5[1].CLK
clk => R5[2].CLK
clk => R5[3].CLK
clk => R5[4].CLK
clk => R5[5].CLK
clk => R5[6].CLK
clk => R5[7].CLK
clk => R5[8].CLK
clk => R5[9].CLK
clk => R5[10].CLK
clk => R5[11].CLK
clk => R5[12].CLK
clk => R5[13].CLK
clk => R5[14].CLK
clk => R5[15].CLK
clk => R5[16].CLK
clk => R5[17].CLK
clk => R5[18].CLK
clk => R5[19].CLK
clk => R5[20].CLK
clk => R5[21].CLK
clk => R5[22].CLK
clk => R5[23].CLK
clk => R5[24].CLK
clk => R5[25].CLK
clk => R5[26].CLK
clk => R5[27].CLK
clk => R5[28].CLK
clk => R5[29].CLK
clk => R5[30].CLK
clk => R5[31].CLK
clk => R6[0].CLK
clk => R6[1].CLK
clk => R6[2].CLK
clk => R6[3].CLK
clk => R6[4].CLK
clk => R6[5].CLK
clk => R6[6].CLK
clk => R6[7].CLK
clk => R6[8].CLK
clk => R6[9].CLK
clk => R6[10].CLK
clk => R6[11].CLK
clk => R6[12].CLK
clk => R6[13].CLK
clk => R6[14].CLK
clk => R6[15].CLK
clk => R6[16].CLK
clk => R6[17].CLK
clk => R6[18].CLK
clk => R6[19].CLK
clk => R6[20].CLK
clk => R6[21].CLK
clk => R6[22].CLK
clk => R6[23].CLK
clk => R6[24].CLK
clk => R6[25].CLK
clk => R6[26].CLK
clk => R6[27].CLK
clk => R6[28].CLK
clk => R6[29].CLK
clk => R6[30].CLK
clk => R6[31].CLK
clk => R7[0].CLK
clk => R7[1].CLK
clk => R7[2].CLK
clk => R7[3].CLK
clk => R7[4].CLK
clk => R7[5].CLK
clk => R7[6].CLK
clk => R7[7].CLK
clk => R7[8].CLK
clk => R7[9].CLK
clk => R7[10].CLK
clk => R7[11].CLK
clk => R7[12].CLK
clk => R7[13].CLK
clk => R7[14].CLK
clk => R7[15].CLK
clk => R7[16].CLK
clk => R7[17].CLK
clk => R7[18].CLK
clk => R7[19].CLK
clk => R7[20].CLK
clk => R7[21].CLK
clk => R7[22].CLK
clk => R7[23].CLK
clk => R7[24].CLK
clk => R7[25].CLK
clk => R7[26].CLK
clk => R7[27].CLK
clk => R7[28].CLK
clk => R7[29].CLK
clk => R7[30].CLK
clk => R7[31].CLK
clk => R8[0].CLK
clk => R8[1].CLK
clk => R8[2].CLK
clk => R8[3].CLK
clk => R8[4].CLK
clk => R8[5].CLK
clk => R8[6].CLK
clk => R8[7].CLK
clk => R8[8].CLK
clk => R8[9].CLK
clk => R8[10].CLK
clk => R8[11].CLK
clk => R8[12].CLK
clk => R8[13].CLK
clk => R8[14].CLK
clk => R8[15].CLK
clk => R8[16].CLK
clk => R8[17].CLK
clk => R8[18].CLK
clk => R8[19].CLK
clk => R8[20].CLK
clk => R8[21].CLK
clk => R8[22].CLK
clk => R8[23].CLK
clk => R8[24].CLK
clk => R8[25].CLK
clk => R8[26].CLK
clk => R8[27].CLK
clk => R8[28].CLK
clk => R8[29].CLK
clk => R8[30].CLK
clk => R8[31].CLK
clk => R9[0].CLK
clk => R9[1].CLK
clk => R9[2].CLK
clk => R9[3].CLK
clk => R9[4].CLK
clk => R9[5].CLK
clk => R9[6].CLK
clk => R9[7].CLK
clk => R9[8].CLK
clk => R9[9].CLK
clk => R9[10].CLK
clk => R9[11].CLK
clk => R9[12].CLK
clk => R9[13].CLK
clk => R9[14].CLK
clk => R9[15].CLK
clk => R9[16].CLK
clk => R9[17].CLK
clk => R9[18].CLK
clk => R9[19].CLK
clk => R9[20].CLK
clk => R9[21].CLK
clk => R9[22].CLK
clk => R9[23].CLK
clk => R9[24].CLK
clk => R9[25].CLK
clk => R9[26].CLK
clk => R9[27].CLK
clk => R9[28].CLK
clk => R9[29].CLK
clk => R9[30].CLK
clk => R9[31].CLK
clk => R10[0].CLK
clk => R10[1].CLK
clk => R10[2].CLK
clk => R10[3].CLK
clk => R10[4].CLK
clk => R10[5].CLK
clk => R10[6].CLK
clk => R10[7].CLK
clk => R10[8].CLK
clk => R10[9].CLK
clk => R10[10].CLK
clk => R10[11].CLK
clk => R10[12].CLK
clk => R10[13].CLK
clk => R10[14].CLK
clk => R10[15].CLK
clk => R10[16].CLK
clk => R10[17].CLK
clk => R10[18].CLK
clk => R10[19].CLK
clk => R10[20].CLK
clk => R10[21].CLK
clk => R10[22].CLK
clk => R10[23].CLK
clk => R10[24].CLK
clk => R10[25].CLK
clk => R10[26].CLK
clk => R10[27].CLK
clk => R10[28].CLK
clk => R10[29].CLK
clk => R10[30].CLK
clk => R10[31].CLK
clk => R11[0].CLK
clk => R11[1].CLK
clk => R11[2].CLK
clk => R11[3].CLK
clk => R11[4].CLK
clk => R11[5].CLK
clk => R11[6].CLK
clk => R11[7].CLK
clk => R11[8].CLK
clk => R11[9].CLK
clk => R11[10].CLK
clk => R11[11].CLK
clk => R11[12].CLK
clk => R11[13].CLK
clk => R11[14].CLK
clk => R11[15].CLK
clk => R11[16].CLK
clk => R11[17].CLK
clk => R11[18].CLK
clk => R11[19].CLK
clk => R11[20].CLK
clk => R11[21].CLK
clk => R11[22].CLK
clk => R11[23].CLK
clk => R11[24].CLK
clk => R11[25].CLK
clk => R11[26].CLK
clk => R11[27].CLK
clk => R11[28].CLK
clk => R11[29].CLK
clk => R11[30].CLK
clk => R11[31].CLK
clk => R12[0].CLK
clk => R12[1].CLK
clk => R12[2].CLK
clk => R12[3].CLK
clk => R12[4].CLK
clk => R12[5].CLK
clk => R12[6].CLK
clk => R12[7].CLK
clk => R12[8].CLK
clk => R12[9].CLK
clk => R12[10].CLK
clk => R12[11].CLK
clk => R12[12].CLK
clk => R12[13].CLK
clk => R12[14].CLK
clk => R12[15].CLK
clk => R12[16].CLK
clk => R12[17].CLK
clk => R12[18].CLK
clk => R12[19].CLK
clk => R12[20].CLK
clk => R12[21].CLK
clk => R12[22].CLK
clk => R12[23].CLK
clk => R12[24].CLK
clk => R12[25].CLK
clk => R12[26].CLK
clk => R12[27].CLK
clk => R12[28].CLK
clk => R12[29].CLK
clk => R12[30].CLK
clk => R12[31].CLK
clk => R13[0].CLK
clk => R13[1].CLK
clk => R13[2].CLK
clk => R13[3].CLK
clk => R13[4].CLK
clk => R13[5].CLK
clk => R13[6].CLK
clk => R13[7].CLK
clk => R13[8].CLK
clk => R13[9].CLK
clk => R13[10].CLK
clk => R13[11].CLK
clk => R13[12].CLK
clk => R13[13].CLK
clk => R13[14].CLK
clk => R13[15].CLK
clk => R13[16].CLK
clk => R13[17].CLK
clk => R13[18].CLK
clk => R13[19].CLK
clk => R13[20].CLK
clk => R13[21].CLK
clk => R13[22].CLK
clk => R13[23].CLK
clk => R13[24].CLK
clk => R13[25].CLK
clk => R13[26].CLK
clk => R13[27].CLK
clk => R13[28].CLK
clk => R13[29].CLK
clk => R13[30].CLK
clk => R13[31].CLK
clk => R14[0].CLK
clk => R14[1].CLK
clk => R14[2].CLK
clk => R14[3].CLK
clk => R14[4].CLK
clk => R14[5].CLK
clk => R14[6].CLK
clk => R14[7].CLK
clk => R14[8].CLK
clk => R14[9].CLK
clk => R14[10].CLK
clk => R14[11].CLK
clk => R14[12].CLK
clk => R14[13].CLK
clk => R14[14].CLK
clk => R14[15].CLK
clk => R14[16].CLK
clk => R14[17].CLK
clk => R14[18].CLK
clk => R14[19].CLK
clk => R14[20].CLK
clk => R14[21].CLK
clk => R14[22].CLK
clk => R14[23].CLK
clk => R14[24].CLK
clk => R14[25].CLK
clk => R14[26].CLK
clk => R14[27].CLK
clk => R14[28].CLK
clk => R14[29].CLK
clk => R14[30].CLK
clk => R14[31].CLK
clk => R15[0].CLK
clk => R15[1].CLK
clk => R15[2].CLK
clk => R15[3].CLK
clk => R15[4].CLK
clk => R15[5].CLK
clk => R15[6].CLK
clk => R15[7].CLK
clk => R15[8].CLK
clk => R15[9].CLK
clk => R15[10].CLK
clk => R15[11].CLK
clk => R15[12].CLK
clk => R15[13].CLK
clk => R15[14].CLK
clk => R15[15].CLK
clk => R15[16].CLK
clk => R15[17].CLK
clk => R15[18].CLK
clk => R15[19].CLK
clk => R15[20].CLK
clk => R15[21].CLK
clk => R15[22].CLK
clk => R15[23].CLK
clk => R15[24].CLK
clk => R15[25].CLK
clk => R15[26].CLK
clk => R15[27].CLK
clk => R15[28].CLK
clk => R15[29].CLK
clk => R15[30].CLK
clk => R15[31].CLK
clk => R16[0].CLK
clk => R16[1].CLK
clk => R16[2].CLK
clk => R16[3].CLK
clk => R16[4].CLK
clk => R16[5].CLK
clk => R16[6].CLK
clk => R16[7].CLK
clk => R16[8].CLK
clk => R16[9].CLK
clk => R16[10].CLK
clk => R16[11].CLK
clk => R16[12].CLK
clk => R16[13].CLK
clk => R16[14].CLK
clk => R16[15].CLK
clk => R16[16].CLK
clk => R16[17].CLK
clk => R16[18].CLK
clk => R16[19].CLK
clk => R16[20].CLK
clk => R16[21].CLK
clk => R16[22].CLK
clk => R16[23].CLK
clk => R16[24].CLK
clk => R16[25].CLK
clk => R16[26].CLK
clk => R16[27].CLK
clk => R16[28].CLK
clk => R16[29].CLK
clk => R16[30].CLK
clk => R16[31].CLK
clk => R17[0].CLK
clk => R17[1].CLK
clk => R17[2].CLK
clk => R17[3].CLK
clk => R17[4].CLK
clk => R17[5].CLK
clk => R17[6].CLK
clk => R17[7].CLK
clk => R17[8].CLK
clk => R17[9].CLK
clk => R17[10].CLK
clk => R17[11].CLK
clk => R17[12].CLK
clk => R17[13].CLK
clk => R17[14].CLK
clk => R17[15].CLK
clk => R17[16].CLK
clk => R17[17].CLK
clk => R17[18].CLK
clk => R17[19].CLK
clk => R17[20].CLK
clk => R17[21].CLK
clk => R17[22].CLK
clk => R17[23].CLK
clk => R17[24].CLK
clk => R17[25].CLK
clk => R17[26].CLK
clk => R17[27].CLK
clk => R17[28].CLK
clk => R17[29].CLK
clk => R17[30].CLK
clk => R17[31].CLK
clk => R18[0].CLK
clk => R18[1].CLK
clk => R18[2].CLK
clk => R18[3].CLK
clk => R18[4].CLK
clk => R18[5].CLK
clk => R18[6].CLK
clk => R18[7].CLK
clk => R18[8].CLK
clk => R18[9].CLK
clk => R18[10].CLK
clk => R18[11].CLK
clk => R18[12].CLK
clk => R18[13].CLK
clk => R18[14].CLK
clk => R18[15].CLK
clk => R18[16].CLK
clk => R18[17].CLK
clk => R18[18].CLK
clk => R18[19].CLK
clk => R18[20].CLK
clk => R18[21].CLK
clk => R18[22].CLK
clk => R18[23].CLK
clk => R18[24].CLK
clk => R18[25].CLK
clk => R18[26].CLK
clk => R18[27].CLK
clk => R18[28].CLK
clk => R18[29].CLK
clk => R18[30].CLK
clk => R18[31].CLK
clk => R19[0].CLK
clk => R19[1].CLK
clk => R19[2].CLK
clk => R19[3].CLK
clk => R19[4].CLK
clk => R19[5].CLK
clk => R19[6].CLK
clk => R19[7].CLK
clk => R19[8].CLK
clk => R19[9].CLK
clk => R19[10].CLK
clk => R19[11].CLK
clk => R19[12].CLK
clk => R19[13].CLK
clk => R19[14].CLK
clk => R19[15].CLK
clk => R19[16].CLK
clk => R19[17].CLK
clk => R19[18].CLK
clk => R19[19].CLK
clk => R19[20].CLK
clk => R19[21].CLK
clk => R19[22].CLK
clk => R19[23].CLK
clk => R19[24].CLK
clk => R19[25].CLK
clk => R19[26].CLK
clk => R19[27].CLK
clk => R19[28].CLK
clk => R19[29].CLK
clk => R19[30].CLK
clk => R19[31].CLK
clk => R20[0].CLK
clk => R20[1].CLK
clk => R20[2].CLK
clk => R20[3].CLK
clk => R20[4].CLK
clk => R20[5].CLK
clk => R20[6].CLK
clk => R20[7].CLK
clk => R20[8].CLK
clk => R20[9].CLK
clk => R20[10].CLK
clk => R20[11].CLK
clk => R20[12].CLK
clk => R20[13].CLK
clk => R20[14].CLK
clk => R20[15].CLK
clk => R20[16].CLK
clk => R20[17].CLK
clk => R20[18].CLK
clk => R20[19].CLK
clk => R20[20].CLK
clk => R20[21].CLK
clk => R20[22].CLK
clk => R20[23].CLK
clk => R20[24].CLK
clk => R20[25].CLK
clk => R20[26].CLK
clk => R20[27].CLK
clk => R20[28].CLK
clk => R20[29].CLK
clk => R20[30].CLK
clk => R20[31].CLK
clk => R21[0].CLK
clk => R21[1].CLK
clk => R21[2].CLK
clk => R21[3].CLK
clk => R21[4].CLK
clk => R21[5].CLK
clk => R21[6].CLK
clk => R21[7].CLK
clk => R21[8].CLK
clk => R21[9].CLK
clk => R21[10].CLK
clk => R21[11].CLK
clk => R21[12].CLK
clk => R21[13].CLK
clk => R21[14].CLK
clk => R21[15].CLK
clk => R21[16].CLK
clk => R21[17].CLK
clk => R21[18].CLK
clk => R21[19].CLK
clk => R21[20].CLK
clk => R21[21].CLK
clk => R21[22].CLK
clk => R21[23].CLK
clk => R21[24].CLK
clk => R21[25].CLK
clk => R21[26].CLK
clk => R21[27].CLK
clk => R21[28].CLK
clk => R21[29].CLK
clk => R21[30].CLK
clk => R21[31].CLK
clk => R22[0].CLK
clk => R22[1].CLK
clk => R22[2].CLK
clk => R22[3].CLK
clk => R22[4].CLK
clk => R22[5].CLK
clk => R22[6].CLK
clk => R22[7].CLK
clk => R22[8].CLK
clk => R22[9].CLK
clk => R22[10].CLK
clk => R22[11].CLK
clk => R22[12].CLK
clk => R22[13].CLK
clk => R22[14].CLK
clk => R22[15].CLK
clk => R22[16].CLK
clk => R22[17].CLK
clk => R22[18].CLK
clk => R22[19].CLK
clk => R22[20].CLK
clk => R22[21].CLK
clk => R22[22].CLK
clk => R22[23].CLK
clk => R22[24].CLK
clk => R22[25].CLK
clk => R22[26].CLK
clk => R22[27].CLK
clk => R22[28].CLK
clk => R22[29].CLK
clk => R22[30].CLK
clk => R22[31].CLK
clk => R23[0].CLK
clk => R23[1].CLK
clk => R23[2].CLK
clk => R23[3].CLK
clk => R23[4].CLK
clk => R23[5].CLK
clk => R23[6].CLK
clk => R23[7].CLK
clk => R23[8].CLK
clk => R23[9].CLK
clk => R23[10].CLK
clk => R23[11].CLK
clk => R23[12].CLK
clk => R23[13].CLK
clk => R23[14].CLK
clk => R23[15].CLK
clk => R23[16].CLK
clk => R23[17].CLK
clk => R23[18].CLK
clk => R23[19].CLK
clk => R23[20].CLK
clk => R23[21].CLK
clk => R23[22].CLK
clk => R23[23].CLK
clk => R23[24].CLK
clk => R23[25].CLK
clk => R23[26].CLK
clk => R23[27].CLK
clk => R23[28].CLK
clk => R23[29].CLK
clk => R23[30].CLK
clk => R23[31].CLK
clk => R24[0].CLK
clk => R24[1].CLK
clk => R24[2].CLK
clk => R24[3].CLK
clk => R24[4].CLK
clk => R24[5].CLK
clk => R24[6].CLK
clk => R24[7].CLK
clk => R24[8].CLK
clk => R24[9].CLK
clk => R24[10].CLK
clk => R24[11].CLK
clk => R24[12].CLK
clk => R24[13].CLK
clk => R24[14].CLK
clk => R24[15].CLK
clk => R24[16].CLK
clk => R24[17].CLK
clk => R24[18].CLK
clk => R24[19].CLK
clk => R24[20].CLK
clk => R24[21].CLK
clk => R24[22].CLK
clk => R24[23].CLK
clk => R24[24].CLK
clk => R24[25].CLK
clk => R24[26].CLK
clk => R24[27].CLK
clk => R24[28].CLK
clk => R24[29].CLK
clk => R24[30].CLK
clk => R24[31].CLK
clk => R25[0].CLK
clk => R25[1].CLK
clk => R25[2].CLK
clk => R25[3].CLK
clk => R25[4].CLK
clk => R25[5].CLK
clk => R25[6].CLK
clk => R25[7].CLK
clk => R25[8].CLK
clk => R25[9].CLK
clk => R25[10].CLK
clk => R25[11].CLK
clk => R25[12].CLK
clk => R25[13].CLK
clk => R25[14].CLK
clk => R25[15].CLK
clk => R25[16].CLK
clk => R25[17].CLK
clk => R25[18].CLK
clk => R25[19].CLK
clk => R25[20].CLK
clk => R25[21].CLK
clk => R25[22].CLK
clk => R25[23].CLK
clk => R25[24].CLK
clk => R25[25].CLK
clk => R25[26].CLK
clk => R25[27].CLK
clk => R25[28].CLK
clk => R25[29].CLK
clk => R25[30].CLK
clk => R25[31].CLK
clk => R26[0].CLK
clk => R26[1].CLK
clk => R26[2].CLK
clk => R26[3].CLK
clk => R26[4].CLK
clk => R26[5].CLK
clk => R26[6].CLK
clk => R26[7].CLK
clk => R26[8].CLK
clk => R26[9].CLK
clk => R26[10].CLK
clk => R26[11].CLK
clk => R26[12].CLK
clk => R26[13].CLK
clk => R26[14].CLK
clk => R26[15].CLK
clk => R26[16].CLK
clk => R26[17].CLK
clk => R26[18].CLK
clk => R26[19].CLK
clk => R26[20].CLK
clk => R26[21].CLK
clk => R26[22].CLK
clk => R26[23].CLK
clk => R26[24].CLK
clk => R26[25].CLK
clk => R26[26].CLK
clk => R26[27].CLK
clk => R26[28].CLK
clk => R26[29].CLK
clk => R26[30].CLK
clk => R26[31].CLK
clk => R27[0].CLK
clk => R27[1].CLK
clk => R27[2].CLK
clk => R27[3].CLK
clk => R27[4].CLK
clk => R27[5].CLK
clk => R27[6].CLK
clk => R27[7].CLK
clk => R27[8].CLK
clk => R27[9].CLK
clk => R27[10].CLK
clk => R27[11].CLK
clk => R27[12].CLK
clk => R27[13].CLK
clk => R27[14].CLK
clk => R27[15].CLK
clk => R27[16].CLK
clk => R27[17].CLK
clk => R27[18].CLK
clk => R27[19].CLK
clk => R27[20].CLK
clk => R27[21].CLK
clk => R27[22].CLK
clk => R27[23].CLK
clk => R27[24].CLK
clk => R27[25].CLK
clk => R27[26].CLK
clk => R27[27].CLK
clk => R27[28].CLK
clk => R27[29].CLK
clk => R27[30].CLK
clk => R27[31].CLK
clk => R28[0].CLK
clk => R28[1].CLK
clk => R28[2].CLK
clk => R28[3].CLK
clk => R28[4].CLK
clk => R28[5].CLK
clk => R28[6].CLK
clk => R28[7].CLK
clk => R28[8].CLK
clk => R28[9].CLK
clk => R28[10].CLK
clk => R28[11].CLK
clk => R28[12].CLK
clk => R28[13].CLK
clk => R28[14].CLK
clk => R28[15].CLK
clk => R28[16].CLK
clk => R28[17].CLK
clk => R28[18].CLK
clk => R28[19].CLK
clk => R28[20].CLK
clk => R28[21].CLK
clk => R28[22].CLK
clk => R28[23].CLK
clk => R28[24].CLK
clk => R28[25].CLK
clk => R28[26].CLK
clk => R28[27].CLK
clk => R28[28].CLK
clk => R28[29].CLK
clk => R28[30].CLK
clk => R28[31].CLK
clk => R29[0].CLK
clk => R29[1].CLK
clk => R29[2].CLK
clk => R29[3].CLK
clk => R29[4].CLK
clk => R29[5].CLK
clk => R29[6].CLK
clk => R29[7].CLK
clk => R29[8].CLK
clk => R29[9].CLK
clk => R29[10].CLK
clk => R29[11].CLK
clk => R29[12].CLK
clk => R29[13].CLK
clk => R29[14].CLK
clk => R29[15].CLK
clk => R29[16].CLK
clk => R29[17].CLK
clk => R29[18].CLK
clk => R29[19].CLK
clk => R29[20].CLK
clk => R29[21].CLK
clk => R29[22].CLK
clk => R29[23].CLK
clk => R29[24].CLK
clk => R29[25].CLK
clk => R29[26].CLK
clk => R29[27].CLK
clk => R29[28].CLK
clk => R29[29].CLK
clk => R29[30].CLK
clk => R29[31].CLK
clk => R30[0].CLK
clk => R30[1].CLK
clk => R30[2].CLK
clk => R30[3].CLK
clk => R30[4].CLK
clk => R30[5].CLK
clk => R30[6].CLK
clk => R30[7].CLK
clk => R30[8].CLK
clk => R30[9].CLK
clk => R30[10].CLK
clk => R30[11].CLK
clk => R30[12].CLK
clk => R30[13].CLK
clk => R30[14].CLK
clk => R30[15].CLK
clk => R30[16].CLK
clk => R30[17].CLK
clk => R30[18].CLK
clk => R30[19].CLK
clk => R30[20].CLK
clk => R30[21].CLK
clk => R30[22].CLK
clk => R30[23].CLK
clk => R30[24].CLK
clk => R30[25].CLK
clk => R30[26].CLK
clk => R30[27].CLK
clk => R30[28].CLK
clk => R30[29].CLK
clk => R30[30].CLK
clk => R30[31].CLK
clk => R31[0].CLK
clk => R31[1].CLK
clk => R31[2].CLK
clk => R31[3].CLK
clk => R31[4].CLK
clk => R31[5].CLK
clk => R31[6].CLK
clk => R31[7].CLK
clk => R31[8].CLK
clk => R31[9].CLK
clk => R31[10].CLK
clk => R31[11].CLK
clk => R31[12].CLK
clk => R31[13].CLK
clk => R31[14].CLK
clk => R31[15].CLK
clk => R31[16].CLK
clk => R31[17].CLK
clk => R31[18].CLK
clk => R31[19].CLK
clk => R31[20].CLK
clk => R31[21].CLK
clk => R31[22].CLK
clk => R31[23].CLK
clk => R31[24].CLK
clk => R31[25].CLK
clk => R31[26].CLK
clk => R31[27].CLK
clk => R31[28].CLK
clk => R31[29].CLK
clk => R31[30].CLK
clk => R31[31].CLK
we => R6[5].ENA
we => R6[4].ENA
we => R6[3].ENA
we => R6[2].ENA
we => R6[1].ENA
we => R6[0].ENA
we => R5[31].ENA
we => R5[30].ENA
we => R5[29].ENA
we => R5[28].ENA
we => R5[27].ENA
we => R5[26].ENA
we => R5[25].ENA
we => R5[24].ENA
we => R5[23].ENA
we => R5[22].ENA
we => R5[21].ENA
we => R5[20].ENA
we => R5[19].ENA
we => R5[18].ENA
we => R5[17].ENA
we => R5[16].ENA
we => R5[15].ENA
we => R5[14].ENA
we => R5[13].ENA
we => R5[12].ENA
we => R5[11].ENA
we => R5[10].ENA
we => R5[9].ENA
we => R5[8].ENA
we => R5[7].ENA
we => R5[6].ENA
we => R5[5].ENA
we => R5[4].ENA
we => R5[3].ENA
we => R5[2].ENA
we => R5[1].ENA
we => R5[0].ENA
we => R4[31].ENA
we => R4[30].ENA
we => R4[29].ENA
we => R4[28].ENA
we => R4[27].ENA
we => R4[26].ENA
we => R4[25].ENA
we => R4[24].ENA
we => R4[23].ENA
we => R4[22].ENA
we => R4[21].ENA
we => R4[20].ENA
we => R4[19].ENA
we => R4[18].ENA
we => R4[17].ENA
we => R4[16].ENA
we => R4[15].ENA
we => R4[14].ENA
we => R4[13].ENA
we => R4[12].ENA
we => R4[11].ENA
we => R4[10].ENA
we => R4[9].ENA
we => R4[8].ENA
we => R4[7].ENA
we => R4[6].ENA
we => R4[5].ENA
we => R4[4].ENA
we => R4[3].ENA
we => R4[2].ENA
we => R4[1].ENA
we => R4[0].ENA
we => R3[31].ENA
we => R3[30].ENA
we => R3[29].ENA
we => R3[28].ENA
we => R3[27].ENA
we => R3[26].ENA
we => R3[25].ENA
we => R3[24].ENA
we => R3[23].ENA
we => R3[22].ENA
we => R3[21].ENA
we => R3[20].ENA
we => R3[19].ENA
we => R3[18].ENA
we => R3[17].ENA
we => R3[16].ENA
we => R3[15].ENA
we => R3[14].ENA
we => R3[13].ENA
we => R3[12].ENA
we => R3[11].ENA
we => R3[10].ENA
we => R3[9].ENA
we => R3[8].ENA
we => R3[7].ENA
we => R3[6].ENA
we => R3[5].ENA
we => R3[4].ENA
we => R3[3].ENA
we => R3[2].ENA
we => R3[1].ENA
we => R3[0].ENA
we => R2[31].ENA
we => R2[30].ENA
we => R2[29].ENA
we => R2[28].ENA
we => R2[27].ENA
we => R2[26].ENA
we => R2[25].ENA
we => R2[24].ENA
we => R2[23].ENA
we => R2[22].ENA
we => R2[21].ENA
we => R2[20].ENA
we => R2[19].ENA
we => R2[18].ENA
we => R2[17].ENA
we => R2[16].ENA
we => R2[15].ENA
we => R2[14].ENA
we => R2[13].ENA
we => R2[12].ENA
we => R2[11].ENA
we => R2[10].ENA
we => R2[9].ENA
we => R2[8].ENA
we => R2[7].ENA
we => R2[6].ENA
we => R2[5].ENA
we => R2[4].ENA
we => R2[3].ENA
we => R2[2].ENA
we => R2[1].ENA
we => R2[0].ENA
we => R1[31].ENA
we => R1[30].ENA
we => R1[29].ENA
we => R1[28].ENA
we => R1[27].ENA
we => R1[26].ENA
we => R1[25].ENA
we => R1[24].ENA
we => R1[23].ENA
we => R1[22].ENA
we => R1[21].ENA
we => R1[20].ENA
we => R1[19].ENA
we => R1[18].ENA
we => R1[17].ENA
we => R1[16].ENA
we => R1[15].ENA
we => R1[14].ENA
we => R1[13].ENA
we => R1[12].ENA
we => R1[11].ENA
we => R1[10].ENA
we => R1[9].ENA
we => R1[8].ENA
we => R1[7].ENA
we => R1[6].ENA
we => R1[5].ENA
we => R1[4].ENA
we => R1[3].ENA
we => R1[2].ENA
we => R1[1].ENA
we => R1[0].ENA
we => R6[6].ENA
we => R6[7].ENA
we => R6[8].ENA
we => R6[9].ENA
we => R6[10].ENA
we => R6[11].ENA
we => R6[12].ENA
we => R6[13].ENA
we => R6[14].ENA
we => R6[15].ENA
we => R6[16].ENA
we => R6[17].ENA
we => R6[18].ENA
we => R6[19].ENA
we => R6[20].ENA
we => R6[21].ENA
we => R6[22].ENA
we => R6[23].ENA
we => R6[24].ENA
we => R6[25].ENA
we => R6[26].ENA
we => R6[27].ENA
we => R6[28].ENA
we => R6[29].ENA
we => R6[30].ENA
we => R6[31].ENA
we => R7[0].ENA
we => R7[1].ENA
we => R7[2].ENA
we => R7[3].ENA
we => R7[4].ENA
we => R7[5].ENA
we => R7[6].ENA
we => R7[7].ENA
we => R7[8].ENA
we => R7[9].ENA
we => R7[10].ENA
we => R7[11].ENA
we => R7[12].ENA
we => R7[13].ENA
we => R7[14].ENA
we => R7[15].ENA
we => R7[16].ENA
we => R7[17].ENA
we => R7[18].ENA
we => R7[19].ENA
we => R7[20].ENA
we => R7[21].ENA
we => R7[22].ENA
we => R7[23].ENA
we => R7[24].ENA
we => R7[25].ENA
we => R7[26].ENA
we => R7[27].ENA
we => R7[28].ENA
we => R7[29].ENA
we => R7[30].ENA
we => R7[31].ENA
we => R8[0].ENA
we => R8[1].ENA
we => R8[2].ENA
we => R8[3].ENA
we => R8[4].ENA
we => R8[5].ENA
we => R8[6].ENA
we => R8[7].ENA
we => R8[8].ENA
we => R8[9].ENA
we => R8[10].ENA
we => R8[11].ENA
we => R8[12].ENA
we => R8[13].ENA
we => R8[14].ENA
we => R8[15].ENA
we => R8[16].ENA
we => R8[17].ENA
we => R8[18].ENA
we => R8[19].ENA
we => R8[20].ENA
we => R8[21].ENA
we => R8[22].ENA
we => R8[23].ENA
we => R8[24].ENA
we => R8[25].ENA
we => R8[26].ENA
we => R8[27].ENA
we => R8[28].ENA
we => R8[29].ENA
we => R8[30].ENA
we => R8[31].ENA
we => R9[0].ENA
we => R9[1].ENA
we => R9[2].ENA
we => R9[3].ENA
we => R9[4].ENA
we => R9[5].ENA
we => R9[6].ENA
we => R9[7].ENA
we => R9[8].ENA
we => R9[9].ENA
we => R9[10].ENA
we => R9[11].ENA
we => R9[12].ENA
we => R9[13].ENA
we => R9[14].ENA
we => R9[15].ENA
we => R9[16].ENA
we => R9[17].ENA
we => R9[18].ENA
we => R9[19].ENA
we => R9[20].ENA
we => R9[21].ENA
we => R9[22].ENA
we => R9[23].ENA
we => R9[24].ENA
we => R9[25].ENA
we => R9[26].ENA
we => R9[27].ENA
we => R9[28].ENA
we => R9[29].ENA
we => R9[30].ENA
we => R9[31].ENA
we => R10[0].ENA
we => R10[1].ENA
we => R10[2].ENA
we => R10[3].ENA
we => R10[4].ENA
we => R10[5].ENA
we => R10[6].ENA
we => R10[7].ENA
we => R10[8].ENA
we => R10[9].ENA
we => R10[10].ENA
we => R10[11].ENA
we => R10[12].ENA
we => R10[13].ENA
we => R10[14].ENA
we => R10[15].ENA
we => R10[16].ENA
we => R10[17].ENA
we => R10[18].ENA
we => R10[19].ENA
we => R10[20].ENA
we => R10[21].ENA
we => R10[22].ENA
we => R10[23].ENA
we => R10[24].ENA
we => R10[25].ENA
we => R10[26].ENA
we => R10[27].ENA
we => R10[28].ENA
we => R10[29].ENA
we => R10[30].ENA
we => R10[31].ENA
we => R11[0].ENA
we => R11[1].ENA
we => R11[2].ENA
we => R11[3].ENA
we => R11[4].ENA
we => R11[5].ENA
we => R11[6].ENA
we => R11[7].ENA
we => R11[8].ENA
we => R11[9].ENA
we => R11[10].ENA
we => R11[11].ENA
we => R11[12].ENA
we => R11[13].ENA
we => R11[14].ENA
we => R11[15].ENA
we => R11[16].ENA
we => R11[17].ENA
we => R11[18].ENA
we => R11[19].ENA
we => R11[20].ENA
we => R11[21].ENA
we => R11[22].ENA
we => R11[23].ENA
we => R11[24].ENA
we => R11[25].ENA
we => R11[26].ENA
we => R11[27].ENA
we => R11[28].ENA
we => R11[29].ENA
we => R11[30].ENA
we => R11[31].ENA
we => R12[0].ENA
we => R12[1].ENA
we => R12[2].ENA
we => R12[3].ENA
we => R12[4].ENA
we => R12[5].ENA
we => R12[6].ENA
we => R12[7].ENA
we => R12[8].ENA
we => R12[9].ENA
we => R12[10].ENA
we => R12[11].ENA
we => R12[12].ENA
we => R12[13].ENA
we => R12[14].ENA
we => R12[15].ENA
we => R12[16].ENA
we => R12[17].ENA
we => R12[18].ENA
we => R12[19].ENA
we => R12[20].ENA
we => R12[21].ENA
we => R12[22].ENA
we => R12[23].ENA
we => R12[24].ENA
we => R12[25].ENA
we => R12[26].ENA
we => R12[27].ENA
we => R12[28].ENA
we => R12[29].ENA
we => R12[30].ENA
we => R12[31].ENA
we => R13[0].ENA
we => R13[1].ENA
we => R13[2].ENA
we => R13[3].ENA
we => R13[4].ENA
we => R13[5].ENA
we => R13[6].ENA
we => R13[7].ENA
we => R13[8].ENA
we => R13[9].ENA
we => R13[10].ENA
we => R13[11].ENA
we => R13[12].ENA
we => R13[13].ENA
we => R13[14].ENA
we => R13[15].ENA
we => R13[16].ENA
we => R13[17].ENA
we => R13[18].ENA
we => R13[19].ENA
we => R13[20].ENA
we => R13[21].ENA
we => R13[22].ENA
we => R13[23].ENA
we => R13[24].ENA
we => R13[25].ENA
we => R13[26].ENA
we => R13[27].ENA
we => R13[28].ENA
we => R13[29].ENA
we => R13[30].ENA
we => R13[31].ENA
we => R14[0].ENA
we => R14[1].ENA
we => R14[2].ENA
we => R14[3].ENA
we => R14[4].ENA
we => R14[5].ENA
we => R14[6].ENA
we => R14[7].ENA
we => R14[8].ENA
we => R14[9].ENA
we => R14[10].ENA
we => R14[11].ENA
we => R14[12].ENA
we => R14[13].ENA
we => R14[14].ENA
we => R14[15].ENA
we => R14[16].ENA
we => R14[17].ENA
we => R14[18].ENA
we => R14[19].ENA
we => R14[20].ENA
we => R14[21].ENA
we => R14[22].ENA
we => R14[23].ENA
we => R14[24].ENA
we => R14[25].ENA
we => R14[26].ENA
we => R14[27].ENA
we => R14[28].ENA
we => R14[29].ENA
we => R14[30].ENA
we => R14[31].ENA
we => R15[0].ENA
we => R15[1].ENA
we => R15[2].ENA
we => R15[3].ENA
we => R15[4].ENA
we => R15[5].ENA
we => R15[6].ENA
we => R15[7].ENA
we => R15[8].ENA
we => R15[9].ENA
we => R15[10].ENA
we => R15[11].ENA
we => R15[12].ENA
we => R15[13].ENA
we => R15[14].ENA
we => R15[15].ENA
we => R15[16].ENA
we => R15[17].ENA
we => R15[18].ENA
we => R15[19].ENA
we => R15[20].ENA
we => R15[21].ENA
we => R15[22].ENA
we => R15[23].ENA
we => R15[24].ENA
we => R15[25].ENA
we => R15[26].ENA
we => R15[27].ENA
we => R15[28].ENA
we => R15[29].ENA
we => R15[30].ENA
we => R15[31].ENA
we => R16[0].ENA
we => R16[1].ENA
we => R16[2].ENA
we => R16[3].ENA
we => R16[4].ENA
we => R16[5].ENA
we => R16[6].ENA
we => R16[7].ENA
we => R16[8].ENA
we => R16[9].ENA
we => R16[10].ENA
we => R16[11].ENA
we => R16[12].ENA
we => R16[13].ENA
we => R16[14].ENA
we => R16[15].ENA
we => R16[16].ENA
we => R16[17].ENA
we => R16[18].ENA
we => R16[19].ENA
we => R16[20].ENA
we => R16[21].ENA
we => R16[22].ENA
we => R16[23].ENA
we => R16[24].ENA
we => R16[25].ENA
we => R16[26].ENA
we => R16[27].ENA
we => R16[28].ENA
we => R16[29].ENA
we => R16[30].ENA
we => R16[31].ENA
we => R17[0].ENA
we => R17[1].ENA
we => R17[2].ENA
we => R17[3].ENA
we => R17[4].ENA
we => R17[5].ENA
we => R17[6].ENA
we => R17[7].ENA
we => R17[8].ENA
we => R17[9].ENA
we => R17[10].ENA
we => R17[11].ENA
we => R17[12].ENA
we => R17[13].ENA
we => R17[14].ENA
we => R17[15].ENA
we => R17[16].ENA
we => R17[17].ENA
we => R17[18].ENA
we => R17[19].ENA
we => R17[20].ENA
we => R17[21].ENA
we => R17[22].ENA
we => R17[23].ENA
we => R17[24].ENA
we => R17[25].ENA
we => R17[26].ENA
we => R17[27].ENA
we => R17[28].ENA
we => R17[29].ENA
we => R17[30].ENA
we => R17[31].ENA
we => R18[0].ENA
we => R18[1].ENA
we => R18[2].ENA
we => R18[3].ENA
we => R18[4].ENA
we => R18[5].ENA
we => R18[6].ENA
we => R18[7].ENA
we => R18[8].ENA
we => R18[9].ENA
we => R18[10].ENA
we => R18[11].ENA
we => R18[12].ENA
we => R18[13].ENA
we => R18[14].ENA
we => R18[15].ENA
we => R18[16].ENA
we => R18[17].ENA
we => R18[18].ENA
we => R18[19].ENA
we => R18[20].ENA
we => R18[21].ENA
we => R18[22].ENA
we => R18[23].ENA
we => R18[24].ENA
we => R18[25].ENA
we => R18[26].ENA
we => R18[27].ENA
we => R18[28].ENA
we => R18[29].ENA
we => R18[30].ENA
we => R18[31].ENA
we => R19[0].ENA
we => R19[1].ENA
we => R19[2].ENA
we => R19[3].ENA
we => R19[4].ENA
we => R19[5].ENA
we => R19[6].ENA
we => R19[7].ENA
we => R19[8].ENA
we => R19[9].ENA
we => R19[10].ENA
we => R19[11].ENA
we => R19[12].ENA
we => R19[13].ENA
we => R19[14].ENA
we => R19[15].ENA
we => R19[16].ENA
we => R19[17].ENA
we => R19[18].ENA
we => R19[19].ENA
we => R19[20].ENA
we => R19[21].ENA
we => R19[22].ENA
we => R19[23].ENA
we => R19[24].ENA
we => R19[25].ENA
we => R19[26].ENA
we => R19[27].ENA
we => R19[28].ENA
we => R19[29].ENA
we => R19[30].ENA
we => R19[31].ENA
we => R20[0].ENA
we => R20[1].ENA
we => R20[2].ENA
we => R20[3].ENA
we => R20[4].ENA
we => R20[5].ENA
we => R20[6].ENA
we => R20[7].ENA
we => R20[8].ENA
we => R20[9].ENA
we => R20[10].ENA
we => R20[11].ENA
we => R20[12].ENA
we => R20[13].ENA
we => R20[14].ENA
we => R20[15].ENA
we => R20[16].ENA
we => R20[17].ENA
we => R20[18].ENA
we => R20[19].ENA
we => R20[20].ENA
we => R20[21].ENA
we => R20[22].ENA
we => R20[23].ENA
we => R20[24].ENA
we => R20[25].ENA
we => R20[26].ENA
we => R20[27].ENA
we => R20[28].ENA
we => R20[29].ENA
we => R20[30].ENA
we => R20[31].ENA
we => R21[0].ENA
we => R21[1].ENA
we => R21[2].ENA
we => R21[3].ENA
we => R21[4].ENA
we => R21[5].ENA
we => R21[6].ENA
we => R21[7].ENA
we => R21[8].ENA
we => R21[9].ENA
we => R21[10].ENA
we => R21[11].ENA
we => R21[12].ENA
we => R21[13].ENA
we => R21[14].ENA
we => R21[15].ENA
we => R21[16].ENA
we => R21[17].ENA
we => R21[18].ENA
we => R21[19].ENA
we => R21[20].ENA
we => R21[21].ENA
we => R21[22].ENA
we => R21[23].ENA
we => R21[24].ENA
we => R21[25].ENA
we => R21[26].ENA
we => R21[27].ENA
we => R21[28].ENA
we => R21[29].ENA
we => R21[30].ENA
we => R21[31].ENA
we => R22[0].ENA
we => R22[1].ENA
we => R22[2].ENA
we => R22[3].ENA
we => R22[4].ENA
we => R22[5].ENA
we => R22[6].ENA
we => R22[7].ENA
we => R22[8].ENA
we => R22[9].ENA
we => R22[10].ENA
we => R22[11].ENA
we => R22[12].ENA
we => R22[13].ENA
we => R22[14].ENA
we => R22[15].ENA
we => R22[16].ENA
we => R22[17].ENA
we => R22[18].ENA
we => R22[19].ENA
we => R22[20].ENA
we => R22[21].ENA
we => R22[22].ENA
we => R22[23].ENA
we => R22[24].ENA
we => R22[25].ENA
we => R22[26].ENA
we => R22[27].ENA
we => R22[28].ENA
we => R22[29].ENA
we => R22[30].ENA
we => R22[31].ENA
we => R23[0].ENA
we => R23[1].ENA
we => R23[2].ENA
we => R23[3].ENA
we => R23[4].ENA
we => R23[5].ENA
we => R23[6].ENA
we => R23[7].ENA
we => R23[8].ENA
we => R23[9].ENA
we => R23[10].ENA
we => R23[11].ENA
we => R23[12].ENA
we => R23[13].ENA
we => R23[14].ENA
we => R23[15].ENA
we => R23[16].ENA
we => R23[17].ENA
we => R23[18].ENA
we => R23[19].ENA
we => R23[20].ENA
we => R23[21].ENA
we => R23[22].ENA
we => R23[23].ENA
we => R23[24].ENA
we => R23[25].ENA
we => R23[26].ENA
we => R23[27].ENA
we => R23[28].ENA
we => R23[29].ENA
we => R23[30].ENA
we => R23[31].ENA
we => R24[0].ENA
we => R24[1].ENA
we => R24[2].ENA
we => R24[3].ENA
we => R24[4].ENA
we => R24[5].ENA
we => R24[6].ENA
we => R24[7].ENA
we => R24[8].ENA
we => R24[9].ENA
we => R24[10].ENA
we => R24[11].ENA
we => R24[12].ENA
we => R24[13].ENA
we => R24[14].ENA
we => R24[15].ENA
we => R24[16].ENA
we => R24[17].ENA
we => R24[18].ENA
we => R24[19].ENA
we => R24[20].ENA
we => R24[21].ENA
we => R24[22].ENA
we => R24[23].ENA
we => R24[24].ENA
we => R24[25].ENA
we => R24[26].ENA
we => R24[27].ENA
we => R24[28].ENA
we => R24[29].ENA
we => R24[30].ENA
we => R24[31].ENA
we => R25[0].ENA
we => R25[1].ENA
we => R25[2].ENA
we => R25[3].ENA
we => R25[4].ENA
we => R25[5].ENA
we => R25[6].ENA
we => R25[7].ENA
we => R25[8].ENA
we => R25[9].ENA
we => R25[10].ENA
we => R25[11].ENA
we => R25[12].ENA
we => R25[13].ENA
we => R25[14].ENA
we => R25[15].ENA
we => R25[16].ENA
we => R25[17].ENA
we => R25[18].ENA
we => R25[19].ENA
we => R25[20].ENA
we => R25[21].ENA
we => R25[22].ENA
we => R25[23].ENA
we => R25[24].ENA
we => R25[25].ENA
we => R25[26].ENA
we => R25[27].ENA
we => R25[28].ENA
we => R25[29].ENA
we => R25[30].ENA
we => R25[31].ENA
we => R26[0].ENA
we => R26[1].ENA
we => R26[2].ENA
we => R26[3].ENA
we => R26[4].ENA
we => R26[5].ENA
we => R26[6].ENA
we => R26[7].ENA
we => R26[8].ENA
we => R26[9].ENA
we => R26[10].ENA
we => R26[11].ENA
we => R26[12].ENA
we => R26[13].ENA
we => R26[14].ENA
we => R26[15].ENA
we => R26[16].ENA
we => R26[17].ENA
we => R26[18].ENA
we => R26[19].ENA
we => R26[20].ENA
we => R26[21].ENA
we => R26[22].ENA
we => R26[23].ENA
we => R26[24].ENA
we => R26[25].ENA
we => R26[26].ENA
we => R26[27].ENA
we => R26[28].ENA
we => R26[29].ENA
we => R26[30].ENA
we => R26[31].ENA
we => R27[0].ENA
we => R27[1].ENA
we => R27[2].ENA
we => R27[3].ENA
we => R27[4].ENA
we => R27[5].ENA
we => R27[6].ENA
we => R27[7].ENA
we => R27[8].ENA
we => R27[9].ENA
we => R27[10].ENA
we => R27[11].ENA
we => R27[12].ENA
we => R27[13].ENA
we => R27[14].ENA
we => R27[15].ENA
we => R27[16].ENA
we => R27[17].ENA
we => R27[18].ENA
we => R27[19].ENA
we => R27[20].ENA
we => R27[21].ENA
we => R27[22].ENA
we => R27[23].ENA
we => R27[24].ENA
we => R27[25].ENA
we => R27[26].ENA
we => R27[27].ENA
we => R27[28].ENA
we => R27[29].ENA
we => R27[30].ENA
we => R27[31].ENA
we => R28[0].ENA
we => R28[1].ENA
we => R28[2].ENA
we => R28[3].ENA
we => R28[4].ENA
we => R28[5].ENA
we => R28[6].ENA
we => R28[7].ENA
we => R28[8].ENA
we => R28[9].ENA
we => R28[10].ENA
we => R28[11].ENA
we => R28[12].ENA
we => R28[13].ENA
we => R28[14].ENA
we => R28[15].ENA
we => R28[16].ENA
we => R28[17].ENA
we => R28[18].ENA
we => R28[19].ENA
we => R28[20].ENA
we => R28[21].ENA
we => R28[22].ENA
we => R28[23].ENA
we => R28[24].ENA
we => R28[25].ENA
we => R28[26].ENA
we => R28[27].ENA
we => R28[28].ENA
we => R28[29].ENA
we => R28[30].ENA
we => R28[31].ENA
we => R29[0].ENA
we => R29[1].ENA
we => R29[2].ENA
we => R29[3].ENA
we => R29[4].ENA
we => R29[5].ENA
we => R29[6].ENA
we => R29[7].ENA
we => R29[8].ENA
we => R29[9].ENA
we => R29[10].ENA
we => R29[11].ENA
we => R29[12].ENA
we => R29[13].ENA
we => R29[14].ENA
we => R29[15].ENA
we => R29[16].ENA
we => R29[17].ENA
we => R29[18].ENA
we => R29[19].ENA
we => R29[20].ENA
we => R29[21].ENA
we => R29[22].ENA
we => R29[23].ENA
we => R29[24].ENA
we => R29[25].ENA
we => R29[26].ENA
we => R29[27].ENA
we => R29[28].ENA
we => R29[29].ENA
we => R29[30].ENA
we => R29[31].ENA
we => R30[0].ENA
we => R30[1].ENA
we => R30[2].ENA
we => R30[3].ENA
we => R30[4].ENA
we => R30[5].ENA
we => R30[6].ENA
we => R30[7].ENA
we => R30[8].ENA
we => R30[9].ENA
we => R30[10].ENA
we => R30[11].ENA
we => R30[12].ENA
we => R30[13].ENA
we => R30[14].ENA
we => R30[15].ENA
we => R30[16].ENA
we => R30[17].ENA
we => R30[18].ENA
we => R30[19].ENA
we => R30[20].ENA
we => R30[21].ENA
we => R30[22].ENA
we => R30[23].ENA
we => R30[24].ENA
we => R30[25].ENA
we => R30[26].ENA
we => R30[27].ENA
we => R30[28].ENA
we => R30[29].ENA
we => R30[30].ENA
we => R30[31].ENA
we => R31[0].ENA
we => R31[1].ENA
we => R31[2].ENA
we => R31[3].ENA
we => R31[4].ENA
we => R31[5].ENA
we => R31[6].ENA
we => R31[7].ENA
we => R31[8].ENA
we => R31[9].ENA
we => R31[10].ENA
we => R31[11].ENA
we => R31[12].ENA
we => R31[13].ENA
we => R31[14].ENA
we => R31[15].ENA
we => R31[16].ENA
we => R31[17].ENA
we => R31[18].ENA
we => R31[19].ENA
we => R31[20].ENA
we => R31[21].ENA
we => R31[22].ENA
we => R31[23].ENA
we => R31[24].ENA
we => R31[25].ENA
we => R31[26].ENA
we => R31[27].ENA
we => R31[28].ENA
we => R31[29].ENA
we => R31[30].ENA
we => R31[31].ENA
ra1[0] => Mux32.IN5
ra1[0] => Mux33.IN5
ra1[0] => Mux34.IN5
ra1[0] => Mux35.IN5
ra1[0] => Mux36.IN5
ra1[0] => Mux37.IN5
ra1[0] => Mux38.IN5
ra1[0] => Mux39.IN5
ra1[0] => Mux40.IN5
ra1[0] => Mux41.IN5
ra1[0] => Mux42.IN5
ra1[0] => Mux43.IN5
ra1[0] => Mux44.IN5
ra1[0] => Mux45.IN5
ra1[0] => Mux46.IN5
ra1[0] => Mux47.IN5
ra1[0] => Mux48.IN5
ra1[0] => Mux49.IN5
ra1[0] => Mux50.IN5
ra1[0] => Mux51.IN5
ra1[0] => Mux52.IN5
ra1[0] => Mux53.IN5
ra1[0] => Mux54.IN5
ra1[0] => Mux55.IN5
ra1[0] => Mux56.IN5
ra1[0] => Mux57.IN5
ra1[0] => Mux58.IN5
ra1[0] => Mux59.IN5
ra1[0] => Mux60.IN5
ra1[0] => Mux61.IN5
ra1[0] => Mux62.IN5
ra1[0] => Mux63.IN5
ra1[1] => Mux32.IN4
ra1[1] => Mux33.IN4
ra1[1] => Mux34.IN4
ra1[1] => Mux35.IN4
ra1[1] => Mux36.IN4
ra1[1] => Mux37.IN4
ra1[1] => Mux38.IN4
ra1[1] => Mux39.IN4
ra1[1] => Mux40.IN4
ra1[1] => Mux41.IN4
ra1[1] => Mux42.IN4
ra1[1] => Mux43.IN4
ra1[1] => Mux44.IN4
ra1[1] => Mux45.IN4
ra1[1] => Mux46.IN4
ra1[1] => Mux47.IN4
ra1[1] => Mux48.IN4
ra1[1] => Mux49.IN4
ra1[1] => Mux50.IN4
ra1[1] => Mux51.IN4
ra1[1] => Mux52.IN4
ra1[1] => Mux53.IN4
ra1[1] => Mux54.IN4
ra1[1] => Mux55.IN4
ra1[1] => Mux56.IN4
ra1[1] => Mux57.IN4
ra1[1] => Mux58.IN4
ra1[1] => Mux59.IN4
ra1[1] => Mux60.IN4
ra1[1] => Mux61.IN4
ra1[1] => Mux62.IN4
ra1[1] => Mux63.IN4
ra1[2] => Mux32.IN3
ra1[2] => Mux33.IN3
ra1[2] => Mux34.IN3
ra1[2] => Mux35.IN3
ra1[2] => Mux36.IN3
ra1[2] => Mux37.IN3
ra1[2] => Mux38.IN3
ra1[2] => Mux39.IN3
ra1[2] => Mux40.IN3
ra1[2] => Mux41.IN3
ra1[2] => Mux42.IN3
ra1[2] => Mux43.IN3
ra1[2] => Mux44.IN3
ra1[2] => Mux45.IN3
ra1[2] => Mux46.IN3
ra1[2] => Mux47.IN3
ra1[2] => Mux48.IN3
ra1[2] => Mux49.IN3
ra1[2] => Mux50.IN3
ra1[2] => Mux51.IN3
ra1[2] => Mux52.IN3
ra1[2] => Mux53.IN3
ra1[2] => Mux54.IN3
ra1[2] => Mux55.IN3
ra1[2] => Mux56.IN3
ra1[2] => Mux57.IN3
ra1[2] => Mux58.IN3
ra1[2] => Mux59.IN3
ra1[2] => Mux60.IN3
ra1[2] => Mux61.IN3
ra1[2] => Mux62.IN3
ra1[2] => Mux63.IN3
ra1[3] => Mux32.IN2
ra1[3] => Mux33.IN2
ra1[3] => Mux34.IN2
ra1[3] => Mux35.IN2
ra1[3] => Mux36.IN2
ra1[3] => Mux37.IN2
ra1[3] => Mux38.IN2
ra1[3] => Mux39.IN2
ra1[3] => Mux40.IN2
ra1[3] => Mux41.IN2
ra1[3] => Mux42.IN2
ra1[3] => Mux43.IN2
ra1[3] => Mux44.IN2
ra1[3] => Mux45.IN2
ra1[3] => Mux46.IN2
ra1[3] => Mux47.IN2
ra1[3] => Mux48.IN2
ra1[3] => Mux49.IN2
ra1[3] => Mux50.IN2
ra1[3] => Mux51.IN2
ra1[3] => Mux52.IN2
ra1[3] => Mux53.IN2
ra1[3] => Mux54.IN2
ra1[3] => Mux55.IN2
ra1[3] => Mux56.IN2
ra1[3] => Mux57.IN2
ra1[3] => Mux58.IN2
ra1[3] => Mux59.IN2
ra1[3] => Mux60.IN2
ra1[3] => Mux61.IN2
ra1[3] => Mux62.IN2
ra1[3] => Mux63.IN2
ra1[4] => Mux32.IN1
ra1[4] => Mux33.IN1
ra1[4] => Mux34.IN1
ra1[4] => Mux35.IN1
ra1[4] => Mux36.IN1
ra1[4] => Mux37.IN1
ra1[4] => Mux38.IN1
ra1[4] => Mux39.IN1
ra1[4] => Mux40.IN1
ra1[4] => Mux41.IN1
ra1[4] => Mux42.IN1
ra1[4] => Mux43.IN1
ra1[4] => Mux44.IN1
ra1[4] => Mux45.IN1
ra1[4] => Mux46.IN1
ra1[4] => Mux47.IN1
ra1[4] => Mux48.IN1
ra1[4] => Mux49.IN1
ra1[4] => Mux50.IN1
ra1[4] => Mux51.IN1
ra1[4] => Mux52.IN1
ra1[4] => Mux53.IN1
ra1[4] => Mux54.IN1
ra1[4] => Mux55.IN1
ra1[4] => Mux56.IN1
ra1[4] => Mux57.IN1
ra1[4] => Mux58.IN1
ra1[4] => Mux59.IN1
ra1[4] => Mux60.IN1
ra1[4] => Mux61.IN1
ra1[4] => Mux62.IN1
ra1[4] => Mux63.IN1
ra2[0] => Mux0.IN5
ra2[0] => Mux1.IN5
ra2[0] => Mux2.IN5
ra2[0] => Mux3.IN5
ra2[0] => Mux4.IN5
ra2[0] => Mux5.IN5
ra2[0] => Mux6.IN5
ra2[0] => Mux7.IN5
ra2[0] => Mux8.IN5
ra2[0] => Mux9.IN5
ra2[0] => Mux10.IN5
ra2[0] => Mux11.IN5
ra2[0] => Mux12.IN5
ra2[0] => Mux13.IN5
ra2[0] => Mux14.IN5
ra2[0] => Mux15.IN5
ra2[0] => Mux16.IN5
ra2[0] => Mux17.IN5
ra2[0] => Mux18.IN5
ra2[0] => Mux19.IN5
ra2[0] => Mux20.IN5
ra2[0] => Mux21.IN5
ra2[0] => Mux22.IN5
ra2[0] => Mux23.IN5
ra2[0] => Mux24.IN5
ra2[0] => Mux25.IN5
ra2[0] => Mux26.IN5
ra2[0] => Mux27.IN5
ra2[0] => Mux28.IN5
ra2[0] => Mux29.IN5
ra2[0] => Mux30.IN5
ra2[0] => Mux31.IN5
ra2[1] => Mux0.IN4
ra2[1] => Mux1.IN4
ra2[1] => Mux2.IN4
ra2[1] => Mux3.IN4
ra2[1] => Mux4.IN4
ra2[1] => Mux5.IN4
ra2[1] => Mux6.IN4
ra2[1] => Mux7.IN4
ra2[1] => Mux8.IN4
ra2[1] => Mux9.IN4
ra2[1] => Mux10.IN4
ra2[1] => Mux11.IN4
ra2[1] => Mux12.IN4
ra2[1] => Mux13.IN4
ra2[1] => Mux14.IN4
ra2[1] => Mux15.IN4
ra2[1] => Mux16.IN4
ra2[1] => Mux17.IN4
ra2[1] => Mux18.IN4
ra2[1] => Mux19.IN4
ra2[1] => Mux20.IN4
ra2[1] => Mux21.IN4
ra2[1] => Mux22.IN4
ra2[1] => Mux23.IN4
ra2[1] => Mux24.IN4
ra2[1] => Mux25.IN4
ra2[1] => Mux26.IN4
ra2[1] => Mux27.IN4
ra2[1] => Mux28.IN4
ra2[1] => Mux29.IN4
ra2[1] => Mux30.IN4
ra2[1] => Mux31.IN4
ra2[2] => Mux0.IN3
ra2[2] => Mux1.IN3
ra2[2] => Mux2.IN3
ra2[2] => Mux3.IN3
ra2[2] => Mux4.IN3
ra2[2] => Mux5.IN3
ra2[2] => Mux6.IN3
ra2[2] => Mux7.IN3
ra2[2] => Mux8.IN3
ra2[2] => Mux9.IN3
ra2[2] => Mux10.IN3
ra2[2] => Mux11.IN3
ra2[2] => Mux12.IN3
ra2[2] => Mux13.IN3
ra2[2] => Mux14.IN3
ra2[2] => Mux15.IN3
ra2[2] => Mux16.IN3
ra2[2] => Mux17.IN3
ra2[2] => Mux18.IN3
ra2[2] => Mux19.IN3
ra2[2] => Mux20.IN3
ra2[2] => Mux21.IN3
ra2[2] => Mux22.IN3
ra2[2] => Mux23.IN3
ra2[2] => Mux24.IN3
ra2[2] => Mux25.IN3
ra2[2] => Mux26.IN3
ra2[2] => Mux27.IN3
ra2[2] => Mux28.IN3
ra2[2] => Mux29.IN3
ra2[2] => Mux30.IN3
ra2[2] => Mux31.IN3
ra2[3] => Mux0.IN2
ra2[3] => Mux1.IN2
ra2[3] => Mux2.IN2
ra2[3] => Mux3.IN2
ra2[3] => Mux4.IN2
ra2[3] => Mux5.IN2
ra2[3] => Mux6.IN2
ra2[3] => Mux7.IN2
ra2[3] => Mux8.IN2
ra2[3] => Mux9.IN2
ra2[3] => Mux10.IN2
ra2[3] => Mux11.IN2
ra2[3] => Mux12.IN2
ra2[3] => Mux13.IN2
ra2[3] => Mux14.IN2
ra2[3] => Mux15.IN2
ra2[3] => Mux16.IN2
ra2[3] => Mux17.IN2
ra2[3] => Mux18.IN2
ra2[3] => Mux19.IN2
ra2[3] => Mux20.IN2
ra2[3] => Mux21.IN2
ra2[3] => Mux22.IN2
ra2[3] => Mux23.IN2
ra2[3] => Mux24.IN2
ra2[3] => Mux25.IN2
ra2[3] => Mux26.IN2
ra2[3] => Mux27.IN2
ra2[3] => Mux28.IN2
ra2[3] => Mux29.IN2
ra2[3] => Mux30.IN2
ra2[3] => Mux31.IN2
ra2[4] => Mux0.IN1
ra2[4] => Mux1.IN1
ra2[4] => Mux2.IN1
ra2[4] => Mux3.IN1
ra2[4] => Mux4.IN1
ra2[4] => Mux5.IN1
ra2[4] => Mux6.IN1
ra2[4] => Mux7.IN1
ra2[4] => Mux8.IN1
ra2[4] => Mux9.IN1
ra2[4] => Mux10.IN1
ra2[4] => Mux11.IN1
ra2[4] => Mux12.IN1
ra2[4] => Mux13.IN1
ra2[4] => Mux14.IN1
ra2[4] => Mux15.IN1
ra2[4] => Mux16.IN1
ra2[4] => Mux17.IN1
ra2[4] => Mux18.IN1
ra2[4] => Mux19.IN1
ra2[4] => Mux20.IN1
ra2[4] => Mux21.IN1
ra2[4] => Mux22.IN1
ra2[4] => Mux23.IN1
ra2[4] => Mux24.IN1
ra2[4] => Mux25.IN1
ra2[4] => Mux26.IN1
ra2[4] => Mux27.IN1
ra2[4] => Mux28.IN1
ra2[4] => Mux29.IN1
ra2[4] => Mux30.IN1
ra2[4] => Mux31.IN1
wa[0] => Decoder0.IN4
wa[1] => Decoder0.IN3
wa[2] => Decoder0.IN2
wa[3] => Decoder0.IN1
wa[4] => Decoder0.IN0
wd[0] => R31.DATAB
wd[0] => R30.DATAB
wd[0] => R29.DATAB
wd[0] => R28.DATAB
wd[0] => R27.DATAB
wd[0] => R26.DATAB
wd[0] => R25.DATAB
wd[0] => R24.DATAB
wd[0] => R23.DATAB
wd[0] => R22.DATAB
wd[0] => R21.DATAB
wd[0] => R20.DATAB
wd[0] => R19.DATAB
wd[0] => R18.DATAB
wd[0] => R17.DATAB
wd[0] => R16.DATAB
wd[0] => R15.DATAB
wd[0] => R14.DATAB
wd[0] => R13.DATAB
wd[0] => R12.DATAB
wd[0] => R11.DATAB
wd[0] => R10.DATAB
wd[0] => R9.DATAB
wd[0] => R8.DATAB
wd[0] => R7.DATAB
wd[0] => R6.DATAB
wd[0] => R5.DATAB
wd[0] => R4.DATAB
wd[0] => R3.DATAB
wd[0] => R2.DATAB
wd[0] => R1.DATAB
wd[1] => R31.DATAB
wd[1] => R30.DATAB
wd[1] => R29.DATAB
wd[1] => R28.DATAB
wd[1] => R27.DATAB
wd[1] => R26.DATAB
wd[1] => R25.DATAB
wd[1] => R24.DATAB
wd[1] => R23.DATAB
wd[1] => R22.DATAB
wd[1] => R21.DATAB
wd[1] => R20.DATAB
wd[1] => R19.DATAB
wd[1] => R18.DATAB
wd[1] => R17.DATAB
wd[1] => R16.DATAB
wd[1] => R15.DATAB
wd[1] => R14.DATAB
wd[1] => R13.DATAB
wd[1] => R12.DATAB
wd[1] => R11.DATAB
wd[1] => R10.DATAB
wd[1] => R9.DATAB
wd[1] => R8.DATAB
wd[1] => R7.DATAB
wd[1] => R6.DATAB
wd[1] => R5.DATAB
wd[1] => R4.DATAB
wd[1] => R3.DATAB
wd[1] => R2.DATAB
wd[1] => R1.DATAB
wd[2] => R31.DATAB
wd[2] => R30.DATAB
wd[2] => R29.DATAB
wd[2] => R28.DATAB
wd[2] => R27.DATAB
wd[2] => R26.DATAB
wd[2] => R25.DATAB
wd[2] => R24.DATAB
wd[2] => R23.DATAB
wd[2] => R22.DATAB
wd[2] => R21.DATAB
wd[2] => R20.DATAB
wd[2] => R19.DATAB
wd[2] => R18.DATAB
wd[2] => R17.DATAB
wd[2] => R16.DATAB
wd[2] => R15.DATAB
wd[2] => R14.DATAB
wd[2] => R13.DATAB
wd[2] => R12.DATAB
wd[2] => R11.DATAB
wd[2] => R10.DATAB
wd[2] => R9.DATAB
wd[2] => R8.DATAB
wd[2] => R7.DATAB
wd[2] => R6.DATAB
wd[2] => R5.DATAB
wd[2] => R4.DATAB
wd[2] => R3.DATAB
wd[2] => R2.DATAB
wd[2] => R1.DATAB
wd[3] => R31.DATAB
wd[3] => R30.DATAB
wd[3] => R29.DATAB
wd[3] => R28.DATAB
wd[3] => R27.DATAB
wd[3] => R26.DATAB
wd[3] => R25.DATAB
wd[3] => R24.DATAB
wd[3] => R23.DATAB
wd[3] => R22.DATAB
wd[3] => R21.DATAB
wd[3] => R20.DATAB
wd[3] => R19.DATAB
wd[3] => R18.DATAB
wd[3] => R17.DATAB
wd[3] => R16.DATAB
wd[3] => R15.DATAB
wd[3] => R14.DATAB
wd[3] => R13.DATAB
wd[3] => R12.DATAB
wd[3] => R11.DATAB
wd[3] => R10.DATAB
wd[3] => R9.DATAB
wd[3] => R8.DATAB
wd[3] => R7.DATAB
wd[3] => R6.DATAB
wd[3] => R5.DATAB
wd[3] => R4.DATAB
wd[3] => R3.DATAB
wd[3] => R2.DATAB
wd[3] => R1.DATAB
wd[4] => R31.DATAB
wd[4] => R30.DATAB
wd[4] => R29.DATAB
wd[4] => R28.DATAB
wd[4] => R27.DATAB
wd[4] => R26.DATAB
wd[4] => R25.DATAB
wd[4] => R24.DATAB
wd[4] => R23.DATAB
wd[4] => R22.DATAB
wd[4] => R21.DATAB
wd[4] => R20.DATAB
wd[4] => R19.DATAB
wd[4] => R18.DATAB
wd[4] => R17.DATAB
wd[4] => R16.DATAB
wd[4] => R15.DATAB
wd[4] => R14.DATAB
wd[4] => R13.DATAB
wd[4] => R12.DATAB
wd[4] => R11.DATAB
wd[4] => R10.DATAB
wd[4] => R9.DATAB
wd[4] => R8.DATAB
wd[4] => R7.DATAB
wd[4] => R6.DATAB
wd[4] => R5.DATAB
wd[4] => R4.DATAB
wd[4] => R3.DATAB
wd[4] => R2.DATAB
wd[4] => R1.DATAB
wd[5] => R31.DATAB
wd[5] => R30.DATAB
wd[5] => R29.DATAB
wd[5] => R28.DATAB
wd[5] => R27.DATAB
wd[5] => R26.DATAB
wd[5] => R25.DATAB
wd[5] => R24.DATAB
wd[5] => R23.DATAB
wd[5] => R22.DATAB
wd[5] => R21.DATAB
wd[5] => R20.DATAB
wd[5] => R19.DATAB
wd[5] => R18.DATAB
wd[5] => R17.DATAB
wd[5] => R16.DATAB
wd[5] => R15.DATAB
wd[5] => R14.DATAB
wd[5] => R13.DATAB
wd[5] => R12.DATAB
wd[5] => R11.DATAB
wd[5] => R10.DATAB
wd[5] => R9.DATAB
wd[5] => R8.DATAB
wd[5] => R7.DATAB
wd[5] => R6.DATAB
wd[5] => R5.DATAB
wd[5] => R4.DATAB
wd[5] => R3.DATAB
wd[5] => R2.DATAB
wd[5] => R1.DATAB
wd[6] => R31.DATAB
wd[6] => R30.DATAB
wd[6] => R29.DATAB
wd[6] => R28.DATAB
wd[6] => R27.DATAB
wd[6] => R26.DATAB
wd[6] => R25.DATAB
wd[6] => R24.DATAB
wd[6] => R23.DATAB
wd[6] => R22.DATAB
wd[6] => R21.DATAB
wd[6] => R20.DATAB
wd[6] => R19.DATAB
wd[6] => R18.DATAB
wd[6] => R17.DATAB
wd[6] => R16.DATAB
wd[6] => R15.DATAB
wd[6] => R14.DATAB
wd[6] => R13.DATAB
wd[6] => R12.DATAB
wd[6] => R11.DATAB
wd[6] => R10.DATAB
wd[6] => R9.DATAB
wd[6] => R8.DATAB
wd[6] => R7.DATAB
wd[6] => R6.DATAB
wd[6] => R5.DATAB
wd[6] => R4.DATAB
wd[6] => R3.DATAB
wd[6] => R2.DATAB
wd[6] => R1.DATAB
wd[7] => R31.DATAB
wd[7] => R30.DATAB
wd[7] => R29.DATAB
wd[7] => R28.DATAB
wd[7] => R27.DATAB
wd[7] => R26.DATAB
wd[7] => R25.DATAB
wd[7] => R24.DATAB
wd[7] => R23.DATAB
wd[7] => R22.DATAB
wd[7] => R21.DATAB
wd[7] => R20.DATAB
wd[7] => R19.DATAB
wd[7] => R18.DATAB
wd[7] => R17.DATAB
wd[7] => R16.DATAB
wd[7] => R15.DATAB
wd[7] => R14.DATAB
wd[7] => R13.DATAB
wd[7] => R12.DATAB
wd[7] => R11.DATAB
wd[7] => R10.DATAB
wd[7] => R9.DATAB
wd[7] => R8.DATAB
wd[7] => R7.DATAB
wd[7] => R6.DATAB
wd[7] => R5.DATAB
wd[7] => R4.DATAB
wd[7] => R3.DATAB
wd[7] => R2.DATAB
wd[7] => R1.DATAB
wd[8] => R31.DATAB
wd[8] => R30.DATAB
wd[8] => R29.DATAB
wd[8] => R28.DATAB
wd[8] => R27.DATAB
wd[8] => R26.DATAB
wd[8] => R25.DATAB
wd[8] => R24.DATAB
wd[8] => R23.DATAB
wd[8] => R22.DATAB
wd[8] => R21.DATAB
wd[8] => R20.DATAB
wd[8] => R19.DATAB
wd[8] => R18.DATAB
wd[8] => R17.DATAB
wd[8] => R16.DATAB
wd[8] => R15.DATAB
wd[8] => R14.DATAB
wd[8] => R13.DATAB
wd[8] => R12.DATAB
wd[8] => R11.DATAB
wd[8] => R10.DATAB
wd[8] => R9.DATAB
wd[8] => R8.DATAB
wd[8] => R7.DATAB
wd[8] => R6.DATAB
wd[8] => R5.DATAB
wd[8] => R4.DATAB
wd[8] => R3.DATAB
wd[8] => R2.DATAB
wd[8] => R1.DATAB
wd[9] => R31.DATAB
wd[9] => R30.DATAB
wd[9] => R29.DATAB
wd[9] => R28.DATAB
wd[9] => R27.DATAB
wd[9] => R26.DATAB
wd[9] => R25.DATAB
wd[9] => R24.DATAB
wd[9] => R23.DATAB
wd[9] => R22.DATAB
wd[9] => R21.DATAB
wd[9] => R20.DATAB
wd[9] => R19.DATAB
wd[9] => R18.DATAB
wd[9] => R17.DATAB
wd[9] => R16.DATAB
wd[9] => R15.DATAB
wd[9] => R14.DATAB
wd[9] => R13.DATAB
wd[9] => R12.DATAB
wd[9] => R11.DATAB
wd[9] => R10.DATAB
wd[9] => R9.DATAB
wd[9] => R8.DATAB
wd[9] => R7.DATAB
wd[9] => R6.DATAB
wd[9] => R5.DATAB
wd[9] => R4.DATAB
wd[9] => R3.DATAB
wd[9] => R2.DATAB
wd[9] => R1.DATAB
wd[10] => R31.DATAB
wd[10] => R30.DATAB
wd[10] => R29.DATAB
wd[10] => R28.DATAB
wd[10] => R27.DATAB
wd[10] => R26.DATAB
wd[10] => R25.DATAB
wd[10] => R24.DATAB
wd[10] => R23.DATAB
wd[10] => R22.DATAB
wd[10] => R21.DATAB
wd[10] => R20.DATAB
wd[10] => R19.DATAB
wd[10] => R18.DATAB
wd[10] => R17.DATAB
wd[10] => R16.DATAB
wd[10] => R15.DATAB
wd[10] => R14.DATAB
wd[10] => R13.DATAB
wd[10] => R12.DATAB
wd[10] => R11.DATAB
wd[10] => R10.DATAB
wd[10] => R9.DATAB
wd[10] => R8.DATAB
wd[10] => R7.DATAB
wd[10] => R6.DATAB
wd[10] => R5.DATAB
wd[10] => R4.DATAB
wd[10] => R3.DATAB
wd[10] => R2.DATAB
wd[10] => R1.DATAB
wd[11] => R31.DATAB
wd[11] => R30.DATAB
wd[11] => R29.DATAB
wd[11] => R28.DATAB
wd[11] => R27.DATAB
wd[11] => R26.DATAB
wd[11] => R25.DATAB
wd[11] => R24.DATAB
wd[11] => R23.DATAB
wd[11] => R22.DATAB
wd[11] => R21.DATAB
wd[11] => R20.DATAB
wd[11] => R19.DATAB
wd[11] => R18.DATAB
wd[11] => R17.DATAB
wd[11] => R16.DATAB
wd[11] => R15.DATAB
wd[11] => R14.DATAB
wd[11] => R13.DATAB
wd[11] => R12.DATAB
wd[11] => R11.DATAB
wd[11] => R10.DATAB
wd[11] => R9.DATAB
wd[11] => R8.DATAB
wd[11] => R7.DATAB
wd[11] => R6.DATAB
wd[11] => R5.DATAB
wd[11] => R4.DATAB
wd[11] => R3.DATAB
wd[11] => R2.DATAB
wd[11] => R1.DATAB
wd[12] => R31.DATAB
wd[12] => R30.DATAB
wd[12] => R29.DATAB
wd[12] => R28.DATAB
wd[12] => R27.DATAB
wd[12] => R26.DATAB
wd[12] => R25.DATAB
wd[12] => R24.DATAB
wd[12] => R23.DATAB
wd[12] => R22.DATAB
wd[12] => R21.DATAB
wd[12] => R20.DATAB
wd[12] => R19.DATAB
wd[12] => R18.DATAB
wd[12] => R17.DATAB
wd[12] => R16.DATAB
wd[12] => R15.DATAB
wd[12] => R14.DATAB
wd[12] => R13.DATAB
wd[12] => R12.DATAB
wd[12] => R11.DATAB
wd[12] => R10.DATAB
wd[12] => R9.DATAB
wd[12] => R8.DATAB
wd[12] => R7.DATAB
wd[12] => R6.DATAB
wd[12] => R5.DATAB
wd[12] => R4.DATAB
wd[12] => R3.DATAB
wd[12] => R2.DATAB
wd[12] => R1.DATAB
wd[13] => R31.DATAB
wd[13] => R30.DATAB
wd[13] => R29.DATAB
wd[13] => R28.DATAB
wd[13] => R27.DATAB
wd[13] => R26.DATAB
wd[13] => R25.DATAB
wd[13] => R24.DATAB
wd[13] => R23.DATAB
wd[13] => R22.DATAB
wd[13] => R21.DATAB
wd[13] => R20.DATAB
wd[13] => R19.DATAB
wd[13] => R18.DATAB
wd[13] => R17.DATAB
wd[13] => R16.DATAB
wd[13] => R15.DATAB
wd[13] => R14.DATAB
wd[13] => R13.DATAB
wd[13] => R12.DATAB
wd[13] => R11.DATAB
wd[13] => R10.DATAB
wd[13] => R9.DATAB
wd[13] => R8.DATAB
wd[13] => R7.DATAB
wd[13] => R6.DATAB
wd[13] => R5.DATAB
wd[13] => R4.DATAB
wd[13] => R3.DATAB
wd[13] => R2.DATAB
wd[13] => R1.DATAB
wd[14] => R31.DATAB
wd[14] => R30.DATAB
wd[14] => R29.DATAB
wd[14] => R28.DATAB
wd[14] => R27.DATAB
wd[14] => R26.DATAB
wd[14] => R25.DATAB
wd[14] => R24.DATAB
wd[14] => R23.DATAB
wd[14] => R22.DATAB
wd[14] => R21.DATAB
wd[14] => R20.DATAB
wd[14] => R19.DATAB
wd[14] => R18.DATAB
wd[14] => R17.DATAB
wd[14] => R16.DATAB
wd[14] => R15.DATAB
wd[14] => R14.DATAB
wd[14] => R13.DATAB
wd[14] => R12.DATAB
wd[14] => R11.DATAB
wd[14] => R10.DATAB
wd[14] => R9.DATAB
wd[14] => R8.DATAB
wd[14] => R7.DATAB
wd[14] => R6.DATAB
wd[14] => R5.DATAB
wd[14] => R4.DATAB
wd[14] => R3.DATAB
wd[14] => R2.DATAB
wd[14] => R1.DATAB
wd[15] => R31.DATAB
wd[15] => R30.DATAB
wd[15] => R29.DATAB
wd[15] => R28.DATAB
wd[15] => R27.DATAB
wd[15] => R26.DATAB
wd[15] => R25.DATAB
wd[15] => R24.DATAB
wd[15] => R23.DATAB
wd[15] => R22.DATAB
wd[15] => R21.DATAB
wd[15] => R20.DATAB
wd[15] => R19.DATAB
wd[15] => R18.DATAB
wd[15] => R17.DATAB
wd[15] => R16.DATAB
wd[15] => R15.DATAB
wd[15] => R14.DATAB
wd[15] => R13.DATAB
wd[15] => R12.DATAB
wd[15] => R11.DATAB
wd[15] => R10.DATAB
wd[15] => R9.DATAB
wd[15] => R8.DATAB
wd[15] => R7.DATAB
wd[15] => R6.DATAB
wd[15] => R5.DATAB
wd[15] => R4.DATAB
wd[15] => R3.DATAB
wd[15] => R2.DATAB
wd[15] => R1.DATAB
wd[16] => R31.DATAB
wd[16] => R30.DATAB
wd[16] => R29.DATAB
wd[16] => R28.DATAB
wd[16] => R27.DATAB
wd[16] => R26.DATAB
wd[16] => R25.DATAB
wd[16] => R24.DATAB
wd[16] => R23.DATAB
wd[16] => R22.DATAB
wd[16] => R21.DATAB
wd[16] => R20.DATAB
wd[16] => R19.DATAB
wd[16] => R18.DATAB
wd[16] => R17.DATAB
wd[16] => R16.DATAB
wd[16] => R15.DATAB
wd[16] => R14.DATAB
wd[16] => R13.DATAB
wd[16] => R12.DATAB
wd[16] => R11.DATAB
wd[16] => R10.DATAB
wd[16] => R9.DATAB
wd[16] => R8.DATAB
wd[16] => R7.DATAB
wd[16] => R6.DATAB
wd[16] => R5.DATAB
wd[16] => R4.DATAB
wd[16] => R3.DATAB
wd[16] => R2.DATAB
wd[16] => R1.DATAB
wd[17] => R31.DATAB
wd[17] => R30.DATAB
wd[17] => R29.DATAB
wd[17] => R28.DATAB
wd[17] => R27.DATAB
wd[17] => R26.DATAB
wd[17] => R25.DATAB
wd[17] => R24.DATAB
wd[17] => R23.DATAB
wd[17] => R22.DATAB
wd[17] => R21.DATAB
wd[17] => R20.DATAB
wd[17] => R19.DATAB
wd[17] => R18.DATAB
wd[17] => R17.DATAB
wd[17] => R16.DATAB
wd[17] => R15.DATAB
wd[17] => R14.DATAB
wd[17] => R13.DATAB
wd[17] => R12.DATAB
wd[17] => R11.DATAB
wd[17] => R10.DATAB
wd[17] => R9.DATAB
wd[17] => R8.DATAB
wd[17] => R7.DATAB
wd[17] => R6.DATAB
wd[17] => R5.DATAB
wd[17] => R4.DATAB
wd[17] => R3.DATAB
wd[17] => R2.DATAB
wd[17] => R1.DATAB
wd[18] => R31.DATAB
wd[18] => R30.DATAB
wd[18] => R29.DATAB
wd[18] => R28.DATAB
wd[18] => R27.DATAB
wd[18] => R26.DATAB
wd[18] => R25.DATAB
wd[18] => R24.DATAB
wd[18] => R23.DATAB
wd[18] => R22.DATAB
wd[18] => R21.DATAB
wd[18] => R20.DATAB
wd[18] => R19.DATAB
wd[18] => R18.DATAB
wd[18] => R17.DATAB
wd[18] => R16.DATAB
wd[18] => R15.DATAB
wd[18] => R14.DATAB
wd[18] => R13.DATAB
wd[18] => R12.DATAB
wd[18] => R11.DATAB
wd[18] => R10.DATAB
wd[18] => R9.DATAB
wd[18] => R8.DATAB
wd[18] => R7.DATAB
wd[18] => R6.DATAB
wd[18] => R5.DATAB
wd[18] => R4.DATAB
wd[18] => R3.DATAB
wd[18] => R2.DATAB
wd[18] => R1.DATAB
wd[19] => R31.DATAB
wd[19] => R30.DATAB
wd[19] => R29.DATAB
wd[19] => R28.DATAB
wd[19] => R27.DATAB
wd[19] => R26.DATAB
wd[19] => R25.DATAB
wd[19] => R24.DATAB
wd[19] => R23.DATAB
wd[19] => R22.DATAB
wd[19] => R21.DATAB
wd[19] => R20.DATAB
wd[19] => R19.DATAB
wd[19] => R18.DATAB
wd[19] => R17.DATAB
wd[19] => R16.DATAB
wd[19] => R15.DATAB
wd[19] => R14.DATAB
wd[19] => R13.DATAB
wd[19] => R12.DATAB
wd[19] => R11.DATAB
wd[19] => R10.DATAB
wd[19] => R9.DATAB
wd[19] => R8.DATAB
wd[19] => R7.DATAB
wd[19] => R6.DATAB
wd[19] => R5.DATAB
wd[19] => R4.DATAB
wd[19] => R3.DATAB
wd[19] => R2.DATAB
wd[19] => R1.DATAB
wd[20] => R31.DATAB
wd[20] => R30.DATAB
wd[20] => R29.DATAB
wd[20] => R28.DATAB
wd[20] => R27.DATAB
wd[20] => R26.DATAB
wd[20] => R25.DATAB
wd[20] => R24.DATAB
wd[20] => R23.DATAB
wd[20] => R22.DATAB
wd[20] => R21.DATAB
wd[20] => R20.DATAB
wd[20] => R19.DATAB
wd[20] => R18.DATAB
wd[20] => R17.DATAB
wd[20] => R16.DATAB
wd[20] => R15.DATAB
wd[20] => R14.DATAB
wd[20] => R13.DATAB
wd[20] => R12.DATAB
wd[20] => R11.DATAB
wd[20] => R10.DATAB
wd[20] => R9.DATAB
wd[20] => R8.DATAB
wd[20] => R7.DATAB
wd[20] => R6.DATAB
wd[20] => R5.DATAB
wd[20] => R4.DATAB
wd[20] => R3.DATAB
wd[20] => R2.DATAB
wd[20] => R1.DATAB
wd[21] => R31.DATAB
wd[21] => R30.DATAB
wd[21] => R29.DATAB
wd[21] => R28.DATAB
wd[21] => R27.DATAB
wd[21] => R26.DATAB
wd[21] => R25.DATAB
wd[21] => R24.DATAB
wd[21] => R23.DATAB
wd[21] => R22.DATAB
wd[21] => R21.DATAB
wd[21] => R20.DATAB
wd[21] => R19.DATAB
wd[21] => R18.DATAB
wd[21] => R17.DATAB
wd[21] => R16.DATAB
wd[21] => R15.DATAB
wd[21] => R14.DATAB
wd[21] => R13.DATAB
wd[21] => R12.DATAB
wd[21] => R11.DATAB
wd[21] => R10.DATAB
wd[21] => R9.DATAB
wd[21] => R8.DATAB
wd[21] => R7.DATAB
wd[21] => R6.DATAB
wd[21] => R5.DATAB
wd[21] => R4.DATAB
wd[21] => R3.DATAB
wd[21] => R2.DATAB
wd[21] => R1.DATAB
wd[22] => R31.DATAB
wd[22] => R30.DATAB
wd[22] => R29.DATAB
wd[22] => R28.DATAB
wd[22] => R27.DATAB
wd[22] => R26.DATAB
wd[22] => R25.DATAB
wd[22] => R24.DATAB
wd[22] => R23.DATAB
wd[22] => R22.DATAB
wd[22] => R21.DATAB
wd[22] => R20.DATAB
wd[22] => R19.DATAB
wd[22] => R18.DATAB
wd[22] => R17.DATAB
wd[22] => R16.DATAB
wd[22] => R15.DATAB
wd[22] => R14.DATAB
wd[22] => R13.DATAB
wd[22] => R12.DATAB
wd[22] => R11.DATAB
wd[22] => R10.DATAB
wd[22] => R9.DATAB
wd[22] => R8.DATAB
wd[22] => R7.DATAB
wd[22] => R6.DATAB
wd[22] => R5.DATAB
wd[22] => R4.DATAB
wd[22] => R3.DATAB
wd[22] => R2.DATAB
wd[22] => R1.DATAB
wd[23] => R31.DATAB
wd[23] => R30.DATAB
wd[23] => R29.DATAB
wd[23] => R28.DATAB
wd[23] => R27.DATAB
wd[23] => R26.DATAB
wd[23] => R25.DATAB
wd[23] => R24.DATAB
wd[23] => R23.DATAB
wd[23] => R22.DATAB
wd[23] => R21.DATAB
wd[23] => R20.DATAB
wd[23] => R19.DATAB
wd[23] => R18.DATAB
wd[23] => R17.DATAB
wd[23] => R16.DATAB
wd[23] => R15.DATAB
wd[23] => R14.DATAB
wd[23] => R13.DATAB
wd[23] => R12.DATAB
wd[23] => R11.DATAB
wd[23] => R10.DATAB
wd[23] => R9.DATAB
wd[23] => R8.DATAB
wd[23] => R7.DATAB
wd[23] => R6.DATAB
wd[23] => R5.DATAB
wd[23] => R4.DATAB
wd[23] => R3.DATAB
wd[23] => R2.DATAB
wd[23] => R1.DATAB
wd[24] => R31.DATAB
wd[24] => R30.DATAB
wd[24] => R29.DATAB
wd[24] => R28.DATAB
wd[24] => R27.DATAB
wd[24] => R26.DATAB
wd[24] => R25.DATAB
wd[24] => R24.DATAB
wd[24] => R23.DATAB
wd[24] => R22.DATAB
wd[24] => R21.DATAB
wd[24] => R20.DATAB
wd[24] => R19.DATAB
wd[24] => R18.DATAB
wd[24] => R17.DATAB
wd[24] => R16.DATAB
wd[24] => R15.DATAB
wd[24] => R14.DATAB
wd[24] => R13.DATAB
wd[24] => R12.DATAB
wd[24] => R11.DATAB
wd[24] => R10.DATAB
wd[24] => R9.DATAB
wd[24] => R8.DATAB
wd[24] => R7.DATAB
wd[24] => R6.DATAB
wd[24] => R5.DATAB
wd[24] => R4.DATAB
wd[24] => R3.DATAB
wd[24] => R2.DATAB
wd[24] => R1.DATAB
wd[25] => R31.DATAB
wd[25] => R30.DATAB
wd[25] => R29.DATAB
wd[25] => R28.DATAB
wd[25] => R27.DATAB
wd[25] => R26.DATAB
wd[25] => R25.DATAB
wd[25] => R24.DATAB
wd[25] => R23.DATAB
wd[25] => R22.DATAB
wd[25] => R21.DATAB
wd[25] => R20.DATAB
wd[25] => R19.DATAB
wd[25] => R18.DATAB
wd[25] => R17.DATAB
wd[25] => R16.DATAB
wd[25] => R15.DATAB
wd[25] => R14.DATAB
wd[25] => R13.DATAB
wd[25] => R12.DATAB
wd[25] => R11.DATAB
wd[25] => R10.DATAB
wd[25] => R9.DATAB
wd[25] => R8.DATAB
wd[25] => R7.DATAB
wd[25] => R6.DATAB
wd[25] => R5.DATAB
wd[25] => R4.DATAB
wd[25] => R3.DATAB
wd[25] => R2.DATAB
wd[25] => R1.DATAB
wd[26] => R31.DATAB
wd[26] => R30.DATAB
wd[26] => R29.DATAB
wd[26] => R28.DATAB
wd[26] => R27.DATAB
wd[26] => R26.DATAB
wd[26] => R25.DATAB
wd[26] => R24.DATAB
wd[26] => R23.DATAB
wd[26] => R22.DATAB
wd[26] => R21.DATAB
wd[26] => R20.DATAB
wd[26] => R19.DATAB
wd[26] => R18.DATAB
wd[26] => R17.DATAB
wd[26] => R16.DATAB
wd[26] => R15.DATAB
wd[26] => R14.DATAB
wd[26] => R13.DATAB
wd[26] => R12.DATAB
wd[26] => R11.DATAB
wd[26] => R10.DATAB
wd[26] => R9.DATAB
wd[26] => R8.DATAB
wd[26] => R7.DATAB
wd[26] => R6.DATAB
wd[26] => R5.DATAB
wd[26] => R4.DATAB
wd[26] => R3.DATAB
wd[26] => R2.DATAB
wd[26] => R1.DATAB
wd[27] => R31.DATAB
wd[27] => R30.DATAB
wd[27] => R29.DATAB
wd[27] => R28.DATAB
wd[27] => R27.DATAB
wd[27] => R26.DATAB
wd[27] => R25.DATAB
wd[27] => R24.DATAB
wd[27] => R23.DATAB
wd[27] => R22.DATAB
wd[27] => R21.DATAB
wd[27] => R20.DATAB
wd[27] => R19.DATAB
wd[27] => R18.DATAB
wd[27] => R17.DATAB
wd[27] => R16.DATAB
wd[27] => R15.DATAB
wd[27] => R14.DATAB
wd[27] => R13.DATAB
wd[27] => R12.DATAB
wd[27] => R11.DATAB
wd[27] => R10.DATAB
wd[27] => R9.DATAB
wd[27] => R8.DATAB
wd[27] => R7.DATAB
wd[27] => R6.DATAB
wd[27] => R5.DATAB
wd[27] => R4.DATAB
wd[27] => R3.DATAB
wd[27] => R2.DATAB
wd[27] => R1.DATAB
wd[28] => R31.DATAB
wd[28] => R30.DATAB
wd[28] => R29.DATAB
wd[28] => R28.DATAB
wd[28] => R27.DATAB
wd[28] => R26.DATAB
wd[28] => R25.DATAB
wd[28] => R24.DATAB
wd[28] => R23.DATAB
wd[28] => R22.DATAB
wd[28] => R21.DATAB
wd[28] => R20.DATAB
wd[28] => R19.DATAB
wd[28] => R18.DATAB
wd[28] => R17.DATAB
wd[28] => R16.DATAB
wd[28] => R15.DATAB
wd[28] => R14.DATAB
wd[28] => R13.DATAB
wd[28] => R12.DATAB
wd[28] => R11.DATAB
wd[28] => R10.DATAB
wd[28] => R9.DATAB
wd[28] => R8.DATAB
wd[28] => R7.DATAB
wd[28] => R6.DATAB
wd[28] => R5.DATAB
wd[28] => R4.DATAB
wd[28] => R3.DATAB
wd[28] => R2.DATAB
wd[28] => R1.DATAB
wd[29] => R31.DATAB
wd[29] => R30.DATAB
wd[29] => R29.DATAB
wd[29] => R28.DATAB
wd[29] => R27.DATAB
wd[29] => R26.DATAB
wd[29] => R25.DATAB
wd[29] => R24.DATAB
wd[29] => R23.DATAB
wd[29] => R22.DATAB
wd[29] => R21.DATAB
wd[29] => R20.DATAB
wd[29] => R19.DATAB
wd[29] => R18.DATAB
wd[29] => R17.DATAB
wd[29] => R16.DATAB
wd[29] => R15.DATAB
wd[29] => R14.DATAB
wd[29] => R13.DATAB
wd[29] => R12.DATAB
wd[29] => R11.DATAB
wd[29] => R10.DATAB
wd[29] => R9.DATAB
wd[29] => R8.DATAB
wd[29] => R7.DATAB
wd[29] => R6.DATAB
wd[29] => R5.DATAB
wd[29] => R4.DATAB
wd[29] => R3.DATAB
wd[29] => R2.DATAB
wd[29] => R1.DATAB
wd[30] => R31.DATAB
wd[30] => R30.DATAB
wd[30] => R29.DATAB
wd[30] => R28.DATAB
wd[30] => R27.DATAB
wd[30] => R26.DATAB
wd[30] => R25.DATAB
wd[30] => R24.DATAB
wd[30] => R23.DATAB
wd[30] => R22.DATAB
wd[30] => R21.DATAB
wd[30] => R20.DATAB
wd[30] => R19.DATAB
wd[30] => R18.DATAB
wd[30] => R17.DATAB
wd[30] => R16.DATAB
wd[30] => R15.DATAB
wd[30] => R14.DATAB
wd[30] => R13.DATAB
wd[30] => R12.DATAB
wd[30] => R11.DATAB
wd[30] => R10.DATAB
wd[30] => R9.DATAB
wd[30] => R8.DATAB
wd[30] => R7.DATAB
wd[30] => R6.DATAB
wd[30] => R5.DATAB
wd[30] => R4.DATAB
wd[30] => R3.DATAB
wd[30] => R2.DATAB
wd[30] => R1.DATAB
wd[31] => R31.DATAB
wd[31] => R30.DATAB
wd[31] => R29.DATAB
wd[31] => R28.DATAB
wd[31] => R27.DATAB
wd[31] => R26.DATAB
wd[31] => R25.DATAB
wd[31] => R24.DATAB
wd[31] => R23.DATAB
wd[31] => R22.DATAB
wd[31] => R21.DATAB
wd[31] => R20.DATAB
wd[31] => R19.DATAB
wd[31] => R18.DATAB
wd[31] => R17.DATAB
wd[31] => R16.DATAB
wd[31] => R15.DATAB
wd[31] => R14.DATAB
wd[31] => R13.DATAB
wd[31] => R12.DATAB
wd[31] => R11.DATAB
wd[31] => R10.DATAB
wd[31] => R9.DATAB
wd[31] => R8.DATAB
wd[31] => R7.DATAB
wd[31] => R6.DATAB
wd[31] => R5.DATAB
wd[31] => R4.DATAB
wd[31] => R3.DATAB
wd[31] => R2.DATAB
wd[31] => R1.DATAB
rd1[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|mux2:wrmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|mux2:wrmux2
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|mux2:resmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|mux2:resmux2
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|sign_zero_ext:sze
a[0] => y[0].DATAIN
a[1] => y[1].DATAIN
a[2] => y[2].DATAIN
a[3] => y[3].DATAIN
a[4] => y[4].DATAIN
a[5] => y[5].DATAIN
a[6] => y[6].DATAIN
a[7] => y[7].DATAIN
a[8] => y[8].DATAIN
a[9] => y[9].DATAIN
a[10] => y[10].DATAIN
a[11] => y[11].DATAIN
a[12] => y[12].DATAIN
a[13] => y[13].DATAIN
a[14] => y[14].DATAIN
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y.DATAB
a[15] => y[15].DATAIN
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
signext => y.OUTPUTSELECT
y[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|shift_left_16:sl16
a[0] => y.DATAB
a[0] => y.DATAA
a[1] => y.DATAB
a[1] => y.DATAA
a[2] => y.DATAB
a[2] => y.DATAA
a[3] => y.DATAB
a[3] => y.DATAA
a[4] => y.DATAB
a[4] => y.DATAA
a[5] => y.DATAB
a[5] => y.DATAA
a[6] => y.DATAB
a[6] => y.DATAA
a[7] => y.DATAB
a[7] => y.DATAA
a[8] => y.DATAB
a[8] => y.DATAA
a[9] => y.DATAB
a[9] => y.DATAA
a[10] => y.DATAB
a[10] => y.DATAA
a[11] => y.DATAB
a[11] => y.DATAA
a[12] => y.DATAB
a[12] => y.DATAA
a[13] => y.DATAB
a[13] => y.DATAA
a[14] => y.DATAB
a[14] => y.DATAA
a[15] => y.DATAB
a[15] => y.DATAA
a[16] => y.DATAA
a[17] => y.DATAA
a[18] => y.DATAA
a[19] => y.DATAA
a[20] => y.DATAA
a[21] => y.DATAA
a[22] => y.DATAA
a[23] => y.DATAA
a[24] => y.DATAA
a[25] => y.DATAA
a[26] => y.DATAA
a[27] => y.DATAA
a[28] => y.DATAA
a[29] => y.DATAA
a[30] => y.DATAA
a[31] => y.DATAA
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
shiftl16 => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|mux2:srcbmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|mips:mips_cpu|datapath:dp|alu:alu
a[0] => Add0.IN32
a[0] => result.IN0
a[0] => result.IN0
a[1] => Add0.IN31
a[1] => result.IN0
a[1] => result.IN0
a[2] => Add0.IN30
a[2] => result.IN0
a[2] => result.IN0
a[3] => Add0.IN29
a[3] => result.IN0
a[3] => result.IN0
a[4] => Add0.IN28
a[4] => result.IN0
a[4] => result.IN0
a[5] => Add0.IN27
a[5] => result.IN0
a[5] => result.IN0
a[6] => Add0.IN26
a[6] => result.IN0
a[6] => result.IN0
a[7] => Add0.IN25
a[7] => result.IN0
a[7] => result.IN0
a[8] => Add0.IN24
a[8] => result.IN0
a[8] => result.IN0
a[9] => Add0.IN23
a[9] => result.IN0
a[9] => result.IN0
a[10] => Add0.IN22
a[10] => result.IN0
a[10] => result.IN0
a[11] => Add0.IN21
a[11] => result.IN0
a[11] => result.IN0
a[12] => Add0.IN20
a[12] => result.IN0
a[12] => result.IN0
a[13] => Add0.IN19
a[13] => result.IN0
a[13] => result.IN0
a[14] => Add0.IN18
a[14] => result.IN0
a[14] => result.IN0
a[15] => Add0.IN17
a[15] => result.IN0
a[15] => result.IN0
a[16] => Add0.IN16
a[16] => result.IN0
a[16] => result.IN0
a[17] => Add0.IN15
a[17] => result.IN0
a[17] => result.IN0
a[18] => Add0.IN14
a[18] => result.IN0
a[18] => result.IN0
a[19] => Add0.IN13
a[19] => result.IN0
a[19] => result.IN0
a[20] => Add0.IN12
a[20] => result.IN0
a[20] => result.IN0
a[21] => Add0.IN11
a[21] => result.IN0
a[21] => result.IN0
a[22] => Add0.IN10
a[22] => result.IN0
a[22] => result.IN0
a[23] => Add0.IN9
a[23] => result.IN0
a[23] => result.IN0
a[24] => Add0.IN8
a[24] => result.IN0
a[24] => result.IN0
a[25] => Add0.IN7
a[25] => result.IN0
a[25] => result.IN0
a[26] => Add0.IN6
a[26] => result.IN0
a[26] => result.IN0
a[27] => Add0.IN5
a[27] => result.IN0
a[27] => result.IN0
a[28] => Add0.IN4
a[28] => result.IN0
a[28] => result.IN0
a[29] => Add0.IN3
a[29] => result.IN0
a[29] => result.IN0
a[30] => Add0.IN2
a[30] => result.IN0
a[30] => result.IN0
a[31] => Add0.IN1
a[31] => result.IN0
a[31] => result.IN0
b[0] => b2[0].DATAA
b[0] => result.IN1
b[0] => result.IN1
b[0] => b2[0].DATAB
b[1] => b2[1].DATAA
b[1] => result.IN1
b[1] => result.IN1
b[1] => b2[1].DATAB
b[2] => b2[2].DATAA
b[2] => result.IN1
b[2] => result.IN1
b[2] => b2[2].DATAB
b[3] => b2[3].DATAA
b[3] => result.IN1
b[3] => result.IN1
b[3] => b2[3].DATAB
b[4] => b2[4].DATAA
b[4] => result.IN1
b[4] => result.IN1
b[4] => b2[4].DATAB
b[5] => b2[5].DATAA
b[5] => result.IN1
b[5] => result.IN1
b[5] => b2[5].DATAB
b[6] => b2[6].DATAA
b[6] => result.IN1
b[6] => result.IN1
b[6] => b2[6].DATAB
b[7] => b2[7].DATAA
b[7] => result.IN1
b[7] => result.IN1
b[7] => b2[7].DATAB
b[8] => b2[8].DATAA
b[8] => result.IN1
b[8] => result.IN1
b[8] => b2[8].DATAB
b[9] => b2[9].DATAA
b[9] => result.IN1
b[9] => result.IN1
b[9] => b2[9].DATAB
b[10] => b2[10].DATAA
b[10] => result.IN1
b[10] => result.IN1
b[10] => b2[10].DATAB
b[11] => b2[11].DATAA
b[11] => result.IN1
b[11] => result.IN1
b[11] => b2[11].DATAB
b[12] => b2[12].DATAA
b[12] => result.IN1
b[12] => result.IN1
b[12] => b2[12].DATAB
b[13] => b2[13].DATAA
b[13] => result.IN1
b[13] => result.IN1
b[13] => b2[13].DATAB
b[14] => b2[14].DATAA
b[14] => result.IN1
b[14] => result.IN1
b[14] => b2[14].DATAB
b[15] => b2[15].DATAA
b[15] => result.IN1
b[15] => result.IN1
b[15] => b2[15].DATAB
b[16] => b2[16].DATAA
b[16] => result.IN1
b[16] => result.IN1
b[16] => b2[16].DATAB
b[17] => b2[17].DATAA
b[17] => result.IN1
b[17] => result.IN1
b[17] => b2[17].DATAB
b[18] => b2[18].DATAA
b[18] => result.IN1
b[18] => result.IN1
b[18] => b2[18].DATAB
b[19] => b2[19].DATAA
b[19] => result.IN1
b[19] => result.IN1
b[19] => b2[19].DATAB
b[20] => b2[20].DATAA
b[20] => result.IN1
b[20] => result.IN1
b[20] => b2[20].DATAB
b[21] => b2[21].DATAA
b[21] => result.IN1
b[21] => result.IN1
b[21] => b2[21].DATAB
b[22] => b2[22].DATAA
b[22] => result.IN1
b[22] => result.IN1
b[22] => b2[22].DATAB
b[23] => b2[23].DATAA
b[23] => result.IN1
b[23] => result.IN1
b[23] => b2[23].DATAB
b[24] => b2[24].DATAA
b[24] => result.IN1
b[24] => result.IN1
b[24] => b2[24].DATAB
b[25] => b2[25].DATAA
b[25] => result.IN1
b[25] => result.IN1
b[25] => b2[25].DATAB
b[26] => b2[26].DATAA
b[26] => result.IN1
b[26] => result.IN1
b[26] => b2[26].DATAB
b[27] => b2[27].DATAA
b[27] => result.IN1
b[27] => result.IN1
b[27] => b2[27].DATAB
b[28] => b2[28].DATAA
b[28] => result.IN1
b[28] => result.IN1
b[28] => b2[28].DATAB
b[29] => b2[29].DATAA
b[29] => result.IN1
b[29] => result.IN1
b[29] => b2[29].DATAB
b[30] => b2[30].DATAA
b[30] => result.IN1
b[30] => result.IN1
b[30] => b2[30].DATAB
b[31] => b2[31].DATAA
b[31] => result.IN1
b[31] => result.IN1
b[31] => b2[31].DATAB
alucont[0] => Mux0.IN7
alucont[0] => Mux1.IN9
alucont[0] => Mux2.IN9
alucont[0] => Mux3.IN9
alucont[0] => Mux4.IN9
alucont[0] => Mux5.IN9
alucont[0] => Mux6.IN9
alucont[0] => Mux7.IN9
alucont[0] => Mux8.IN9
alucont[0] => Mux9.IN9
alucont[0] => Mux10.IN9
alucont[0] => Mux11.IN9
alucont[0] => Mux12.IN9
alucont[0] => Mux13.IN9
alucont[0] => Mux14.IN9
alucont[0] => Mux15.IN9
alucont[0] => Mux16.IN9
alucont[0] => Mux17.IN9
alucont[0] => Mux18.IN9
alucont[0] => Mux19.IN9
alucont[0] => Mux20.IN9
alucont[0] => Mux21.IN9
alucont[0] => Mux22.IN9
alucont[0] => Mux23.IN9
alucont[0] => Mux24.IN9
alucont[0] => Mux25.IN9
alucont[0] => Mux26.IN9
alucont[0] => Mux27.IN9
alucont[0] => Mux28.IN9
alucont[0] => Mux29.IN9
alucont[0] => Mux30.IN9
alucont[0] => Mux31.IN9
alucont[0] => Mux32.IN10
alucont[1] => Mux0.IN6
alucont[1] => Mux1.IN8
alucont[1] => Mux2.IN8
alucont[1] => Mux3.IN8
alucont[1] => Mux4.IN8
alucont[1] => Mux5.IN8
alucont[1] => Mux6.IN8
alucont[1] => Mux7.IN8
alucont[1] => Mux8.IN8
alucont[1] => Mux9.IN8
alucont[1] => Mux10.IN8
alucont[1] => Mux11.IN8
alucont[1] => Mux12.IN8
alucont[1] => Mux13.IN8
alucont[1] => Mux14.IN8
alucont[1] => Mux15.IN8
alucont[1] => Mux16.IN8
alucont[1] => Mux17.IN8
alucont[1] => Mux18.IN8
alucont[1] => Mux19.IN8
alucont[1] => Mux20.IN8
alucont[1] => Mux21.IN8
alucont[1] => Mux22.IN8
alucont[1] => Mux23.IN8
alucont[1] => Mux24.IN8
alucont[1] => Mux25.IN8
alucont[1] => Mux26.IN8
alucont[1] => Mux27.IN8
alucont[1] => Mux28.IN8
alucont[1] => Mux29.IN8
alucont[1] => Mux30.IN8
alucont[1] => Mux31.IN8
alucont[1] => Mux32.IN9
alucont[2] => b2[31].OUTPUTSELECT
alucont[2] => b2[30].OUTPUTSELECT
alucont[2] => b2[29].OUTPUTSELECT
alucont[2] => b2[28].OUTPUTSELECT
alucont[2] => b2[27].OUTPUTSELECT
alucont[2] => b2[26].OUTPUTSELECT
alucont[2] => b2[25].OUTPUTSELECT
alucont[2] => b2[24].OUTPUTSELECT
alucont[2] => b2[23].OUTPUTSELECT
alucont[2] => b2[22].OUTPUTSELECT
alucont[2] => b2[21].OUTPUTSELECT
alucont[2] => b2[20].OUTPUTSELECT
alucont[2] => b2[19].OUTPUTSELECT
alucont[2] => b2[18].OUTPUTSELECT
alucont[2] => b2[17].OUTPUTSELECT
alucont[2] => b2[16].OUTPUTSELECT
alucont[2] => b2[15].OUTPUTSELECT
alucont[2] => b2[14].OUTPUTSELECT
alucont[2] => b2[13].OUTPUTSELECT
alucont[2] => b2[12].OUTPUTSELECT
alucont[2] => b2[11].OUTPUTSELECT
alucont[2] => b2[10].OUTPUTSELECT
alucont[2] => b2[9].OUTPUTSELECT
alucont[2] => b2[8].OUTPUTSELECT
alucont[2] => b2[7].OUTPUTSELECT
alucont[2] => b2[6].OUTPUTSELECT
alucont[2] => b2[5].OUTPUTSELECT
alucont[2] => b2[4].OUTPUTSELECT
alucont[2] => b2[3].OUTPUTSELECT
alucont[2] => b2[2].OUTPUTSELECT
alucont[2] => b2[1].OUTPUTSELECT
alucont[2] => b2[0].OUTPUTSELECT
alucont[2] => Add1.IN66
alucont[3] => Mux0.IN5
alucont[3] => Mux1.IN7
alucont[3] => Mux2.IN7
alucont[3] => Mux3.IN7
alucont[3] => Mux4.IN7
alucont[3] => Mux5.IN7
alucont[3] => Mux6.IN7
alucont[3] => Mux7.IN7
alucont[3] => Mux8.IN7
alucont[3] => Mux9.IN7
alucont[3] => Mux10.IN7
alucont[3] => Mux11.IN7
alucont[3] => Mux12.IN7
alucont[3] => Mux13.IN7
alucont[3] => Mux14.IN7
alucont[3] => Mux15.IN7
alucont[3] => Mux16.IN7
alucont[3] => Mux17.IN7
alucont[3] => Mux18.IN7
alucont[3] => Mux19.IN7
alucont[3] => Mux20.IN7
alucont[3] => Mux21.IN7
alucont[3] => Mux22.IN7
alucont[3] => Mux23.IN7
alucont[3] => Mux24.IN7
alucont[3] => Mux25.IN7
alucont[3] => Mux26.IN7
alucont[3] => Mux27.IN7
alucont[3] => Mux28.IN7
alucont[3] => Mux29.IN7
alucont[3] => Mux30.IN7
alucont[3] => Mux31.IN7
alucont[3] => Mux32.IN8
result[0] <= result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|ram2port_inst_data:Inst_Data_Mem
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
byteena_b[0] => byteena_b[0].IN1
byteena_b[1] => byteena_b[1].IN1
byteena_b[2] => byteena_b[2].IN1
byteena_b[3] => byteena_b[3].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
enable_a => enable_a.IN1
enable_b => enable_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|MIPS_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
wren_a => altsyncram_5ul2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_5ul2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5ul2:auto_generated.data_a[0]
data_a[1] => altsyncram_5ul2:auto_generated.data_a[1]
data_a[2] => altsyncram_5ul2:auto_generated.data_a[2]
data_a[3] => altsyncram_5ul2:auto_generated.data_a[3]
data_a[4] => altsyncram_5ul2:auto_generated.data_a[4]
data_a[5] => altsyncram_5ul2:auto_generated.data_a[5]
data_a[6] => altsyncram_5ul2:auto_generated.data_a[6]
data_a[7] => altsyncram_5ul2:auto_generated.data_a[7]
data_a[8] => altsyncram_5ul2:auto_generated.data_a[8]
data_a[9] => altsyncram_5ul2:auto_generated.data_a[9]
data_a[10] => altsyncram_5ul2:auto_generated.data_a[10]
data_a[11] => altsyncram_5ul2:auto_generated.data_a[11]
data_a[12] => altsyncram_5ul2:auto_generated.data_a[12]
data_a[13] => altsyncram_5ul2:auto_generated.data_a[13]
data_a[14] => altsyncram_5ul2:auto_generated.data_a[14]
data_a[15] => altsyncram_5ul2:auto_generated.data_a[15]
data_a[16] => altsyncram_5ul2:auto_generated.data_a[16]
data_a[17] => altsyncram_5ul2:auto_generated.data_a[17]
data_a[18] => altsyncram_5ul2:auto_generated.data_a[18]
data_a[19] => altsyncram_5ul2:auto_generated.data_a[19]
data_a[20] => altsyncram_5ul2:auto_generated.data_a[20]
data_a[21] => altsyncram_5ul2:auto_generated.data_a[21]
data_a[22] => altsyncram_5ul2:auto_generated.data_a[22]
data_a[23] => altsyncram_5ul2:auto_generated.data_a[23]
data_a[24] => altsyncram_5ul2:auto_generated.data_a[24]
data_a[25] => altsyncram_5ul2:auto_generated.data_a[25]
data_a[26] => altsyncram_5ul2:auto_generated.data_a[26]
data_a[27] => altsyncram_5ul2:auto_generated.data_a[27]
data_a[28] => altsyncram_5ul2:auto_generated.data_a[28]
data_a[29] => altsyncram_5ul2:auto_generated.data_a[29]
data_a[30] => altsyncram_5ul2:auto_generated.data_a[30]
data_a[31] => altsyncram_5ul2:auto_generated.data_a[31]
data_b[0] => altsyncram_5ul2:auto_generated.data_b[0]
data_b[1] => altsyncram_5ul2:auto_generated.data_b[1]
data_b[2] => altsyncram_5ul2:auto_generated.data_b[2]
data_b[3] => altsyncram_5ul2:auto_generated.data_b[3]
data_b[4] => altsyncram_5ul2:auto_generated.data_b[4]
data_b[5] => altsyncram_5ul2:auto_generated.data_b[5]
data_b[6] => altsyncram_5ul2:auto_generated.data_b[6]
data_b[7] => altsyncram_5ul2:auto_generated.data_b[7]
data_b[8] => altsyncram_5ul2:auto_generated.data_b[8]
data_b[9] => altsyncram_5ul2:auto_generated.data_b[9]
data_b[10] => altsyncram_5ul2:auto_generated.data_b[10]
data_b[11] => altsyncram_5ul2:auto_generated.data_b[11]
data_b[12] => altsyncram_5ul2:auto_generated.data_b[12]
data_b[13] => altsyncram_5ul2:auto_generated.data_b[13]
data_b[14] => altsyncram_5ul2:auto_generated.data_b[14]
data_b[15] => altsyncram_5ul2:auto_generated.data_b[15]
data_b[16] => altsyncram_5ul2:auto_generated.data_b[16]
data_b[17] => altsyncram_5ul2:auto_generated.data_b[17]
data_b[18] => altsyncram_5ul2:auto_generated.data_b[18]
data_b[19] => altsyncram_5ul2:auto_generated.data_b[19]
data_b[20] => altsyncram_5ul2:auto_generated.data_b[20]
data_b[21] => altsyncram_5ul2:auto_generated.data_b[21]
data_b[22] => altsyncram_5ul2:auto_generated.data_b[22]
data_b[23] => altsyncram_5ul2:auto_generated.data_b[23]
data_b[24] => altsyncram_5ul2:auto_generated.data_b[24]
data_b[25] => altsyncram_5ul2:auto_generated.data_b[25]
data_b[26] => altsyncram_5ul2:auto_generated.data_b[26]
data_b[27] => altsyncram_5ul2:auto_generated.data_b[27]
data_b[28] => altsyncram_5ul2:auto_generated.data_b[28]
data_b[29] => altsyncram_5ul2:auto_generated.data_b[29]
data_b[30] => altsyncram_5ul2:auto_generated.data_b[30]
data_b[31] => altsyncram_5ul2:auto_generated.data_b[31]
address_a[0] => altsyncram_5ul2:auto_generated.address_a[0]
address_a[1] => altsyncram_5ul2:auto_generated.address_a[1]
address_a[2] => altsyncram_5ul2:auto_generated.address_a[2]
address_a[3] => altsyncram_5ul2:auto_generated.address_a[3]
address_a[4] => altsyncram_5ul2:auto_generated.address_a[4]
address_a[5] => altsyncram_5ul2:auto_generated.address_a[5]
address_a[6] => altsyncram_5ul2:auto_generated.address_a[6]
address_a[7] => altsyncram_5ul2:auto_generated.address_a[7]
address_a[8] => altsyncram_5ul2:auto_generated.address_a[8]
address_a[9] => altsyncram_5ul2:auto_generated.address_a[9]
address_a[10] => altsyncram_5ul2:auto_generated.address_a[10]
address_b[0] => altsyncram_5ul2:auto_generated.address_b[0]
address_b[1] => altsyncram_5ul2:auto_generated.address_b[1]
address_b[2] => altsyncram_5ul2:auto_generated.address_b[2]
address_b[3] => altsyncram_5ul2:auto_generated.address_b[3]
address_b[4] => altsyncram_5ul2:auto_generated.address_b[4]
address_b[5] => altsyncram_5ul2:auto_generated.address_b[5]
address_b[6] => altsyncram_5ul2:auto_generated.address_b[6]
address_b[7] => altsyncram_5ul2:auto_generated.address_b[7]
address_b[8] => altsyncram_5ul2:auto_generated.address_b[8]
address_b[9] => altsyncram_5ul2:auto_generated.address_b[9]
address_b[10] => altsyncram_5ul2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5ul2:auto_generated.clock0
clock1 => altsyncram_5ul2:auto_generated.clock1
clocken0 => altsyncram_5ul2:auto_generated.clocken0
clocken1 => altsyncram_5ul2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => altsyncram_5ul2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_5ul2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_5ul2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_5ul2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_5ul2:auto_generated.q_a[0]
q_a[1] <= altsyncram_5ul2:auto_generated.q_a[1]
q_a[2] <= altsyncram_5ul2:auto_generated.q_a[2]
q_a[3] <= altsyncram_5ul2:auto_generated.q_a[3]
q_a[4] <= altsyncram_5ul2:auto_generated.q_a[4]
q_a[5] <= altsyncram_5ul2:auto_generated.q_a[5]
q_a[6] <= altsyncram_5ul2:auto_generated.q_a[6]
q_a[7] <= altsyncram_5ul2:auto_generated.q_a[7]
q_a[8] <= altsyncram_5ul2:auto_generated.q_a[8]
q_a[9] <= altsyncram_5ul2:auto_generated.q_a[9]
q_a[10] <= altsyncram_5ul2:auto_generated.q_a[10]
q_a[11] <= altsyncram_5ul2:auto_generated.q_a[11]
q_a[12] <= altsyncram_5ul2:auto_generated.q_a[12]
q_a[13] <= altsyncram_5ul2:auto_generated.q_a[13]
q_a[14] <= altsyncram_5ul2:auto_generated.q_a[14]
q_a[15] <= altsyncram_5ul2:auto_generated.q_a[15]
q_a[16] <= altsyncram_5ul2:auto_generated.q_a[16]
q_a[17] <= altsyncram_5ul2:auto_generated.q_a[17]
q_a[18] <= altsyncram_5ul2:auto_generated.q_a[18]
q_a[19] <= altsyncram_5ul2:auto_generated.q_a[19]
q_a[20] <= altsyncram_5ul2:auto_generated.q_a[20]
q_a[21] <= altsyncram_5ul2:auto_generated.q_a[21]
q_a[22] <= altsyncram_5ul2:auto_generated.q_a[22]
q_a[23] <= altsyncram_5ul2:auto_generated.q_a[23]
q_a[24] <= altsyncram_5ul2:auto_generated.q_a[24]
q_a[25] <= altsyncram_5ul2:auto_generated.q_a[25]
q_a[26] <= altsyncram_5ul2:auto_generated.q_a[26]
q_a[27] <= altsyncram_5ul2:auto_generated.q_a[27]
q_a[28] <= altsyncram_5ul2:auto_generated.q_a[28]
q_a[29] <= altsyncram_5ul2:auto_generated.q_a[29]
q_a[30] <= altsyncram_5ul2:auto_generated.q_a[30]
q_a[31] <= altsyncram_5ul2:auto_generated.q_a[31]
q_b[0] <= altsyncram_5ul2:auto_generated.q_b[0]
q_b[1] <= altsyncram_5ul2:auto_generated.q_b[1]
q_b[2] <= altsyncram_5ul2:auto_generated.q_b[2]
q_b[3] <= altsyncram_5ul2:auto_generated.q_b[3]
q_b[4] <= altsyncram_5ul2:auto_generated.q_b[4]
q_b[5] <= altsyncram_5ul2:auto_generated.q_b[5]
q_b[6] <= altsyncram_5ul2:auto_generated.q_b[6]
q_b[7] <= altsyncram_5ul2:auto_generated.q_b[7]
q_b[8] <= altsyncram_5ul2:auto_generated.q_b[8]
q_b[9] <= altsyncram_5ul2:auto_generated.q_b[9]
q_b[10] <= altsyncram_5ul2:auto_generated.q_b[10]
q_b[11] <= altsyncram_5ul2:auto_generated.q_b[11]
q_b[12] <= altsyncram_5ul2:auto_generated.q_b[12]
q_b[13] <= altsyncram_5ul2:auto_generated.q_b[13]
q_b[14] <= altsyncram_5ul2:auto_generated.q_b[14]
q_b[15] <= altsyncram_5ul2:auto_generated.q_b[15]
q_b[16] <= altsyncram_5ul2:auto_generated.q_b[16]
q_b[17] <= altsyncram_5ul2:auto_generated.q_b[17]
q_b[18] <= altsyncram_5ul2:auto_generated.q_b[18]
q_b[19] <= altsyncram_5ul2:auto_generated.q_b[19]
q_b[20] <= altsyncram_5ul2:auto_generated.q_b[20]
q_b[21] <= altsyncram_5ul2:auto_generated.q_b[21]
q_b[22] <= altsyncram_5ul2:auto_generated.q_b[22]
q_b[23] <= altsyncram_5ul2:auto_generated.q_b[23]
q_b[24] <= altsyncram_5ul2:auto_generated.q_b[24]
q_b[25] <= altsyncram_5ul2:auto_generated.q_b[25]
q_b[26] <= altsyncram_5ul2:auto_generated.q_b[26]
q_b[27] <= altsyncram_5ul2:auto_generated.q_b[27]
q_b[28] <= altsyncram_5ul2:auto_generated.q_b[28]
q_b[29] <= altsyncram_5ul2:auto_generated.q_b[29]
q_b[30] <= altsyncram_5ul2:auto_generated.q_b[30]
q_b[31] <= altsyncram_5ul2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|MIPS_System|Addr_Decoder:Decoder
Addr[0] => ~NO_FANOUT~
Addr[1] => ~NO_FANOUT~
Addr[2] => ~NO_FANOUT~
Addr[3] => ~NO_FANOUT~
Addr[4] => ~NO_FANOUT~
Addr[5] => ~NO_FANOUT~
Addr[6] => ~NO_FANOUT~
Addr[7] => ~NO_FANOUT~
Addr[8] => ~NO_FANOUT~
Addr[9] => ~NO_FANOUT~
Addr[10] => ~NO_FANOUT~
Addr[11] => ~NO_FANOUT~
Addr[12] => Equal1.IN19
Addr[12] => Equal2.IN16
Addr[12] => Equal3.IN19
Addr[13] => Equal0.IN18
Addr[13] => Equal1.IN18
Addr[13] => Equal2.IN19
Addr[13] => Equal3.IN16
Addr[14] => Equal0.IN17
Addr[14] => Equal1.IN17
Addr[14] => Equal2.IN18
Addr[14] => Equal3.IN18
Addr[15] => Equal0.IN16
Addr[15] => Equal1.IN16
Addr[15] => Equal2.IN17
Addr[15] => Equal3.IN17
Addr[16] => Equal0.IN15
Addr[16] => Equal1.IN15
Addr[16] => Equal2.IN15
Addr[16] => Equal3.IN15
Addr[17] => Equal0.IN14
Addr[17] => Equal1.IN14
Addr[17] => Equal2.IN14
Addr[17] => Equal3.IN14
Addr[18] => Equal0.IN13
Addr[18] => Equal1.IN13
Addr[18] => Equal2.IN13
Addr[18] => Equal3.IN13
Addr[19] => Equal0.IN12
Addr[19] => Equal1.IN12
Addr[19] => Equal2.IN12
Addr[19] => Equal3.IN12
Addr[20] => Equal0.IN11
Addr[20] => Equal1.IN11
Addr[20] => Equal2.IN11
Addr[20] => Equal3.IN11
Addr[21] => Equal0.IN10
Addr[21] => Equal1.IN10
Addr[21] => Equal2.IN10
Addr[21] => Equal3.IN10
Addr[22] => Equal0.IN9
Addr[22] => Equal1.IN9
Addr[22] => Equal2.IN9
Addr[22] => Equal3.IN9
Addr[23] => Equal0.IN8
Addr[23] => Equal1.IN8
Addr[23] => Equal2.IN8
Addr[23] => Equal3.IN8
Addr[24] => Equal0.IN7
Addr[24] => Equal1.IN7
Addr[24] => Equal2.IN7
Addr[24] => Equal3.IN7
Addr[25] => Equal0.IN6
Addr[25] => Equal1.IN6
Addr[25] => Equal2.IN6
Addr[25] => Equal3.IN6
Addr[26] => Equal0.IN5
Addr[26] => Equal1.IN5
Addr[26] => Equal2.IN5
Addr[26] => Equal3.IN5
Addr[27] => Equal0.IN4
Addr[27] => Equal1.IN4
Addr[27] => Equal2.IN4
Addr[27] => Equal3.IN4
Addr[28] => Equal0.IN3
Addr[28] => Equal1.IN3
Addr[28] => Equal2.IN3
Addr[28] => Equal3.IN3
Addr[29] => Equal0.IN2
Addr[29] => Equal1.IN2
Addr[29] => Equal2.IN2
Addr[29] => Equal3.IN2
Addr[30] => Equal0.IN1
Addr[30] => Equal1.IN1
Addr[30] => Equal2.IN1
Addr[30] => Equal3.IN1
Addr[31] => Equal0.IN0
Addr[31] => Equal1.IN0
Addr[31] => Equal2.IN0
Addr[31] => Equal3.IN0
CS_MEM_N <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
CS_TC_N <= CS_TC_N.DB_MAX_OUTPUT_PORT_TYPE
CS_UART_N <= CS_UART_N.DB_MAX_OUTPUT_PORT_TYPE
CS_GPIO_N <= CS_GPIO_N.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|TimerCounter:Timer
clk => CounterR[0].CLK
clk => CounterR[1].CLK
clk => CounterR[2].CLK
clk => CounterR[3].CLK
clk => CounterR[4].CLK
clk => CounterR[5].CLK
clk => CounterR[6].CLK
clk => CounterR[7].CLK
clk => CounterR[8].CLK
clk => CounterR[9].CLK
clk => CounterR[10].CLK
clk => CounterR[11].CLK
clk => CounterR[12].CLK
clk => CounterR[13].CLK
clk => CounterR[14].CLK
clk => CounterR[15].CLK
clk => CounterR[16].CLK
clk => CounterR[17].CLK
clk => CounterR[18].CLK
clk => CounterR[19].CLK
clk => CounterR[20].CLK
clk => CounterR[21].CLK
clk => CounterR[22].CLK
clk => CounterR[23].CLK
clk => CounterR[24].CLK
clk => CounterR[25].CLK
clk => CounterR[26].CLK
clk => CounterR[27].CLK
clk => CounterR[28].CLK
clk => CounterR[29].CLK
clk => CounterR[30].CLK
clk => CounterR[31].CLK
clk => StatusR[0].CLK
clk => StatusR[1].CLK
clk => StatusR[2].CLK
clk => StatusR[3].CLK
clk => StatusR[4].CLK
clk => StatusR[5].CLK
clk => StatusR[6].CLK
clk => StatusR[7].CLK
clk => StatusR[8].CLK
clk => StatusR[9].CLK
clk => StatusR[10].CLK
clk => StatusR[11].CLK
clk => StatusR[12].CLK
clk => StatusR[13].CLK
clk => StatusR[14].CLK
clk => StatusR[15].CLK
clk => StatusR[16].CLK
clk => StatusR[17].CLK
clk => StatusR[18].CLK
clk => StatusR[19].CLK
clk => StatusR[20].CLK
clk => StatusR[21].CLK
clk => StatusR[22].CLK
clk => StatusR[23].CLK
clk => StatusR[24].CLK
clk => StatusR[25].CLK
clk => StatusR[26].CLK
clk => StatusR[27].CLK
clk => StatusR[28].CLK
clk => StatusR[29].CLK
clk => StatusR[30].CLK
clk => StatusR[31].CLK
clk => CompareR[0].CLK
clk => CompareR[1].CLK
clk => CompareR[2].CLK
clk => CompareR[3].CLK
clk => CompareR[4].CLK
clk => CompareR[5].CLK
clk => CompareR[6].CLK
clk => CompareR[7].CLK
clk => CompareR[8].CLK
clk => CompareR[9].CLK
clk => CompareR[10].CLK
clk => CompareR[11].CLK
clk => CompareR[12].CLK
clk => CompareR[13].CLK
clk => CompareR[14].CLK
clk => CompareR[15].CLK
clk => CompareR[16].CLK
clk => CompareR[17].CLK
clk => CompareR[18].CLK
clk => CompareR[19].CLK
clk => CompareR[20].CLK
clk => CompareR[21].CLK
clk => CompareR[22].CLK
clk => CompareR[23].CLK
clk => CompareR[24].CLK
clk => CompareR[25].CLK
clk => CompareR[26].CLK
clk => CompareR[27].CLK
clk => CompareR[28].CLK
clk => CompareR[29].CLK
clk => CompareR[30].CLK
clk => CompareR[31].CLK
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => StatusR.OUTPUTSELECT
reset => always2.IN1
reset => StatusR[1].ENA
reset => StatusR[2].ENA
reset => StatusR[3].ENA
reset => StatusR[4].ENA
reset => StatusR[5].ENA
reset => StatusR[6].ENA
reset => StatusR[7].ENA
reset => StatusR[8].ENA
reset => StatusR[9].ENA
reset => StatusR[10].ENA
reset => StatusR[11].ENA
reset => StatusR[12].ENA
reset => StatusR[13].ENA
reset => StatusR[14].ENA
reset => StatusR[15].ENA
reset => StatusR[16].ENA
reset => StatusR[17].ENA
reset => StatusR[18].ENA
reset => StatusR[19].ENA
reset => StatusR[20].ENA
reset => StatusR[21].ENA
reset => StatusR[22].ENA
reset => StatusR[23].ENA
reset => StatusR[24].ENA
reset => StatusR[25].ENA
reset => StatusR[26].ENA
reset => StatusR[27].ENA
reset => StatusR[28].ENA
reset => StatusR[29].ENA
reset => StatusR[30].ENA
reset => StatusR[31].ENA
CS_N => always3.IN0
CS_N => always0.IN0
RD_N => always3.IN1
WR_N => always0.IN1
Addr[0] => Equal1.IN11
Addr[0] => Equal2.IN11
Addr[0] => Equal3.IN11
Addr[1] => Equal1.IN10
Addr[1] => Equal2.IN10
Addr[1] => Equal3.IN10
Addr[2] => Equal1.IN9
Addr[2] => Equal2.IN9
Addr[2] => Equal3.IN9
Addr[3] => Equal1.IN8
Addr[3] => Equal2.IN8
Addr[3] => Equal3.IN8
Addr[4] => Equal1.IN7
Addr[4] => Equal2.IN7
Addr[4] => Equal3.IN7
Addr[5] => Equal1.IN6
Addr[5] => Equal2.IN6
Addr[5] => Equal3.IN6
Addr[6] => Equal1.IN5
Addr[6] => Equal2.IN5
Addr[6] => Equal3.IN5
Addr[7] => Equal1.IN4
Addr[7] => Equal2.IN4
Addr[7] => Equal3.IN4
Addr[8] => Equal1.IN3
Addr[8] => Equal2.IN0
Addr[8] => Equal3.IN3
Addr[9] => Equal1.IN2
Addr[9] => Equal2.IN3
Addr[9] => Equal3.IN0
Addr[10] => Equal1.IN1
Addr[10] => Equal2.IN2
Addr[10] => Equal3.IN2
Addr[11] => Equal1.IN0
Addr[11] => Equal2.IN1
Addr[11] => Equal3.IN1
DataIn[0] => CompareR.DATAB
DataIn[1] => CompareR.DATAB
DataIn[2] => CompareR.DATAB
DataIn[3] => CompareR.DATAB
DataIn[4] => CompareR.DATAB
DataIn[5] => CompareR.DATAB
DataIn[6] => CompareR.DATAB
DataIn[7] => CompareR.DATAB
DataIn[8] => CompareR.DATAB
DataIn[9] => CompareR.DATAB
DataIn[10] => CompareR.DATAB
DataIn[11] => CompareR.DATAB
DataIn[12] => CompareR.DATAB
DataIn[13] => CompareR.DATAB
DataIn[14] => CompareR.DATAB
DataIn[15] => CompareR.DATAB
DataIn[16] => CompareR.DATAB
DataIn[17] => CompareR.DATAB
DataIn[18] => CompareR.DATAB
DataIn[19] => CompareR.DATAB
DataIn[20] => CompareR.DATAB
DataIn[21] => CompareR.DATAB
DataIn[22] => CompareR.DATAB
DataIn[23] => CompareR.DATAB
DataIn[24] => CompareR.DATAB
DataIn[25] => CompareR.DATAB
DataIn[26] => CompareR.DATAB
DataIn[27] => CompareR.DATAB
DataIn[28] => CompareR.DATAB
DataIn[29] => CompareR.DATAB
DataIn[30] => CompareR.DATAB
DataIn[31] => CompareR.DATAB
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
Intr <= StatusR[0].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO
clk => clk.IN12
reset => reset.IN12
CS_N => always2.IN0
CS_N => always3.IN0
RD_N => always2.IN1
WR_N => always3.IN1
Addr[0] => Equal0.IN11
Addr[0] => Equal1.IN11
Addr[0] => Equal2.IN11
Addr[0] => Equal3.IN11
Addr[0] => Equal4.IN11
Addr[0] => Equal5.IN11
Addr[0] => Equal6.IN11
Addr[1] => Equal0.IN10
Addr[1] => Equal1.IN10
Addr[1] => Equal2.IN10
Addr[1] => Equal3.IN10
Addr[1] => Equal4.IN10
Addr[1] => Equal5.IN10
Addr[1] => Equal6.IN10
Addr[2] => Equal0.IN9
Addr[2] => Equal1.IN0
Addr[2] => Equal2.IN9
Addr[2] => Equal3.IN1
Addr[2] => Equal4.IN9
Addr[2] => Equal5.IN1
Addr[2] => Equal6.IN9
Addr[3] => Equal0.IN8
Addr[3] => Equal1.IN9
Addr[3] => Equal2.IN0
Addr[3] => Equal3.IN0
Addr[3] => Equal4.IN8
Addr[3] => Equal5.IN9
Addr[3] => Equal6.IN1
Addr[4] => Equal0.IN7
Addr[4] => Equal1.IN8
Addr[4] => Equal2.IN8
Addr[4] => Equal3.IN9
Addr[4] => Equal4.IN0
Addr[4] => Equal5.IN0
Addr[4] => Equal6.IN0
Addr[5] => Equal0.IN6
Addr[5] => Equal1.IN7
Addr[5] => Equal2.IN7
Addr[5] => Equal3.IN8
Addr[5] => Equal4.IN7
Addr[5] => Equal5.IN8
Addr[5] => Equal6.IN8
Addr[6] => Equal0.IN5
Addr[6] => Equal1.IN6
Addr[6] => Equal2.IN6
Addr[6] => Equal3.IN7
Addr[6] => Equal4.IN6
Addr[6] => Equal5.IN7
Addr[6] => Equal6.IN7
Addr[7] => Equal0.IN4
Addr[7] => Equal1.IN5
Addr[7] => Equal2.IN5
Addr[7] => Equal3.IN6
Addr[7] => Equal4.IN5
Addr[7] => Equal5.IN6
Addr[7] => Equal6.IN6
Addr[8] => Equal0.IN3
Addr[8] => Equal1.IN4
Addr[8] => Equal2.IN4
Addr[8] => Equal3.IN5
Addr[8] => Equal4.IN4
Addr[8] => Equal5.IN5
Addr[8] => Equal6.IN5
Addr[9] => Equal0.IN2
Addr[9] => Equal1.IN3
Addr[9] => Equal2.IN3
Addr[9] => Equal3.IN4
Addr[9] => Equal4.IN3
Addr[9] => Equal5.IN4
Addr[9] => Equal6.IN4
Addr[10] => Equal0.IN1
Addr[10] => Equal1.IN2
Addr[10] => Equal2.IN2
Addr[10] => Equal3.IN3
Addr[10] => Equal4.IN2
Addr[10] => Equal5.IN3
Addr[10] => Equal6.IN3
Addr[11] => Equal0.IN0
Addr[11] => Equal1.IN1
Addr[11] => Equal2.IN1
Addr[11] => Equal3.IN2
Addr[11] => Equal4.IN1
Addr[11] => Equal5.IN2
Addr[11] => Equal6.IN2
DataIn[0] => HEX3_R.DATAB
DataIn[0] => HEX2_R.DATAB
DataIn[0] => HEX1_R.DATAB
DataIn[0] => HEX0_R.DATAB
DataIn[0] => LEDG_R.DATAB
DataIn[1] => HEX3_R.DATAB
DataIn[1] => HEX2_R.DATAB
DataIn[1] => HEX1_R.DATAB
DataIn[1] => HEX0_R.DATAB
DataIn[1] => LEDG_R.DATAB
DataIn[2] => HEX3_R.DATAB
DataIn[2] => HEX2_R.DATAB
DataIn[2] => HEX1_R.DATAB
DataIn[2] => HEX0_R.DATAB
DataIn[2] => LEDG_R.DATAB
DataIn[3] => HEX3_R.DATAB
DataIn[3] => HEX2_R.DATAB
DataIn[3] => HEX1_R.DATAB
DataIn[3] => HEX0_R.DATAB
DataIn[3] => LEDG_R.DATAB
DataIn[4] => HEX3_R.DATAB
DataIn[4] => HEX2_R.DATAB
DataIn[4] => HEX1_R.DATAB
DataIn[4] => HEX0_R.DATAB
DataIn[4] => LEDG_R.DATAB
DataIn[5] => HEX3_R.DATAB
DataIn[5] => HEX2_R.DATAB
DataIn[5] => HEX1_R.DATAB
DataIn[5] => HEX0_R.DATAB
DataIn[5] => LEDG_R.DATAB
DataIn[6] => HEX3_R.DATAB
DataIn[6] => HEX2_R.DATAB
DataIn[6] => HEX1_R.DATAB
DataIn[6] => HEX0_R.DATAB
DataIn[6] => LEDG_R.DATAB
DataIn[7] => LEDG_R.DATAB
DataIn[8] => LEDG_R.DATAB
DataIn[9] => LEDG_R.DATAB
DataIn[10] => ~NO_FANOUT~
DataIn[11] => ~NO_FANOUT~
DataIn[12] => ~NO_FANOUT~
DataIn[13] => ~NO_FANOUT~
DataIn[14] => ~NO_FANOUT~
DataIn[15] => ~NO_FANOUT~
DataIn[16] => ~NO_FANOUT~
DataIn[17] => ~NO_FANOUT~
DataIn[18] => ~NO_FANOUT~
DataIn[19] => ~NO_FANOUT~
DataIn[20] => ~NO_FANOUT~
DataIn[21] => ~NO_FANOUT~
DataIn[22] => ~NO_FANOUT~
DataIn[23] => ~NO_FANOUT~
DataIn[24] => ~NO_FANOUT~
DataIn[25] => ~NO_FANOUT~
DataIn[26] => ~NO_FANOUT~
DataIn[27] => ~NO_FANOUT~
DataIn[28] => ~NO_FANOUT~
DataIn[29] => ~NO_FANOUT~
DataIn[30] => ~NO_FANOUT~
DataIn[31] => ~NO_FANOUT~
BUTTON[1] => BUTTON[1].IN1
BUTTON[2] => BUTTON[2].IN1
SW[0] => _.IN1
SW[1] => _.IN1
SW[2] => _.IN1
SW[3] => _.IN1
SW[4] => _.IN1
SW[5] => _.IN1
SW[6] => _.IN1
SW[7] => _.IN1
SW[8] => _.IN1
SW[9] => _.IN1
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
Intr <= Intr.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HEX0_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= LEDG_R[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG_R[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG_R[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG_R[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG_R[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG_R[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG_R[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDG_R[8].DB_MAX_OUTPUT_PORT_TYPE
LEDG[9] <= LEDG_R[9].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:button1
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:button2
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:sw0
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:sw1
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:sw2
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:sw3
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:sw4
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:sw5
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:sw6
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:sw7
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:sw8
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_System|GPIO:uGPIO|pulse_gen:sw9
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
signal => c_state.DATAA
signal => n_state.S2.DATAB
signal => n_state.S3.DATAB
signal => n_state.S4.DATAB
signal => n_state.S5.DATAB
signal => n_state.S6.DATAB
signal => n_state.S7.DATAB
signal => n_state.S8.DATAB
signal => n_state.S9.DATAB
signal => n_state.S10.DATAB
signal => n_state.S11.DATAB
signal => n_state.S12.DATAB
signal => n_state.S13.DATAB
signal => n_state.S14.DATAB
signal => Selector0.IN1
signal => n_state.S1.DATAB
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


