{
  "module_name": "wcd938x.h",
  "hash_id": "a5933d87ae6cb39ce46347f5abee7d3595c8e09a26c469556123669328407a37",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/wcd938x.h",
  "human_readable_source": " \n#ifndef __WCD938X_H__\n#define __WCD938X_H__\n#include <linux/soundwire/sdw.h>\n#include <linux/soundwire/sdw_type.h>\n\n#define WCD938X_BASE_ADDRESS\t\t\t(0x3000)\n#define WCD938X_ANA_PAGE_REGISTER               (0x3000)\n#define WCD938X_ANA_BIAS                        (0x3001)\n#define WCD938X_ANA_RX_SUPPLIES                 (0x3008)\n#define WCD938X_RX_BIAS_EN_MASK\t\t\tBIT(0)\n#define WCD938X_REGULATOR_MODE_MASK\t\tBIT(1)\n#define WCD938X_REGULATOR_MODE_CLASS_AB\t\t1\n#define WCD938X_VNEG_EN_MASK\t\t\tBIT(6)\n#define WCD938X_VPOS_EN_MASK\t\t\tBIT(7)\n#define WCD938X_ANA_HPH                         (0x3009)\n#define WCD938X_HPHR_REF_EN_MASK\t\tBIT(4)\n#define WCD938X_HPHL_REF_EN_MASK\t\tBIT(5)\n#define WCD938X_HPHR_EN_MASK\t\t\tBIT(6)\n#define WCD938X_HPHL_EN_MASK\t\t\tBIT(7)\n#define WCD938X_ANA_EAR                         (0x300A)\n#define WCD938X_ANA_EAR_COMPANDER_CTL           (0x300B)\n#define WCD938X_GAIN_OVRD_REG_MASK\t\tBIT(7)\n#define WCD938X_EAR_GAIN_MASK\t\t\tGENMASK(6, 2)\n#define WCD938X_ANA_TX_CH1                      (0x300E)\n#define WCD938X_ANA_TX_CH2                      (0x300F)\n#define WCD938X_HPF1_INIT_MASK\t\t\tBIT(6)\n#define WCD938X_HPF2_INIT_MASK\t\t\tBIT(5)\n#define WCD938X_ANA_TX_CH3                      (0x3010)\n#define WCD938X_ANA_TX_CH4                      (0x3011)\n#define WCD938X_HPF3_INIT_MASK\t\t\tBIT(6)\n#define WCD938X_HPF4_INIT_MASK\t\t\tBIT(5)\n#define WCD938X_ANA_MICB1_MICB2_DSP_EN_LOGIC    (0x3012)\n#define WCD938X_ANA_MICB3_DSP_EN_LOGIC          (0x3013)\n#define WCD938X_ANA_MBHC_MECH                   (0x3014)\n#define WCD938X_MBHC_L_DET_EN_MASK\t\tBIT(7)\n#define WCD938X_MBHC_L_DET_EN\t\t\tBIT(7)\n#define WCD938X_MBHC_GND_DET_EN_MASK\t\tBIT(6)\n#define WCD938X_MBHC_MECH_DETECT_TYPE_MASK\tBIT(5)\n#define WCD938X_MBHC_MECH_DETECT_TYPE_INS\t1\n#define WCD938X_MBHC_HPHL_PLUG_TYPE_MASK\tBIT(4)\n#define WCD938X_MBHC_HPHL_PLUG_TYPE_NO\t\t1\n#define WCD938X_MBHC_GND_PLUG_TYPE_MASK\t\tBIT(3)\n#define WCD938X_MBHC_GND_PLUG_TYPE_NO\t\t1\n#define WCD938X_MBHC_HSL_PULLUP_COMP_EN\t\tBIT(2)\n#define WCD938X_MBHC_HSG_PULLUP_COMP_EN\t\tBIT(1)\n#define WCD938X_MBHC_HPHL_100K_TO_GND_EN\tBIT(0)\n\n#define WCD938X_ANA_MBHC_ELECT                  (0x3015)\n#define WCD938X_ANA_MBHC_BD_ISRC_CTL_MASK\tGENMASK(6, 4)\n#define WCD938X_ANA_MBHC_BD_ISRC_100UA\t\tGENMASK(5, 4)\n#define WCD938X_ANA_MBHC_BD_ISRC_OFF\t\t0\n#define WCD938X_ANA_MBHC_BIAS_EN_MASK\t\tBIT(0)\n#define WCD938X_ANA_MBHC_BIAS_EN\t\tBIT(0)\n#define WCD938X_ANA_MBHC_ZDET                   (0x3016)\n#define WCD938X_ANA_MBHC_RESULT_1               (0x3017)\n#define WCD938X_ANA_MBHC_RESULT_2               (0x3018)\n#define WCD938X_ANA_MBHC_RESULT_3               (0x3019)\n#define WCD938X_MBHC_BTN_RESULT_MASK\t\tGENMASK(2, 0)\n#define WCD938X_ANA_MBHC_BTN0                   (0x301A)\n#define WCD938X_MBHC_BTN_VTH_MASK\t\tGENMASK(7, 2)\n#define WCD938X_ANA_MBHC_BTN1                   (0x301B)\n#define WCD938X_ANA_MBHC_BTN2                   (0x301C)\n#define WCD938X_ANA_MBHC_BTN3                   (0x301D)\n#define WCD938X_ANA_MBHC_BTN4                   (0x301E)\n#define WCD938X_ANA_MBHC_BTN5                   (0x301F)\n#define WCD938X_VTH_MASK\t\t\tGENMASK(7, 2)\n#define WCD938X_ANA_MBHC_BTN6                   (0x3020)\n#define WCD938X_ANA_MBHC_BTN7                   (0x3021)\n#define WCD938X_ANA_MICB1                       (0x3022)\n#define WCD938X_MICB_VOUT_MASK\t\t\tGENMASK(5, 0)\n#define WCD938X_MICB_EN_MASK\t\t\tGENMASK(7, 6)\n#define WCD938X_MICB_DISABLE\t\t\t0\n#define WCD938X_MICB_ENABLE\t\t\t1\n#define WCD938X_MICB_PULL_UP\t\t\t2\n#define WCD938X_MICB_PULL_DOWN\t\t\t3\n#define WCD938X_ANA_MICB2                       (0x3023)\n#define WCD938X_ANA_MICB2_ENABLE\t\tBIT(6)\n#define WCD938X_ANA_MICB2_ENABLE_MASK\t\tGENMASK(7, 6)\n#define WCD938X_ANA_MICB2_VOUT_MASK\t\tGENMASK(5, 0)\n#define WCD938X_ANA_MICB2_RAMP                  (0x3024)\n#define WCD938X_RAMP_EN_MASK\t\t\tBIT(7)\n#define WCD938X_RAMP_SHIFT_CTRL_MASK\t\tGENMASK(4, 2)\n#define WCD938X_ANA_MICB3                       (0x3025)\n#define WCD938X_ANA_MICB4                       (0x3026)\n#define WCD938X_BIAS_CTL                        (0x3028)\n#define WCD938X_BIAS_VBG_FINE_ADJ               (0x3029)\n#define WCD938X_LDOL_VDDCX_ADJUST               (0x3040)\n#define WCD938X_LDOL_DISABLE_LDOL               (0x3041)\n#define WCD938X_MBHC_CTL_CLK                    (0x3056)\n#define WCD938X_MBHC_CTL_ANA                    (0x3057)\n#define WCD938X_MBHC_CTL_SPARE_1                (0x3058)\n#define WCD938X_MBHC_CTL_SPARE_2                (0x3059)\n#define WCD938X_MBHC_CTL_BCS                    (0x305A)\n#define WCD938X_MBHC_MOISTURE_DET_FSM_STATUS    (0x305B)\n#define WCD938X_MBHC_TEST_CTL                   (0x305C)\n#define WCD938X_LDOH_MODE                       (0x3067)\n#define WCD938X_LDOH_EN_MASK\t\t\tBIT(7)\n#define WCD938X_LDOH_BIAS                       (0x3068)\n#define WCD938X_LDOH_STB_LOADS                  (0x3069)\n#define WCD938X_LDOH_SLOWRAMP                   (0x306A)\n#define WCD938X_MICB1_TEST_CTL_1                (0x306B)\n#define WCD938X_MICB1_TEST_CTL_2                (0x306C)\n#define WCD938X_MICB1_TEST_CTL_3                (0x306D)\n#define WCD938X_MICB2_TEST_CTL_1                (0x306E)\n#define WCD938X_MICB2_TEST_CTL_2                (0x306F)\n#define WCD938X_MICB2_TEST_CTL_3                (0x3070)\n#define WCD938X_MICB3_TEST_CTL_1                (0x3071)\n#define WCD938X_MICB3_TEST_CTL_2                (0x3072)\n#define WCD938X_MICB3_TEST_CTL_3                (0x3073)\n#define WCD938X_MICB4_TEST_CTL_1                (0x3074)\n#define WCD938X_MICB4_TEST_CTL_2                (0x3075)\n#define WCD938X_MICB4_TEST_CTL_3                (0x3076)\n#define WCD938X_TX_COM_ADC_VCM                  (0x3077)\n#define WCD938X_TX_COM_BIAS_ATEST               (0x3078)\n#define WCD938X_TX_COM_SPARE1                   (0x3079)\n#define WCD938X_TX_COM_SPARE2                   (0x307A)\n#define WCD938X_TX_COM_TXFE_DIV_CTL             (0x307B)\n#define WCD938X_TX_COM_TXFE_DIV_START           (0x307C)\n#define WCD938X_TX_COM_SPARE3                   (0x307D)\n#define WCD938X_TX_COM_SPARE4                   (0x307E)\n#define WCD938X_TX_1_2_TEST_EN                  (0x307F)\n#define WCD938X_TX_1_2_ADC_IB                   (0x3080)\n#define WCD938X_TX_1_2_ATEST_REFCTL             (0x3081)\n#define WCD938X_TX_1_2_TEST_CTL                 (0x3082)\n#define WCD938X_TX_1_2_TEST_BLK_EN1             (0x3083)\n#define WCD938X_TX_1_2_TXFE1_CLKDIV             (0x3084)\n#define WCD938X_TX_1_2_SAR2_ERR                 (0x3085)\n#define WCD938X_TX_1_2_SAR1_ERR                 (0x3086)\n#define WCD938X_TX_3_4_TEST_EN                  (0x3087)\n#define WCD938X_TX_3_4_ADC_IB                   (0x3088)\n#define WCD938X_TX_3_4_ATEST_REFCTL             (0x3089)\n#define WCD938X_TX_3_4_TEST_CTL                 (0x308A)\n#define WCD938X_TX_3_4_TEST_BLK_EN3             (0x308B)\n#define WCD938X_TX_3_4_TXFE3_CLKDIV             (0x308C)\n#define WCD938X_TX_3_4_SAR4_ERR                 (0x308D)\n#define WCD938X_TX_3_4_SAR3_ERR                 (0x308E)\n#define WCD938X_TX_3_4_TEST_BLK_EN2             (0x308F)\n#define WCD938X_TX_3_4_TXFE2_CLKDIV             (0x3090)\n#define WCD938X_TX_3_4_SPARE1                   (0x3091)\n#define WCD938X_TX_3_4_TEST_BLK_EN4             (0x3092)\n#define WCD938X_TX_3_4_TXFE4_CLKDIV             (0x3093)\n#define WCD938X_TX_3_4_SPARE2                   (0x3094)\n#define WCD938X_CLASSH_MODE_1                   (0x3097)\n#define WCD938X_CLASSH_MODE_2                   (0x3098)\n#define WCD938X_CLASSH_MODE_3                   (0x3099)\n#define WCD938X_CLASSH_CTRL_VCL_1               (0x309A)\n#define WCD938X_CLASSH_CTRL_VCL_2               (0x309B)\n#define WCD938X_CLASSH_CTRL_CCL_1               (0x309C)\n#define WCD938X_CLASSH_CTRL_CCL_2               (0x309D)\n#define WCD938X_CLASSH_CTRL_CCL_3               (0x309E)\n#define WCD938X_CLASSH_CTRL_CCL_4               (0x309F)\n#define WCD938X_CLASSH_CTRL_CCL_5               (0x30A0)\n#define WCD938X_CLASSH_BUCK_TMUX_A_D            (0x30A1)\n#define WCD938X_CLASSH_BUCK_SW_DRV_CNTL         (0x30A2)\n#define WCD938X_CLASSH_SPARE                    (0x30A3)\n#define WCD938X_FLYBACK_EN                      (0x30A4)\n#define WCD938X_EN_CUR_DET_MASK\t\t\tBIT(2)\n#define WCD938X_FLYBACK_VNEG_CTRL_1             (0x30A5)\n#define WCD938X_FLYBACK_VNEG_CTRL_2             (0x30A6)\n#define WCD938X_FLYBACK_VNEG_CTRL_3             (0x30A7)\n#define WCD938X_FLYBACK_VNEG_CTRL_4             (0x30A8)\n#define WCD938X_FLYBACK_VNEG_CTRL_5             (0x30A9)\n#define WCD938X_FLYBACK_VNEG_CTRL_6             (0x30AA)\n#define WCD938X_FLYBACK_VNEG_CTRL_7             (0x30AB)\n#define WCD938X_FLYBACK_VNEG_CTRL_8             (0x30AC)\n#define WCD938X_FLYBACK_VNEG_CTRL_9             (0x30AD)\n#define WCD938X_FLYBACK_VNEGDAC_CTRL_1          (0x30AE)\n#define WCD938X_FLYBACK_VNEGDAC_CTRL_2          (0x30AF)\n#define WCD938X_FLYBACK_VNEGDAC_CTRL_3          (0x30B0)\n#define WCD938X_FLYBACK_CTRL_1                  (0x30B1)\n#define WCD938X_FLYBACK_TEST_CTL                (0x30B2)\n#define WCD938X_RX_AUX_SW_CTL                   (0x30B3)\n#define WCD938X_RX_PA_AUX_IN_CONN               (0x30B4)\n#define WCD938X_RX_TIMER_DIV                    (0x30B5)\n#define WCD938X_RX_OCP_CTL                      (0x30B6)\n#define WCD938X_RX_OCP_COUNT                    (0x30B7)\n#define WCD938X_RX_BIAS_EAR_DAC                 (0x30B8)\n#define WCD938X_RX_BIAS_EAR_AMP                 (0x30B9)\n#define WCD938X_RX_BIAS_HPH_LDO                 (0x30BA)\n#define WCD938X_RX_BIAS_HPH_PA                  (0x30BB)\n#define WCD938X_RX_BIAS_HPH_RDACBUFF_CNP2       (0x30BC)\n#define WCD938X_RX_BIAS_HPH_RDAC_LDO            (0x30BD)\n#define WCD938X_RX_BIAS_HPH_CNP1                (0x30BE)\n#define WCD938X_RX_BIAS_HPH_LOWPOWER            (0x30BF)\n#define WCD938X_RX_BIAS_AUX_DAC                 (0x30C0)\n#define WCD938X_RX_BIAS_AUX_AMP                 (0x30C1)\n#define WCD938X_RX_BIAS_VNEGDAC_BLEEDER         (0x30C2)\n#define WCD938X_RX_BIAS_MISC                    (0x30C3)\n#define WCD938X_RX_BIAS_BUCK_RST                (0x30C4)\n#define WCD938X_RX_BIAS_BUCK_VREF_ERRAMP        (0x30C5)\n#define WCD938X_RX_BIAS_FLYB_ERRAMP             (0x30C6)\n#define WCD938X_RX_BIAS_FLYB_BUFF               (0x30C7)\n#define WCD938X_RX_BIAS_FLYB_MID_RST            (0x30C8)\n#define WCD938X_HPH_L_STATUS                    (0x30C9)\n#define WCD938X_HPH_R_STATUS                    (0x30CA)\n#define WCD938X_HPH_CNP_EN                      (0x30CB)\n#define WCD938X_HPH_CNP_WG_CTL                  (0x30CC)\n#define WCD938X_HPH_CNP_WG_TIME                 (0x30CD)\n#define WCD938X_HPH_OCP_CTL                     (0x30CE)\n#define WCD938X_HPH_AUTO_CHOP                   (0x30CF)\n#define WCD938X_HPH_CHOP_CTL                    (0x30D0)\n#define WCD938X_HPH_PA_CTL1                     (0x30D1)\n#define WCD938X_HPH_PA_CTL2                     (0x30D2)\n#define WCD938X_HPHPA_GND_R_MASK\t\tBIT(6)\n#define WCD938X_HPHPA_GND_L_MASK\t\tBIT(4)\n#define WCD938X_HPH_L_EN                        (0x30D3)\n#define WCD938X_HPH_L_TEST                      (0x30D4)\n#define WCD938X_HPH_L_ATEST                     (0x30D5)\n#define WCD938X_HPH_R_EN                        (0x30D6)\n#define WCD938X_GAIN_SRC_SEL_MASK\t\tBIT(5)\n#define WCD938X_GAIN_SRC_SEL_REGISTER\t\t1\n#define WCD938X_HPH_R_TEST                      (0x30D7)\n#define WCD938X_HPH_R_ATEST                     (0x30D8)\n#define WCD938X_HPHPA_GND_OVR_MASK\t\tBIT(1)\n#define WCD938X_HPH_RDAC_CLK_CTL1               (0x30D9)\n#define WCD938X_CHOP_CLK_EN_MASK\t\tBIT(7)\n#define WCD938X_HPH_RDAC_CLK_CTL2               (0x30DA)\n#define WCD938X_HPH_RDAC_LDO_CTL                (0x30DB)\n#define WCD938X_HPH_RDAC_CHOP_CLK_LP_CTL        (0x30DC)\n#define WCD938X_HPH_REFBUFF_UHQA_CTL            (0x30DD)\n#define WCD938X_HPH_REFBUFF_LP_CTL              (0x30DE)\n#define WCD938X_PREREF_FLIT_BYPASS_MASK\t\tBIT(0)\n#define WCD938X_HPH_L_DAC_CTL                   (0x30DF)\n#define WCD938X_HPH_R_DAC_CTL                   (0x30E0)\n#define WCD938X_HPH_SURGE_HPHLR_SURGE_COMP_SEL  (0x30E1)\n#define WCD938X_HPH_SURGE_HPHLR_SURGE_EN        (0x30E2)\n#define WCD938X_HPH_SURGE_HPHLR_SURGE_MISC1     (0x30E3)\n#define WCD938X_HPH_SURGE_HPHLR_SURGE_STATUS    (0x30E4)\n#define WCD938X_EAR_EAR_EN_REG                  (0x30E9)\n#define WCD938X_EAR_EAR_PA_CON                  (0x30EA)\n#define WCD938X_EAR_EAR_SP_CON                  (0x30EB)\n#define WCD938X_EAR_EAR_DAC_CON                 (0x30EC)\n#define WCD938X_DAC_SAMPLE_EDGE_SEL_MASK\tBIT(7)\n#define WCD938X_EAR_EAR_CNP_FSM_CON             (0x30ED)\n#define WCD938X_EAR_TEST_CTL                    (0x30EE)\n#define WCD938X_EAR_STATUS_REG_1                (0x30EF)\n#define WCD938X_EAR_STATUS_REG_2                (0x30F0)\n#define WCD938X_ANA_NEW_PAGE_REGISTER           (0x3100)\n#define WCD938X_HPH_NEW_ANA_HPH2                (0x3101)\n#define WCD938X_HPH_NEW_ANA_HPH3                (0x3102)\n#define WCD938X_SLEEP_CTL                       (0x3103)\n#define WCD938X_SLEEP_WATCHDOG_CTL              (0x3104)\n#define WCD938X_MBHC_NEW_ELECT_REM_CLAMP_CTL    (0x311F)\n#define WCD938X_MBHC_NEW_CTL_1                  (0x3120)\n#define WCD938X_MBHC_CTL_RCO_EN_MASK\t\tBIT(7)\n#define WCD938X_MBHC_CTL_RCO_EN\t\t\tBIT(7)\n#define WCD938X_MBHC_BTN_DBNC_MASK\t\tGENMASK(1, 0)\n#define WCD938X_MBHC_BTN_DBNC_T_16_MS\t\t0x2\n#define WCD938X_MBHC_NEW_CTL_2                  (0x3121)\n#define WCD938X_M_RTH_CTL_MASK\t\t\tGENMASK(3, 2)\n#define WCD938X_MBHC_HS_VREF_CTL_MASK\t\tGENMASK(1, 0)\n#define WCD938X_MBHC_HS_VREF_1P5_V\t\t0x1\n#define WCD938X_MBHC_NEW_PLUG_DETECT_CTL        (0x3122)\n#define WCD938X_MBHC_DBNC_TIMER_INSREM_DBNC_T_96_MS\t0x6\n\n#define WCD938X_MBHC_NEW_ZDET_ANA_CTL           (0x3123)\n#define WCD938X_ZDET_RANGE_CTL_MASK\t\tGENMASK(3, 0)\n#define WCD938X_ZDET_MAXV_CTL_MASK\t\tGENMASK(6, 4)\n#define WCD938X_MBHC_NEW_ZDET_RAMP_CTL          (0x3124)\n#define WCD938X_MBHC_NEW_FSM_STATUS             (0x3125)\n#define WCD938X_MBHC_NEW_ADC_RESULT             (0x3126)\n#define WCD938X_TX_NEW_AMIC_MUX_CFG             (0x3127)\n#define WCD938X_AUX_AUXPA                       (0x3128)\n#define WCD938X_AUXPA_CLK_EN_MASK\t\tBIT(4)\n#define WCD938X_LDORXTX_MODE                    (0x3129)\n#define WCD938X_LDORXTX_CONFIG                  (0x312A)\n#define WCD938X_DIE_CRACK_DIE_CRK_DET_EN        (0x312C)\n#define WCD938X_DIE_CRACK_DIE_CRK_DET_OUT       (0x312D)\n#define WCD938X_HPH_NEW_INT_RDAC_GAIN_CTL       (0x3132)\n#define WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_L      (0x3133)\n#define WCD938X_HPH_NEW_INT_RDAC_VREF_CTL       (0x3134)\n#define WCD938X_HPH_NEW_INT_RDAC_OVERRIDE_CTL   (0x3135)\n#define WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R      (0x3136)\n#define WCD938X_HPH_RES_DIV_MASK\t\tGENMASK(4, 0)\n#define WCD938X_HPH_NEW_INT_PA_MISC1            (0x3137)\n#define WCD938X_HPH_NEW_INT_PA_MISC2            (0x3138)\n#define WCD938X_HPH_NEW_INT_PA_RDAC_MISC        (0x3139)\n#define WCD938X_HPH_NEW_INT_HPH_TIMER1          (0x313A)\n#define WCD938X_AUTOCHOP_TIMER_EN\t\tBIT(1)\n#define WCD938X_HPH_NEW_INT_HPH_TIMER2          (0x313B)\n#define WCD938X_HPH_NEW_INT_HPH_TIMER3          (0x313C)\n#define WCD938X_HPH_NEW_INT_HPH_TIMER4          (0x313D)\n#define WCD938X_HPH_NEW_INT_PA_RDAC_MISC2       (0x313E)\n#define WCD938X_HPH_NEW_INT_PA_RDAC_MISC3       (0x313F)\n#define WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_L_NEW  (0x3140)\n#define WCD938X_HPH_NEW_INT_RDAC_HD2_CTL_R_NEW  (0x3141)\n#define WCD938X_RX_NEW_INT_HPH_RDAC_BIAS_LOHIFI (0x3145)\n#define WCD938X_RX_NEW_INT_HPH_RDAC_BIAS_ULP    (0x3146)\n#define WCD938X_RX_NEW_INT_HPH_RDAC_LDO_LP      (0x3147)\n#define WCD938X_MBHC_NEW_INT_MOISTURE_DET_DC_CTRL  (0x31AF)\n#define WCD938X_MBHC_NEW_INT_MOISTURE_DET_POLLING_CTRL (0x31B0)\n#define WCD938X_MOISTURE_EN_POLLING_MASK\tBIT(2)\n#define WCD938X_MBHC_NEW_INT_MECH_DET_CURRENT   (0x31B1)\n#define WCD938X_HSDET_PULLUP_C_MASK\t\tGENMASK(4, 0)\n#define WCD938X_MBHC_NEW_INT_SPARE_2            (0x31B2)\n#define WCD938X_EAR_INT_NEW_EAR_CHOPPER_CON     (0x31B7)\n#define WCD938X_EAR_INT_NEW_CNP_VCM_CON1        (0x31B8)\n#define WCD938X_EAR_INT_NEW_CNP_VCM_CON2        (0x31B9)\n#define WCD938X_EAR_INT_NEW_EAR_DYNAMIC_BIAS    (0x31BA)\n#define WCD938X_AUX_INT_EN_REG                  (0x31BD)\n#define WCD938X_AUX_INT_PA_CTRL                 (0x31BE)\n#define WCD938X_AUX_INT_SP_CTRL                 (0x31BF)\n#define WCD938X_AUX_INT_DAC_CTRL                (0x31C0)\n#define WCD938X_AUX_INT_CLK_CTRL                (0x31C1)\n#define WCD938X_AUX_INT_TEST_CTRL               (0x31C2)\n#define WCD938X_AUX_INT_STATUS_REG              (0x31C3)\n#define WCD938X_AUX_INT_MISC                    (0x31C4)\n#define WCD938X_LDORXTX_INT_BIAS                (0x31C5)\n#define WCD938X_LDORXTX_INT_STB_LOADS_DTEST     (0x31C6)\n#define WCD938X_LDORXTX_INT_TEST0               (0x31C7)\n#define WCD938X_LDORXTX_INT_STARTUP_TIMER       (0x31C8)\n#define WCD938X_LDORXTX_INT_TEST1               (0x31C9)\n#define WCD938X_LDORXTX_INT_STATUS              (0x31CA)\n#define WCD938X_SLEEP_INT_WATCHDOG_CTL_1        (0x31D0)\n#define WCD938X_SLEEP_INT_WATCHDOG_CTL_2        (0x31D1)\n#define WCD938X_DIE_CRACK_INT_DIE_CRK_DET_INT1  (0x31D3)\n#define WCD938X_DIE_CRACK_INT_DIE_CRK_DET_INT2  (0x31D4)\n#define WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_L2  (0x31D5)\n#define WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_L1  (0x31D6)\n#define WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_L0  (0x31D7)\n#define WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_ULP1P2M\t(0x31D8)\n#define WCD938X_TX_COM_NEW_INT_TXFE_DIVSTOP_ULP0P6M\t(0x31D9)\n#define WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG1_L2L1\t(0x31DA)\n#define WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG1_L0       (0x31DB)\n#define WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG1_ULP      (0x31DC)\n#define WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_L2L1 (0x31DD)\n#define WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_L0   (0x31DE)\n#define WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2MAIN_ULP  (0x31DF)\n#define WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2CASC_L2L1L0 (0x31E0)\n#define WCD938X_TX_COM_NEW_INT_TXFE_ICTRL_STG2CASC_ULP\t(0x31E1)\n#define WCD938X_TX_COM_NEW_INT_TXADC_SCBIAS_L2L1\t(0x31E2)\n#define WCD938X_TX_COM_NEW_INT_TXADC_SCBIAS_L0ULP\t(0x31E3)\n#define WCD938X_TX_COM_NEW_INT_TXADC_INT_L2     (0x31E4)\n#define WCD938X_TX_COM_NEW_INT_TXADC_INT_L1     (0x31E5)\n#define WCD938X_TX_COM_NEW_INT_TXADC_INT_L0     (0x31E6)\n#define WCD938X_TX_COM_NEW_INT_TXADC_INT_ULP    (0x31E7)\n#define WCD938X_DIGITAL_PAGE_REGISTER           (0x3400)\n#define WCD938X_DIGITAL_CHIP_ID0                (0x3401)\n#define WCD938X_DIGITAL_CHIP_ID1                (0x3402)\n#define WCD938X_DIGITAL_CHIP_ID2                (0x3403)\n#define WCD938X_DIGITAL_CHIP_ID3                (0x3404)\n#define WCD938X_DIGITAL_SWR_TX_CLK_RATE         (0x3405)\n#define WCD938X_DIGITAL_CDC_RST_CTL             (0x3406)\n#define WCD938X_DIGITAL_TOP_CLK_CFG             (0x3407)\n#define WCD938X_DIGITAL_CDC_ANA_CLK_CTL         (0x3408)\n#define WCD938X_ANA_RX_CLK_EN_MASK\t\tBIT(0)\n#define WCD938X_ANA_RX_DIV2_CLK_EN_MASK\t\tBIT(1)\n#define WCD938X_ANA_RX_DIV4_CLK_EN_MASK\t\tBIT(2)\n#define WCD938X_ANA_TX_CLK_EN_MASK\t\tBIT(3)\n#define WCD938X_ANA_TX_DIV2_CLK_EN_MASK\t\tBIT(4)\n#define WCD938X_ANA_TX_DIV4_CLK_EN_MASK\t\tBIT(5)\n#define WCD938X_DIGITAL_CDC_DIG_CLK_CTL         (0x3409)\n#define WCD938X_TXD3_CLK_EN_MASK\t\tBIT(7)\n#define WCD938X_TXD2_CLK_EN_MASK\t\tBIT(6)\n#define WCD938X_TXD1_CLK_EN_MASK\t\tBIT(5)\n#define WCD938X_TXD0_CLK_EN_MASK\t\tBIT(4)\n#define WCD938X_TX_CLK_EN_MASK\t\t\tGENMASK(7, 4)\n#define WCD938X_RXD2_CLK_EN_MASK\t\tBIT(2)\n#define WCD938X_RXD1_CLK_EN_MASK\t\tBIT(1)\n#define WCD938X_RXD0_CLK_EN_MASK\t\tBIT(0)\n#define WCD938X_DIGITAL_SWR_RST_EN              (0x340A)\n#define WCD938X_DIGITAL_CDC_PATH_MODE           (0x340B)\n#define WCD938X_DIGITAL_CDC_RX_RST              (0x340C)\n#define WCD938X_DIGITAL_CDC_RX0_CTL             (0x340D)\n#define WCD938X_DEM_DITHER_ENABLE_MASK\t\tBIT(6)\n#define WCD938X_DIGITAL_CDC_RX1_CTL             (0x340E)\n#define WCD938X_DIGITAL_CDC_RX2_CTL             (0x340F)\n#define WCD938X_DIGITAL_CDC_TX_ANA_MODE_0_1     (0x3410)\n#define WCD938X_TXD0_MODE_MASK\t\t\tGENMASK(3, 0)\n#define WCD938X_TXD1_MODE_MASK\t\t\tGENMASK(7, 4)\n#define WCD938X_DIGITAL_CDC_TX_ANA_MODE_2_3     (0x3411)\n#define WCD938X_TXD2_MODE_MASK\t\t\tGENMASK(3, 0)\n#define WCD938X_TXD3_MODE_MASK\t\t\tGENMASK(7, 4)\n#define WCD938X_DIGITAL_CDC_COMP_CTL_0          (0x3414)\n#define WCD938X_HPHR_COMP_EN_MASK\t\tBIT(0)\n#define WCD938X_HPHL_COMP_EN_MASK\t\tBIT(1)\n#define WCD938X_DIGITAL_CDC_ANA_TX_CLK_CTL      (0x3417)\n#define WCD938X_TX_SC_CLK_EN_MASK\t\tBIT(0)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A1_0        (0x3418)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A1_1        (0x3419)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A2_0        (0x341A)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A2_1        (0x341B)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A3_0        (0x341C)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A3_1        (0x341D)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A4_0        (0x341E)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A4_1        (0x341F)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A5_0        (0x3420)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A5_1        (0x3421)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A6_0        (0x3422)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_A7_0        (0x3423)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_C_0         (0x3424)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_C_1         (0x3425)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_C_2         (0x3426)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_C_3         (0x3427)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_R1          (0x3428)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_R2          (0x3429)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_R3          (0x342A)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_R4          (0x342B)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_R5          (0x342C)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_R6          (0x342D)\n#define WCD938X_DIGITAL_CDC_HPH_DSM_R7          (0x342E)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A1_0        (0x342F)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A1_1        (0x3430)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A2_0        (0x3431)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A2_1        (0x3432)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A3_0        (0x3433)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A3_1        (0x3434)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A4_0        (0x3435)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A4_1        (0x3436)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A5_0        (0x3437)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A5_1        (0x3438)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A6_0        (0x3439)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_A7_0        (0x343A)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_C_0         (0x343B)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_C_1         (0x343C)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_C_2         (0x343D)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_C_3         (0x343E)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_R1          (0x343F)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_R2          (0x3440)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_R3          (0x3441)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_R4          (0x3442)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_R5          (0x3443)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_R6          (0x3444)\n#define WCD938X_DIGITAL_CDC_AUX_DSM_R7          (0x3445)\n#define WCD938X_DIGITAL_CDC_HPH_GAIN_RX_0       (0x3446)\n#define WCD938X_DIGITAL_CDC_HPH_GAIN_RX_1       (0x3447)\n#define WCD938X_DIGITAL_CDC_HPH_GAIN_DSD_0      (0x3448)\n#define WCD938X_DIGITAL_CDC_HPH_GAIN_DSD_1      (0x3449)\n#define WCD938X_DIGITAL_CDC_HPH_GAIN_DSD_2      (0x344A)\n#define WCD938X_DIGITAL_CDC_AUX_GAIN_DSD_0      (0x344B)\n#define WCD938X_DIGITAL_CDC_AUX_GAIN_DSD_1      (0x344C)\n#define WCD938X_DIGITAL_CDC_AUX_GAIN_DSD_2      (0x344D)\n#define WCD938X_DIGITAL_CDC_HPH_GAIN_CTL        (0x344E)\n#define WCD938X_HPHL_RX_EN_MASK\t\t\tBIT(2)\n#define WCD938X_HPHR_RX_EN_MASK\t\t\tBIT(3)\n#define WCD938X_DIGITAL_CDC_AUX_GAIN_CTL        (0x344F)\n#define WCD938X_AUX_EN_MASK\t\t\tBIT(0)\n#define WCD938X_DIGITAL_CDC_EAR_PATH_CTL        (0x3450)\n#define WCD938X_DIGITAL_CDC_SWR_CLH             (0x3451)\n#define WCD938X_DIGITAL_SWR_CLH_BYP             (0x3452)\n#define WCD938X_DIGITAL_CDC_TX0_CTL             (0x3453)\n#define WCD938X_DIGITAL_CDC_TX1_CTL             (0x3454)\n#define WCD938X_DIGITAL_CDC_TX2_CTL             (0x3455)\n#define WCD938X_DIGITAL_CDC_TX_RST              (0x3456)\n#define WCD938X_DIGITAL_CDC_REQ_CTL             (0x3457)\n#define WCD938X_FS_RATE_4P8_MASK\t\tBIT(1)\n#define WCD938X_NO_NOTCH_MASK\t\t\tBIT(0)\n#define WCD938X_DIGITAL_CDC_RST                 (0x3458)\n#define WCD938X_DIGITAL_CDC_AMIC_CTL            (0x345A)\n#define WCD938X_AMIC1_IN_SEL_DMIC\t\t0\n#define WCD938X_AMIC1_IN_SEL_AMIC\t\t0\n#define WCD938X_AMIC1_IN_SEL_MASK\t\tBIT(0)\n#define WCD938X_AMIC3_IN_SEL_MASK\t\tBIT(1)\n#define WCD938X_AMIC4_IN_SEL_MASK\t\tBIT(2)\n#define WCD938X_AMIC5_IN_SEL_MASK\t\tBIT(3)\n#define WCD938X_DIGITAL_CDC_DMIC_CTL            (0x345B)\n#define WCD938X_DMIC_CLK_SCALING_EN_MASK\tGENMASK(2, 1)\n#define WCD938X_DIGITAL_CDC_DMIC1_CTL           (0x345C)\n#define WCD938X_DMIC_CLK_EN_MASK\t\tBIT(3)\n#define WCD938X_DIGITAL_CDC_DMIC2_CTL           (0x345D)\n#define WCD938X_DIGITAL_CDC_DMIC3_CTL           (0x345E)\n#define WCD938X_DIGITAL_CDC_DMIC4_CTL           (0x345F)\n#define WCD938X_DIGITAL_EFUSE_PRG_CTL           (0x3460)\n#define WCD938X_DIGITAL_EFUSE_CTL               (0x3461)\n#define WCD938X_DIGITAL_CDC_DMIC_RATE_1_2       (0x3462)\n#define WCD938X_DIGITAL_CDC_DMIC_RATE_3_4       (0x3463)\n#define WCD938X_DMIC1_RATE_MASK\t\t\tGENMASK(3, 0)\n#define WCD938X_DMIC2_RATE_MASK\t\t\tGENMASK(7, 4)\n#define WCD938X_DMIC3_RATE_MASK\t\t\tGENMASK(3, 0)\n#define WCD938X_DMIC4_RATE_MASK\t\t\tGENMASK(7, 4)\n#define WCD938X_DMIC4_RATE_2P4MHZ\t\t3\n\n#define WCD938X_DIGITAL_PDM_WD_CTL0             (0x3465)\n#define WCD938X_PDM_WD_EN_MASK\t\t\tGENMASK(2, 0)\n#define WCD938X_DIGITAL_PDM_WD_CTL1             (0x3466)\n#define WCD938X_DIGITAL_PDM_WD_CTL2             (0x3467)\n#define WCD938X_AUX_PDM_WD_EN_MASK\t\t\tGENMASK(2, 0)\n#define WCD938X_DIGITAL_INTR_MODE               (0x346A)\n#define WCD938X_DIGITAL_INTR_MASK_0             (0x346B)\n#define WCD938X_DIGITAL_INTR_MASK_1             (0x346C)\n#define WCD938X_DIGITAL_INTR_MASK_2             (0x346D)\n#define WCD938X_DIGITAL_INTR_STATUS_0           (0x346E)\n#define WCD938X_DIGITAL_INTR_STATUS_1           (0x346F)\n#define WCD938X_DIGITAL_INTR_STATUS_2           (0x3470)\n#define WCD938X_DIGITAL_INTR_CLEAR_0            (0x3471)\n#define WCD938X_DIGITAL_INTR_CLEAR_1            (0x3472)\n#define WCD938X_DIGITAL_INTR_CLEAR_2            (0x3473)\n#define WCD938X_DIGITAL_INTR_LEVEL_0            (0x3474)\n#define WCD938X_DIGITAL_INTR_LEVEL_1            (0x3475)\n#define WCD938X_DIGITAL_INTR_LEVEL_2            (0x3476)\n#define WCD938X_DIGITAL_INTR_SET_0              (0x3477)\n#define WCD938X_DIGITAL_INTR_SET_1              (0x3478)\n#define WCD938X_DIGITAL_INTR_SET_2              (0x3479)\n#define WCD938X_DIGITAL_INTR_TEST_0             (0x347A)\n#define WCD938X_DIGITAL_INTR_TEST_1             (0x347B)\n#define WCD938X_DIGITAL_INTR_TEST_2             (0x347C)\n#define WCD938X_DIGITAL_TX_MODE_DBG_EN          (0x347F)\n#define WCD938X_DIGITAL_TX_MODE_DBG_0_1         (0x3480)\n#define WCD938X_DIGITAL_TX_MODE_DBG_2_3         (0x3481)\n#define WCD938X_DIGITAL_LB_IN_SEL_CTL           (0x3482)\n#define WCD938X_DIGITAL_LOOP_BACK_MODE          (0x3483)\n#define WCD938X_DIGITAL_SWR_DAC_TEST            (0x3484)\n#define WCD938X_DIGITAL_SWR_HM_TEST_RX_0        (0x3485)\n#define WCD938X_DIGITAL_SWR_HM_TEST_TX_0        (0x3486)\n#define WCD938X_DIGITAL_SWR_HM_TEST_RX_1        (0x3487)\n#define WCD938X_DIGITAL_SWR_HM_TEST_TX_1        (0x3488)\n#define WCD938X_DIGITAL_SWR_HM_TEST_TX_2        (0x3489)\n#define WCD938X_DIGITAL_SWR_HM_TEST_0           (0x348A)\n#define WCD938X_DIGITAL_SWR_HM_TEST_1           (0x348B)\n#define WCD938X_DIGITAL_PAD_CTL_SWR_0           (0x348C)\n#define WCD938X_DIGITAL_PAD_CTL_SWR_1           (0x348D)\n#define WCD938X_DIGITAL_I2C_CTL                 (0x348E)\n#define WCD938X_DIGITAL_CDC_TX_TANGGU_SW_MODE   (0x348F)\n#define WCD938X_DIGITAL_EFUSE_TEST_CTL_0        (0x3490)\n#define WCD938X_DIGITAL_EFUSE_TEST_CTL_1        (0x3491)\n#define WCD938X_DIGITAL_EFUSE_T_DATA_0          (0x3492)\n#define WCD938X_DIGITAL_EFUSE_T_DATA_1          (0x3493)\n#define WCD938X_DIGITAL_PAD_CTL_PDM_RX0         (0x3494)\n#define WCD938X_DIGITAL_PAD_CTL_PDM_RX1         (0x3495)\n#define WCD938X_DIGITAL_PAD_CTL_PDM_TX0         (0x3496)\n#define WCD938X_DIGITAL_PAD_CTL_PDM_TX1         (0x3497)\n#define WCD938X_DIGITAL_PAD_CTL_PDM_TX2         (0x3498)\n#define WCD938X_DIGITAL_PAD_INP_DIS_0           (0x3499)\n#define WCD938X_DIGITAL_PAD_INP_DIS_1           (0x349A)\n#define WCD938X_DIGITAL_DRIVE_STRENGTH_0        (0x349B)\n#define WCD938X_DIGITAL_DRIVE_STRENGTH_1        (0x349C)\n#define WCD938X_DIGITAL_DRIVE_STRENGTH_2        (0x349D)\n#define WCD938X_DIGITAL_RX_DATA_EDGE_CTL        (0x349E)\n#define WCD938X_DIGITAL_TX_DATA_EDGE_CTL        (0x349F)\n#define WCD938X_DIGITAL_GPIO_MODE               (0x34A0)\n#define WCD938X_DIGITAL_PIN_CTL_OE              (0x34A1)\n#define WCD938X_DIGITAL_PIN_CTL_DATA_0          (0x34A2)\n#define WCD938X_DIGITAL_PIN_CTL_DATA_1          (0x34A3)\n#define WCD938X_DIGITAL_PIN_STATUS_0            (0x34A4)\n#define WCD938X_DIGITAL_PIN_STATUS_1            (0x34A5)\n#define WCD938X_DIGITAL_DIG_DEBUG_CTL           (0x34A6)\n#define WCD938X_DIGITAL_DIG_DEBUG_EN            (0x34A7)\n#define WCD938X_DIGITAL_ANA_CSR_DBG_ADD         (0x34A8)\n#define WCD938X_DIGITAL_ANA_CSR_DBG_CTL         (0x34A9)\n#define WCD938X_DIGITAL_SSP_DBG                 (0x34AA)\n#define WCD938X_DIGITAL_MODE_STATUS_0           (0x34AB)\n#define WCD938X_DIGITAL_MODE_STATUS_1           (0x34AC)\n#define WCD938X_DIGITAL_SPARE_0                 (0x34AD)\n#define WCD938X_DIGITAL_SPARE_1                 (0x34AE)\n#define WCD938X_DIGITAL_SPARE_2                 (0x34AF)\n#define WCD938X_DIGITAL_EFUSE_REG_0             (0x34B0)\n#define WCD938X_ID_MASK\t\t\t\tGENMASK(4, 1)\n#define WCD938X_DIGITAL_EFUSE_REG_1             (0x34B1)\n#define WCD938X_DIGITAL_EFUSE_REG_2             (0x34B2)\n#define WCD938X_DIGITAL_EFUSE_REG_3             (0x34B3)\n#define WCD938X_DIGITAL_EFUSE_REG_4             (0x34B4)\n#define WCD938X_DIGITAL_EFUSE_REG_5             (0x34B5)\n#define WCD938X_DIGITAL_EFUSE_REG_6             (0x34B6)\n#define WCD938X_DIGITAL_EFUSE_REG_7             (0x34B7)\n#define WCD938X_DIGITAL_EFUSE_REG_8             (0x34B8)\n#define WCD938X_DIGITAL_EFUSE_REG_9             (0x34B9)\n#define WCD938X_DIGITAL_EFUSE_REG_10            (0x34BA)\n#define WCD938X_DIGITAL_EFUSE_REG_11            (0x34BB)\n#define WCD938X_DIGITAL_EFUSE_REG_12            (0x34BC)\n#define WCD938X_DIGITAL_EFUSE_REG_13            (0x34BD)\n#define WCD938X_DIGITAL_EFUSE_REG_14            (0x34BE)\n#define WCD938X_DIGITAL_EFUSE_REG_15            (0x34BF)\n#define WCD938X_DIGITAL_EFUSE_REG_16            (0x34C0)\n#define WCD938X_DIGITAL_EFUSE_REG_17            (0x34C1)\n#define WCD938X_DIGITAL_EFUSE_REG_18            (0x34C2)\n#define WCD938X_DIGITAL_EFUSE_REG_19            (0x34C3)\n#define WCD938X_DIGITAL_EFUSE_REG_20            (0x34C4)\n#define WCD938X_DIGITAL_EFUSE_REG_21            (0x34C5)\n#define WCD938X_DIGITAL_EFUSE_REG_22            (0x34C6)\n#define WCD938X_DIGITAL_EFUSE_REG_23            (0x34C7)\n#define WCD938X_DIGITAL_EFUSE_REG_24            (0x34C8)\n#define WCD938X_DIGITAL_EFUSE_REG_25            (0x34C9)\n#define WCD938X_DIGITAL_EFUSE_REG_26            (0x34CA)\n#define WCD938X_DIGITAL_EFUSE_REG_27            (0x34CB)\n#define WCD938X_DIGITAL_EFUSE_REG_28            (0x34CC)\n#define WCD938X_DIGITAL_EFUSE_REG_29            (0x34CD)\n#define WCD938X_DIGITAL_EFUSE_REG_30            (0x34CE)\n#define WCD938X_DIGITAL_EFUSE_REG_31            (0x34CF)\n#define WCD938X_DIGITAL_TX_REQ_FB_CTL_0         (0x34D0)\n#define WCD938X_DIGITAL_TX_REQ_FB_CTL_1         (0x34D1)\n#define WCD938X_DIGITAL_TX_REQ_FB_CTL_2         (0x34D2)\n#define WCD938X_DIGITAL_TX_REQ_FB_CTL_3         (0x34D3)\n#define WCD938X_DIGITAL_TX_REQ_FB_CTL_4         (0x34D4)\n#define WCD938X_DIGITAL_DEM_BYPASS_DATA0        (0x34D5)\n#define WCD938X_DIGITAL_DEM_BYPASS_DATA1        (0x34D6)\n#define WCD938X_DIGITAL_DEM_BYPASS_DATA2        (0x34D7)\n#define WCD938X_DIGITAL_DEM_BYPASS_DATA3        (0x34D8)\n#define WCD938X_MAX_REGISTER\t\t\t(WCD938X_DIGITAL_DEM_BYPASS_DATA3)\n\n#define WCD938X_MAX_SWR_PORTS\t5\n#define WCD938X_MAX_TX_SWR_PORTS 4\n#define WCD938X_MAX_SWR_CH_IDS\t15\n\nstruct wcd938x_sdw_ch_info {\n\tint port_num;\n\tunsigned int ch_mask;\n};\n\n#define WCD_SDW_CH(id, pn, cmask)\t\\\n\t[id] = {\t\t\t\\\n\t\t.port_num = pn,\t\t\\\n\t\t.ch_mask = cmask,\t\\\n\t}\n\nenum wcd938x_tx_sdw_ports {\n\tWCD938X_ADC_1_2_PORT = 1,\n\tWCD938X_ADC_3_4_PORT,\n\t \n\tWCD938X_DMIC_0_3_MBHC_PORT,\n\tWCD938X_DMIC_4_7_PORT,\n};\n\nenum wcd938x_tx_sdw_channels {\n\tWCD938X_ADC1,\n\tWCD938X_ADC2,\n\tWCD938X_ADC3,\n\tWCD938X_ADC4,\n\tWCD938X_DMIC0,\n\tWCD938X_DMIC1,\n\tWCD938X_MBHC,\n\tWCD938X_DMIC2,\n\tWCD938X_DMIC3,\n\tWCD938X_DMIC4,\n\tWCD938X_DMIC5,\n\tWCD938X_DMIC6,\n\tWCD938X_DMIC7,\n};\n\nenum wcd938x_rx_sdw_ports {\n\tWCD938X_HPH_PORT = 1,\n\tWCD938X_CLSH_PORT,\n\tWCD938X_COMP_PORT,\n\tWCD938X_LO_PORT,\n\tWCD938X_DSD_PORT,\n};\n\nenum wcd938x_rx_sdw_channels {\n\tWCD938X_HPH_L,\n\tWCD938X_HPH_R,\n\tWCD938X_CLSH,\n\tWCD938X_COMP_L,\n\tWCD938X_COMP_R,\n\tWCD938X_LO,\n\tWCD938X_DSD_R,\n\tWCD938X_DSD_L,\n};\nenum {\n\tWCD938X_SDW_DIR_RX,\n\tWCD938X_SDW_DIR_TX,\n};\n\nstruct wcd938x_priv;\nstruct wcd938x_sdw_priv {\n\tstruct sdw_slave *sdev;\n\tstruct sdw_stream_config sconfig;\n\tstruct sdw_stream_runtime *sruntime;\n\tstruct sdw_port_config port_config[WCD938X_MAX_SWR_PORTS];\n\tstruct wcd938x_sdw_ch_info *ch_info;\n\tbool port_enable[WCD938X_MAX_SWR_CH_IDS];\n\tint active_ports;\n\tint num_ports;\n\tbool is_tx;\n\tstruct wcd938x_priv *wcd938x;\n\tstruct irq_domain *slave_irq;\n\tstruct regmap *regmap;\n};\n\n#if IS_ENABLED(CONFIG_SND_SOC_WCD938X_SDW)\nint wcd938x_sdw_free(struct wcd938x_sdw_priv *wcd,\n\t\t     struct snd_pcm_substream *substream,\n\t\t     struct snd_soc_dai *dai);\nint wcd938x_sdw_set_sdw_stream(struct wcd938x_sdw_priv *wcd,\n\t\t\t       struct snd_soc_dai *dai,\n\t\t\t       void *stream, int direction);\nint wcd938x_sdw_hw_params(struct wcd938x_sdw_priv *wcd,\n\t\t\t  struct snd_pcm_substream *substream,\n\t\t\t  struct snd_pcm_hw_params *params,\n\t\t\t  struct snd_soc_dai *dai);\n\nstruct device *wcd938x_sdw_device_get(struct device_node *np);\nint wcd938x_swr_get_current_bank(struct sdw_slave *sdev);\n\n#else\n\nstatic inline int wcd938x_sdw_free(struct wcd938x_sdw_priv *wcd,\n\t\t     struct snd_pcm_substream *substream,\n\t\t     struct snd_soc_dai *dai)\n{\n\treturn -EOPNOTSUPP;\n}\n\nstatic inline int wcd938x_sdw_set_sdw_stream(struct wcd938x_sdw_priv *wcd,\n\t\t\t       struct snd_soc_dai *dai,\n\t\t\t       void *stream, int direction)\n{\n\treturn -EOPNOTSUPP;\n}\n\nstatic inline int wcd938x_sdw_hw_params(struct wcd938x_sdw_priv *wcd,\n\t\t\t  struct snd_pcm_substream *substream,\n\t\t\t  struct snd_pcm_hw_params *params,\n\t\t\t  struct snd_soc_dai *dai)\n{\n\treturn -EOPNOTSUPP;\n}\n\nstatic inline struct device *wcd938x_sdw_device_get(struct device_node *np)\n{\n\treturn NULL;\n}\n\nstatic inline int wcd938x_swr_get_current_bank(struct sdw_slave *sdev)\n{\n\treturn 0;\n}\n#endif  \n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}