$date
	Fri Oct 22 20:48:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFF $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var reg 1 * Q $end
$upscope $end
$scope module NAND $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOR $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Y $end
$upscope $end
$scope module NOT $end
$var wire 1 1 A $end
$var wire 1 2 Y $end
$upscope $end
$scope module genClock $end
$var wire 1 3 clk $end
$var wire 1 4 reset $end
$var reg 1 5 clk_2f $end
$var reg 1 6 clk_4f $end
$var reg 1 7 clk_f $end
$upscope $end
$scope module phy_rx $end
$var wire 1 8 clk $end
$var wire 1 9 clk_2f $end
$var wire 1 : clk_4f $end
$var wire 1 ; clk_f $end
$var wire 1 < in_data_serie_0 $end
$var wire 1 = in_data_serie_1 $end
$var wire 1 > reset $end
$var wire 1 ? valid $end
$var wire 1 @ validOut $end
$var wire 1 A valid3 $end
$var wire 1 B valid2 $end
$var wire 1 C valid1 $end
$var wire 1 D valid0 $end
$var wire 32 E therTo1 [31:0] $end
$var wire 32 F therTo0 [31:0] $end
$var wire 32 G dataOut [31:0] $end
$var wire 8 H ateBit1 [7:0] $end
$var wire 8 I ateBit0 [7:0] $end
$scope module conv8_32_0 $end
$var wire 1 : clk_4f $end
$var wire 1 ; clk_f $end
$var wire 1 > reset $end
$var wire 8 J in_data8 [7:0] $end
$var wire 1 D in8 $end
$var reg 3 K counter [2:0] $end
$var reg 1 L fv $end
$var reg 8 M memory_0 [7:0] $end
$var reg 16 N memory_1 [15:0] $end
$var reg 24 O memory_2 [23:0] $end
$var reg 32 P memory_3 [31:0] $end
$var reg 32 Q memory_4 [31:0] $end
$var reg 32 R memory_5 [31:0] $end
$var reg 1 S new_fv $end
$var reg 1 B out32 $end
$var reg 32 T out_data32 [31:0] $end
$upscope $end
$scope module conv8_32_1 $end
$var wire 1 : clk_4f $end
$var wire 1 ; clk_f $end
$var wire 1 > reset $end
$var wire 8 U in_data8 [7:0] $end
$var wire 1 C in8 $end
$var reg 3 V counter [2:0] $end
$var reg 1 W fv $end
$var reg 8 X memory_0 [7:0] $end
$var reg 16 Y memory_1 [15:0] $end
$var reg 24 Z memory_2 [23:0] $end
$var reg 32 [ memory_3 [31:0] $end
$var reg 32 \ memory_4 [31:0] $end
$var reg 32 ] memory_5 [31:0] $end
$var reg 1 ^ new_fv $end
$var reg 1 A out32 $end
$var reg 32 _ out_data32 [31:0] $end
$upscope $end
$scope module s_p_0 $end
$var wire 1 8 clk $end
$var wire 1 ; clk_f $end
$var wire 1 < data_serial_in $end
$var wire 1 > reset $end
$var reg 8 ` BC_counter [7:0] $end
$var reg 1 a active $end
$var reg 3 b counter [2:0] $end
$var reg 8 c data_bus [7:0] $end
$var reg 8 d ff_data_bus [7:0] $end
$var reg 1 e ff_data_in $end
$var reg 8 f parallel_data [7:0] $end
$var reg 1 D valid_out $end
$upscope $end
$scope module s_p_1 $end
$var wire 1 8 clk $end
$var wire 1 ; clk_f $end
$var wire 1 = data_serial_in $end
$var wire 1 > reset $end
$var reg 8 g BC_counter [7:0] $end
$var reg 1 h active $end
$var reg 3 i counter [2:0] $end
$var reg 8 j data_bus [7:0] $end
$var reg 8 k ff_data_bus [7:0] $end
$var reg 1 l ff_data_in $end
$var reg 8 m parallel_data [7:0] $end
$var reg 1 C valid_out $end
$upscope $end
$scope module unstripe_rx $end
$var wire 1 9 clk_2f $end
$var wire 32 n ulane0 [31:0] $end
$var wire 32 o ulane1 [31:0] $end
$var wire 1 > ureset $end
$var wire 1 B uvalid0 $end
$var wire 1 A uvalid1 $end
$var reg 32 p dataOut [31:0] $end
$var reg 32 q salidaMux [31:0] $end
$var reg 2 r selector [1:0] $end
$var reg 1 s valid $end
$var reg 1 @ validOut $end
$upscope $end
$upscope $end
$scope module tester_rx $end
$var reg 1 t D_0 $end
$var reg 1 u D_1 $end
$var reg 1 v clk $end
$var reg 1 w enable $end
$var reg 1 x reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1x
0w
0v
xu
xt
xs
bx r
bx q
bx p
b0 o
b0 n
bx m
zl
bx k
bx j
bx i
0h
bx g
bx f
ze
bx d
bx c
bx b
0a
bx `
b0 _
0^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
0W
b0 V
bx U
b0 T
0S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
0L
b0 K
bx J
bx I
bx H
bx G
b0 F
b0 E
0D
0C
0B
0A
x@
z?
z>
z=
z<
z;
z:
z9
z8
x7
x6
x5
z4
z3
z2
z1
x0
z/
z.
x-
z,
z+
x*
z)
z(
z'
z&
x%
z$
z#
z"
z!
$end
#1000
1w
1v
#2000
0v
#3000
0u
1t
0x
1v
#4000
0v
#5000
1u
0t
1v
#6000
0v
#7000
0u
1t
1v
#8000
0v
#9000
1v
#10000
0v
#11000
1v
#12000
0v
#13000
1u
0t
1v
#14000
0v
#15000
1v
#16000
0v
#17000
0u
1t
1v
#18000
0v
#19000
1v
#20000
0v
#21000
1u
0t
1v
#22000
0v
#23000
1t
1v
#24000
0v
#25000
0u
0t
1v
#26000
0v
#27000
1u
1t
1v
#28000
0v
#29000
1v
#30000
0v
#31000
1v
#32000
0v
#33000
1v
#34000
0v
#35000
0u
0t
1v
#36000
0v
#37000
1v
#38000
0v
#39000
1u
1t
1v
#40000
0v
#41000
0u
0t
1v
#42000
0v
#43000
1u
1t
1v
#44000
0v
#45000
1v
#46000
0v
#47000
1v
#48000
0v
#49000
1v
#50000
0v
#51000
0u
0t
1v
#52000
0v
#53000
1v
#54000
0v
#55000
1u
1t
1v
#56000
0v
#57000
0u
0t
1v
#58000
0v
#59000
1u
1t
1v
#60000
0v
#61000
1v
#62000
0v
#63000
1v
#64000
0v
#65000
1v
#66000
0v
#67000
0u
0t
1v
#68000
0v
#69000
1v
#70000
0v
#71000
1u
1t
1v
#72000
0v
#73000
0u
0t
1v
#74000
0v
#75000
1u
1t
1v
#76000
0v
#77000
1v
#78000
0v
#79000
1v
#80000
0v
#81000
1v
#82000
0v
#83000
0u
0t
1v
#84000
0v
#85000
1v
#86000
0v
#87000
1u
1v
#88000
0v
#89000
1v
#90000
0v
#91000
1t
1v
#92000
0v
#93000
1v
#94000
0v
#95000
0u
1v
#96000
0v
#97000
1u
0t
1v
#98000
0v
#99000
0u
1v
#100000
0v
#101000
1u
1t
1v
#102000
0v
#103000
0u
0t
1v
#104000
0v
#105000
1u
1t
1v
#106000
0v
#107000
1v
#108000
0v
#109000
1v
#110000
0v
#111000
1v
#112000
0v
#113000
0u
0t
1v
#114000
0v
#115000
1v
#116000
0v
#117000
1u
1t
1v
#118000
0v
#119000
0u
0t
1v
#120000
0v
#121000
1u
1t
1v
#122000
0v
#123000
1v
#124000
0v
#125000
1v
#126000
0v
#127000
1v
#128000
0v
#129000
0u
0t
1v
#130000
0v
#131000
1v
#132000
0v
#133000
1u
1t
1v
#134000
0v
#135000
0u
0t
1v
#136000
0v
#137000
1u
1t
1v
#138000
0v
#139000
1v
#140000
0v
#141000
1v
#142000
0v
#143000
1v
#144000
0v
#145000
0u
0t
1v
#146000
0v
#147000
1v
#148000
0v
#149000
1u
1t
1v
#150000
0v
#151000
0u
0t
1v
#152000
0v
#153000
1u
1t
1v
#154000
0v
#155000
1v
#156000
0v
#157000
1v
#158000
0v
#159000
1v
#160000
0v
#161000
0u
0t
1v
#162000
0v
#163000
1v
#164000
0v
#165000
1u
1v
#166000
0v
#167000
0u
1v
#168000
0v
#169000
1u
1t
1v
#170000
0v
#171000
0u
0t
1v
#172000
0v
#173000
1u
1t
1v
#174000
0v
#175000
0u
0t
1v
#176000
0v
#177000
1u
1t
1v
#178000
0v
#179000
0u
0t
1v
#180000
0v
#181000
1u
1t
1v
#182000
0v
#183000
0u
0t
1v
#184000
0v
#185000
1u
1t
1v
#186000
0v
#187000
0u
0t
1v
#188000
0v
#189000
1u
1t
1v
#190000
0v
#191000
0u
0t
1v
#192000
0v
#193000
1u
1t
1v
#194000
0v
#195000
0u
0t
1v
#196000
0v
#197000
1u
1t
1v
#198000
0v
#199000
0u
0t
1v
#200000
0v
#201000
1u
1t
1v
#202000
0v
#203000
0u
0t
1v
#204000
0v
#205000
1u
1t
1v
#206000
0v
#207000
0u
0t
1v
#208000
0v
#209000
1u
1t
1v
#210000
0v
#211000
0u
0t
1v
#212000
0v
#213000
1u
1t
1v
#214000
0v
#215000
0u
0t
1v
#216000
0v
#217000
1u
1t
1v
#218000
0v
#219000
0u
0t
1v
#220000
0v
#221000
1u
1t
1v
#222000
0v
#223000
0u
0t
1v
#224000
0v
#225000
1u
1t
1v
#226000
0v
#227000
1v
#228000
0v
#229000
1v
#230000
0v
#231000
1v
#232000
0v
#233000
1v
#234000
0v
#235000
1v
#236000
0v
#237000
1v
#238000
0v
#239000
1v
