0.6
2018.3
Dec  7 2018
00:33:28
E:/Archlab/lab06/lab06.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sim_1/new/Top_tb.v,1685371586,verilog,,,,Top_tb,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab03/lab03.srcs/sources_1/new/ALU.v,1685458834,verilog,,E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab03/lab03.srcs/sources_1/new/ALUCtr.v,,ALU,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab03/lab03.srcs/sources_1/new/ALUCtr.v,1685458831,verilog,,E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab03/lab03.srcs/sources_1/new/Ctr.v,,ALUCtr,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab03/lab03.srcs/sources_1/new/Ctr.v,1685459493,verilog,,E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab04/lab04.srcs/sources_1/new/Registers.v,,Ctr,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab04/lab04.srcs/sources_1/new/Registers.v,1685497742,verilog,,E:/Archlab/lab06/lab06.srcs/sources_1/new/Top.v,,Registers,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab04/lab04.srcs/sources_1/new/dataMemory.v,1685493910,verilog,,E:/Archlab/lab06/lab06.srcs/sources_1/new/forwardingUnit.v,,dataMemory,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab04/lab04.srcs/sources_1/new/signext.v,1684245172,verilog,,E:/Archlab/lab06/lab06.srcs/sim_1/new/Top_tb.v,,signext,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/new/instMemory.v,1685492467,verilog,,E:/Archlab/lab06/lab06.srcs/sources_1/new/predictor.v,,instMemory,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sources_1/new/Top.v,1685497444,verilog,,E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab04/lab04.srcs/sources_1/new/dataMemory.v,,Top,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sources_1/new/forwardingUnit.v,1685433156,verilog,,E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/new/instMemory.v,,forwardingUnit,,,,,,,,
E:/Archlab/lab06/lab06.srcs/sources_1/new/predictor.v,1685460553,verilog,,E:/Archlab/lab06/lab06.srcs/sources_1/imports/sources_1/imports/Archlab/lab04/lab04.srcs/sources_1/new/signext.v,,predictor,,,,,,,,
