-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pqcrystals_dilithium_27 is
port (
    ap_ready : OUT STD_LOGIC;
    a0 : IN STD_LOGIC_VECTOR (31 downto 0);
    a1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of pqcrystals_dilithium_27 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_17401 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010111010000000001";
    constant ap_const_lv32_7E6C01 : STD_LOGIC_VECTOR (31 downto 0) := "00000000011111100110110000000001";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal icmp_ln69_2_fu_38_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln69_3_fu_44_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln69_1_fu_32_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln69_fu_50_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln69_fu_56_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln69_fu_26_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln69_1_fu_62_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin



    and_ln69_fu_50_p2 <= (icmp_ln69_3_fu_44_p2 and icmp_ln69_2_fu_38_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= (or_ln69_1_fu_62_p2 xor ap_const_lv1_1);
    icmp_ln69_1_fu_32_p2 <= "1" when (signed(a0) > signed(ap_const_lv32_7E6C01)) else "0";
    icmp_ln69_2_fu_38_p2 <= "1" when (a0 = ap_const_lv32_7E6C01) else "0";
    icmp_ln69_3_fu_44_p2 <= "1" when (a1 = ap_const_lv32_0) else "0";
    icmp_ln69_fu_26_p2 <= "1" when (signed(a0) < signed(ap_const_lv32_17401)) else "0";
    or_ln69_1_fu_62_p2 <= (or_ln69_fu_56_p2 or icmp_ln69_fu_26_p2);
    or_ln69_fu_56_p2 <= (icmp_ln69_1_fu_32_p2 or and_ln69_fu_50_p2);
end behav;
