Analysis & Synthesis report for Top
Fri Aug 30 18:11:18 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |top|Grafico:b2v_inst7|EstadoAtual
 10. State Machine - |top|Gamepad:b2v_inst4|EstadoAtual
 11. State Machine - |top|Robo:b2v_inst2|Estado_Atual
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: Map:b2v_inst
 19. Parameter Settings for User Entity Instance: Robo:b2v_inst2
 20. Parameter Settings for User Entity Instance: PLL:b2v_inst3|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: Gamepad:b2v_inst4
 22. Parameter Settings for User Entity Instance: Grafico:b2v_inst7
 23. altpll Parameter Settings by Entity Instance
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 30 18:11:18 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; Top                                            ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,999                                          ;
;     Total combinational functions  ; 3,962                                          ;
;     Dedicated logic registers      ; 235                                            ;
; Total registers                    ; 235                                            ;
; Total pins                         ; 47                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; Top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; ../Modelsim/map.v                ; yes             ; User Verilog HDL File        ; C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v          ;         ;
; top.v                            ; yes             ; User Verilog HDL File        ; C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v           ;         ;
; grafico.v                        ; yes             ; User Verilog HDL File        ; C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v       ;         ;
; vga.v                            ; yes             ; User Verilog HDL File        ; C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v           ;         ;
; robo.v                           ; yes             ; User Verilog HDL File        ; C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/robo.v          ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/PLL.v           ;         ;
; gamepad.v                        ; yes             ; User Verilog HDL File        ; C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/gamepad.v       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/db/pll_altpll.v ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimated Total logic elements              ; 3,999                                  ;
;                                             ;                                        ;
; Total combinational functions               ; 3962                                   ;
; Logic element usage by number of LUT inputs ;                                        ;
;     -- 4 input functions                    ; 3174                                   ;
;     -- 3 input functions                    ; 562                                    ;
;     -- <=2 input functions                  ; 226                                    ;
;                                             ;                                        ;
; Logic elements by mode                      ;                                        ;
;     -- normal mode                          ; 3908                                   ;
;     -- arithmetic mode                      ; 54                                     ;
;                                             ;                                        ;
; Total registers                             ; 235                                    ;
;     -- Dedicated logic registers            ; 235                                    ;
;     -- I/O registers                        ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 47                                     ;
;                                             ;                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                      ;
;                                             ;                                        ;
; Total PLLs                                  ; 1                                      ;
;     -- PLLs                                 ; 1                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; Grafico:b2v_inst7|DeslocamentoLinha[3] ;
; Maximum fan-out                             ; 613                                    ;
; Total fan-out                               ; 15585                                  ;
; Average fan-out                             ; 3.63                                   ;
+---------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Entity Name ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-------------+--------------+
; |top                                 ; 3962 (1)            ; 235 (0)                   ; 0           ; 0            ; 0       ; 0         ; 47   ; 0            ; |top                                                                 ; top         ; work         ;
;    |Gamepad:b2v_inst4|               ; 56 (56)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Gamepad:b2v_inst4                                               ; Gamepad     ; work         ;
;    |Grafico:b2v_inst7|               ; 3595 (3595)         ; 106 (106)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Grafico:b2v_inst7                                               ; Grafico     ; work         ;
;    |Map:b2v_inst|                    ; 246 (246)           ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Map:b2v_inst                                                    ; Map         ; work         ;
;    |PLL:b2v_inst3|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL:b2v_inst3                                                   ; PLL         ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL:b2v_inst3|altpll:altpll_component                           ; altpll      ; work         ;
;          |PLL_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL:b2v_inst3|altpll:altpll_component|PLL_altpll:auto_generated ; PLL_altpll  ; work         ;
;    |Robo:b2v_inst2|                  ; 24 (24)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Robo:b2v_inst2                                                  ; Robo        ; work         ;
;    |VGA:b2v_inst6|                   ; 40 (40)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VGA:b2v_inst6                                                   ; VGA         ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; ALTPLL       ; 23.1    ; N/A          ; N/A          ; |top|PLL:b2v_inst3 ; PLL.v           ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|Grafico:b2v_inst7|EstadoAtual                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+----------------------------------------+-----------------------------------------+--------------------------+------------------------+------------------------+----------------------+--------------------------+------------------------+--------------------------+------------------------+--------------------------+------------------------+--------------------------------+------------------------------+-----------------------+-----------------------------+------------------------------+------------------+
; Name                                    ; EstadoAtual.FILEIRA_FINAL_LADO_DIREITO ; EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; EstadoAtual.MERGE_CURSOR ; EstadoAtual.LER_CURSOR ; EstadoAtual.MERGE_ROBO ; EstadoAtual.LER_ROBO ; EstadoAtual.MERGE_LIXO_3 ; EstadoAtual.LER_LIXO_3 ; EstadoAtual.MERGE_LIXO_2 ; EstadoAtual.LER_LIXO_2 ; EstadoAtual.MERGE_LIXO_1 ; EstadoAtual.LER_LIXO_1 ; EstadoAtual.MERGE_CELULA_PRETA ; EstadoAtual.LER_CELULA_PRETA ; EstadoAtual.LER_FUNDO ; EstadoAtual.AGUARDAR_COLUNA ; EstadoAtual.LER_FILEIRA_MAPA ; EstadoAtual.IDLE ;
+-----------------------------------------+----------------------------------------+-----------------------------------------+--------------------------+------------------------+------------------------+----------------------+--------------------------+------------------------+--------------------------+------------------------+--------------------------+------------------------+--------------------------------+------------------------------+-----------------------+-----------------------------+------------------------------+------------------+
; EstadoAtual.IDLE                        ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 0                ;
; EstadoAtual.LER_FILEIRA_MAPA            ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 1                            ; 1                ;
; EstadoAtual.AGUARDAR_COLUNA             ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 1                           ; 0                            ; 1                ;
; EstadoAtual.LER_FUNDO                   ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 1                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.LER_CELULA_PRETA            ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 1                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.MERGE_CELULA_PRETA          ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 1                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.LER_LIXO_1                  ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 1                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.MERGE_LIXO_1                ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 1                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.LER_LIXO_2                  ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 1                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.MERGE_LIXO_2                ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 1                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.LER_LIXO_3                  ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 1                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.MERGE_LIXO_3                ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 1                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.LER_ROBO                    ; 0                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 1                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.MERGE_ROBO                  ; 0                                      ; 0                                       ; 0                        ; 0                      ; 1                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.LER_CURSOR                  ; 0                                      ; 0                                       ; 0                        ; 1                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.MERGE_CURSOR                ; 0                                      ; 0                                       ; 1                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; 0                                      ; 1                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
; EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; 1                                      ; 0                                       ; 0                        ; 0                      ; 0                      ; 0                    ; 0                        ; 0                      ; 0                        ; 0                      ; 0                        ; 0                      ; 0                              ; 0                            ; 0                     ; 0                           ; 0                            ; 1                ;
+-----------------------------------------+----------------------------------------+-----------------------------------------+--------------------------+------------------------+------------------------+----------------------+--------------------------+------------------------+--------------------------+------------------------+--------------------------+------------------------+--------------------------------+------------------------------+-----------------------+-----------------------------+------------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|Gamepad:b2v_inst4|EstadoAtual                                                                                                                                                                                                    ;
+-------------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------------+----------------------+
; Name                          ; EstadoAtual.ESTADO_6 ; EstadoAtual.ESTADO_5 ; EstadoAtual.ESTADO_4 ; EstadoAtual.ESTADO_3 ; EstadoAtual.ESTADO_2 ; EstadoAtual.ESTADO_1 ; EstadoAtual.ESTADO_0 ; EstadoAtual.AGUARDAR_ATIVACAO ; EstadoAtual.ESTADO_7 ;
+-------------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------------+----------------------+
; EstadoAtual.AGUARDAR_ATIVACAO ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                             ; 0                    ;
; EstadoAtual.ESTADO_0          ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                             ; 0                    ;
; EstadoAtual.ESTADO_1          ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                             ; 0                    ;
; EstadoAtual.ESTADO_2          ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                             ; 0                    ;
; EstadoAtual.ESTADO_3          ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                             ; 0                    ;
; EstadoAtual.ESTADO_4          ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                             ; 0                    ;
; EstadoAtual.ESTADO_5          ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                             ; 0                    ;
; EstadoAtual.ESTADO_6          ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                             ; 0                    ;
; EstadoAtual.ESTADO_7          ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                             ; 1                    ;
+-------------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|Robo:b2v_inst2|Estado_Atual                                                                                                                                                    ;
+--------------------------------+----------------------+------------------------+------------------------------+--------------------------------+---------------------------+------------------------+
; Name                           ; Estado_Atual.Standby ; Estado_Atual.Removendo ; Estado_Atual.Procurando_Muro ; Estado_Atual.Acompanhando_Muro ; Estado_Atual.Rotacionando ; Estado_Atual.Iniciando ;
+--------------------------------+----------------------+------------------------+------------------------------+--------------------------------+---------------------------+------------------------+
; Estado_Atual.Iniciando         ; 0                    ; 0                      ; 0                            ; 0                              ; 0                         ; 0                      ;
; Estado_Atual.Rotacionando      ; 0                    ; 0                      ; 0                            ; 0                              ; 1                         ; 1                      ;
; Estado_Atual.Acompanhando_Muro ; 0                    ; 0                      ; 0                            ; 1                              ; 0                         ; 1                      ;
; Estado_Atual.Procurando_Muro   ; 0                    ; 0                      ; 1                            ; 0                              ; 0                         ; 1                      ;
; Estado_Atual.Removendo         ; 0                    ; 1                      ; 0                            ; 0                              ; 0                         ; 1                      ;
; Estado_Atual.Standby           ; 1                    ; 0                      ; 0                            ; 0                              ; 0                         ; 1                      ;
+--------------------------------+----------------------+------------------------+------------------------------+--------------------------------+---------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                       ;
+------------------------------------------------------+-----------------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                                       ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------------------------------------------+------------------------+
; Grafico:b2v_inst7|VetorPixels[10][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[9][0]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[8][0]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[11][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[5][0]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[6][0]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[4][0]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[7][0]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[2][0]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[1][0]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[0][0]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[3][0]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[13][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[14][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[12][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[15][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[22][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[26][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[18][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[30][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[25][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[21][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[17][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[29][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[20][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[24][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[16][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[28][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[27][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[23][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[19][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[31][0]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[6][1]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[5][1]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[4][1]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[7][1]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[9][1]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[10][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[8][1]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[11][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[1][1]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[2][1]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[0][1]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[3][1]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[14][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[13][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[12][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[15][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[21][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[25][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[17][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[29][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[26][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[22][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[18][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[30][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[24][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[20][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[16][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[28][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[23][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[27][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[19][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[31][1]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[10][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[9][2]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[8][2]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[11][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[5][2]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[6][2]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[4][2]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[7][2]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[2][2]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[1][2]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[0][2]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[3][2]                  ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[13][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[14][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[12][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[15][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_ESQUERDO ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[22][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[26][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[18][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[30][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[25][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[21][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[17][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[29][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[20][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[24][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[16][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[28][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[27][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[23][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[19][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|VetorPixels[31][2]                 ; Grafico:b2v_inst7|EstadoAtual.FILEIRA_FINAL_LADO_DIREITO  ; yes                    ;
; Grafico:b2v_inst7|ColunaMapa[0]                      ; Grafico:b2v_inst7|EstadoAtual.AGUARDAR_COLUNA             ; yes                    ;
; Grafico:b2v_inst7|ColunaMapa[2]                      ; Grafico:b2v_inst7|EstadoAtual.AGUARDAR_COLUNA             ; yes                    ;
; Grafico:b2v_inst7|ColunaMapa[1]                      ; Grafico:b2v_inst7|EstadoAtual.AGUARDAR_COLUNA             ; yes                    ;
; Grafico:b2v_inst7|ColunaMapa[4]                      ; Grafico:b2v_inst7|EstadoAtual.AGUARDAR_COLUNA             ; yes                    ;
; Number of user-specified and inferred latches = 149  ;                                                           ;                        ;
+------------------------------------------------------+-----------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                     ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Map:b2v_inst|ColunasSprites[22..24]                                                      ; Stuck at GND due to stuck port data_in                 ;
; Map:b2v_inst|ColunasSprites[21]                                                          ; Stuck at VCC due to stuck port data_in                 ;
; Map:b2v_inst|ColunasSprites[17..20]                                                      ; Stuck at GND due to stuck port data_in                 ;
; Map:b2v_inst|ColunasSprites[15,16]                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Map:b2v_inst|ColunasSprites[13,14]                                                       ; Stuck at GND due to stuck port data_in                 ;
; Map:b2v_inst|ColunasSprites[12]                                                          ; Stuck at VCC due to stuck port data_in                 ;
; Map:b2v_inst|ColunasSprites[10,11]                                                       ; Stuck at GND due to stuck port data_in                 ;
; Map:b2v_inst|LinhaLixo1[1,2]                                                             ; Stuck at VCC due to stuck port data_in                 ;
; Map:b2v_inst|LinhaLixo2[1,2]                                                             ; Stuck at VCC due to stuck port data_in                 ;
; Map:b2v_inst|LinhaLixo3[1,2]                                                             ; Stuck at VCC due to stuck port data_in                 ;
; Map:b2v_inst|LinhasSprites[9,10,13,14,17,18]                                             ; Stuck at VCC due to stuck port data_in                 ;
; Map:b2v_inst|v_sync_Primeiro_FlipFLop                                                    ; Merged with Gamepad:b2v_inst4|v_sync_Primeiro_FlipFLop ;
; Gamepad:b2v_inst4|v_sync_Segundo_FlipFLop                                                ; Merged with Map:b2v_inst|v_sync_Segundo_FlipFLop       ;
; Map:b2v_inst|LinhaLixo3[3]                                                               ; Merged with Map:b2v_inst|LinhaLixo3[0]                 ;
; Map:b2v_inst|LinhaLixo2[3]                                                               ; Merged with Map:b2v_inst|LinhaLixo2[0]                 ;
; Map:b2v_inst|LinhaLixo1[3]                                                               ; Merged with Map:b2v_inst|LinhaLixo1[0]                 ;
; Grafico:b2v_inst7|FileiraMapaTemp[1,4,7,13,16,19,22,25,28,31,34,37,40,43,46,49,52,55,58] ; Merged with Grafico:b2v_inst7|FileiraMapaTemp[10]      ;
; Grafico:b2v_inst7|FileiraMapaTemp[6,9,15]                                                ; Merged with Grafico:b2v_inst7|FileiraMapaTemp[12]      ;
; Grafico:b2v_inst7|FileiraMapaTemp[5,8,14]                                                ; Merged with Grafico:b2v_inst7|FileiraMapaTemp[11]      ;
; Map:b2v_inst|LinhasSprites[19]                                                           ; Merged with Map:b2v_inst|LinhasSprites[16]             ;
; Map:b2v_inst|LinhasSprites[15]                                                           ; Merged with Map:b2v_inst|LinhasSprites[12]             ;
; Map:b2v_inst|LinhasSprites[8]                                                            ; Merged with Map:b2v_inst|LinhasSprites[11]             ;
; Grafico:b2v_inst7|FileiraMapaTemp[36]                                                    ; Merged with Grafico:b2v_inst7|FileiraMapaTemp[33]      ;
; Grafico:b2v_inst7|FileiraMapaTemp[35]                                                    ; Merged with Grafico:b2v_inst7|FileiraMapaTemp[32]      ;
; Grafico:b2v_inst7|FileiraMapaTemp[60]                                                    ; Merged with Grafico:b2v_inst7|FileiraMapaTemp[57]      ;
; Grafico:b2v_inst7|FileiraMapaTemp[59]                                                    ; Merged with Grafico:b2v_inst7|FileiraMapaTemp[56]      ;
; Grafico:b2v_inst7|FileiraMapaTemp[10]                                                    ; Stuck at VCC due to stuck port data_in                 ;
; Grafico:b2v_inst7|EstadoAtual~2                                                          ; Lost fanout                                            ;
; Grafico:b2v_inst7|EstadoAtual~3                                                          ; Lost fanout                                            ;
; Grafico:b2v_inst7|EstadoAtual~4                                                          ; Lost fanout                                            ;
; Grafico:b2v_inst7|EstadoAtual~5                                                          ; Lost fanout                                            ;
; Grafico:b2v_inst7|EstadoAtual~6                                                          ; Lost fanout                                            ;
; Gamepad:b2v_inst4|EstadoAtual~2                                                          ; Lost fanout                                            ;
; Gamepad:b2v_inst4|EstadoAtual~3                                                          ; Lost fanout                                            ;
; Gamepad:b2v_inst4|EstadoAtual~4                                                          ; Lost fanout                                            ;
; Robo:b2v_inst2|Estado_Atual~4                                                            ; Lost fanout                                            ;
; Robo:b2v_inst2|Estado_Atual~5                                                            ; Lost fanout                                            ;
; Robo:b2v_inst2|Estado_Atual~6                                                            ; Lost fanout                                            ;
; Robo:b2v_inst2|Estado_Atual.Standby                                                      ; Lost fanout                                            ;
; Total Number of Removed Registers = 77                                                   ;                                                        ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+----------------------------+---------------------------+----------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------+---------------------------+----------------------------------------+
; Map:b2v_inst|LinhaLixo1[2] ; Stuck at VCC              ; Map:b2v_inst|LinhasSprites[18]         ;
;                            ; due to stuck port data_in ;                                        ;
; Map:b2v_inst|LinhaLixo1[1] ; Stuck at VCC              ; Map:b2v_inst|LinhasSprites[17]         ;
;                            ; due to stuck port data_in ;                                        ;
; Map:b2v_inst|LinhaLixo2[2] ; Stuck at VCC              ; Map:b2v_inst|LinhasSprites[14]         ;
;                            ; due to stuck port data_in ;                                        ;
; Map:b2v_inst|LinhaLixo2[1] ; Stuck at VCC              ; Map:b2v_inst|LinhasSprites[13]         ;
;                            ; due to stuck port data_in ;                                        ;
; Map:b2v_inst|LinhaLixo3[2] ; Stuck at VCC              ; Map:b2v_inst|LinhasSprites[10]         ;
;                            ; due to stuck port data_in ;                                        ;
; Map:b2v_inst|LinhaLixo3[1] ; Stuck at VCC              ; Map:b2v_inst|LinhasSprites[9]          ;
;                            ; due to stuck port data_in ;                                        ;
+----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 235   ;
; Number of registers using Synchronous Clear  ; 55    ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 43    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 122   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Map:b2v_inst|LinhaCursor[3]            ; 4       ;
; Map:b2v_inst|LinhaRobo[0]              ; 36      ;
; Map:b2v_inst|LinhaRobo[3]              ; 20      ;
; Map:b2v_inst|LinhaCelulaPreta[0]       ; 2       ;
; Map:b2v_inst|LinhaCelulaPreta[3]       ; 2       ;
; Map:b2v_inst|HabilitaNovaLeitura       ; 5       ;
; Map:b2v_inst|LinhaCursor[0]            ; 5       ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|Map:b2v_inst|ColunaRobo[4]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|Map:b2v_inst|LinhaRobo[1]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|VGA:b2v_inst6|Coluna[8]                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|VGA:b2v_inst6|Linha[2]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|Map:b2v_inst|ContadorFrames[4]           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|DeslocamentoLinha[4]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|Map:b2v_inst|LinhaCursor[2]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|Map:b2v_inst|ColunaCursor[4]             ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[39] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[36] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[33] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[31] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[27] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[26] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[23] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[19] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[17] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[13] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[10] ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[8]  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top|Map:b2v_inst|barrier_counter[3]          ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[46] ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[44] ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[4]  ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraPixelsFinal[0]  ;
; 13:1               ; 26 bits   ; 208 LEs       ; 182 LEs              ; 26 LEs                 ; Yes        ; |top|Grafico:b2v_inst7|FileiraMapaTemp[48]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|Map:b2v_inst|LinhaRobo[3]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|Map:b2v_inst|LinhaCursor[0]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|Grafico:b2v_inst7|EstadoAtual            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |top|Grafico:b2v_inst7|FileiraMapaTemp        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|Map:b2v_inst|Mux117                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|Grafico:b2v_inst7|Mux866                 ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|Map:b2v_inst|Mux108                      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|Map:b2v_inst|Mux9                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|Map:b2v_inst|Mux75                       ;
; 32:1               ; 3 bits    ; 63 LEs        ; 63 LEs               ; 0 LEs                  ; No         ; |top|Grafico:b2v_inst7|Mux0                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|Grafico:b2v_inst7|Mux866                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|Grafico:b2v_inst7|Selector64             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|Grafico:b2v_inst7|Selector79             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |top|Grafico:b2v_inst7|Selector66             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 30 LEs               ; -6 LEs                 ; No         ; |top|Grafico:b2v_inst7|Selector71             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 18 LEs               ; -3 LEs                 ; No         ; |top|Grafico:b2v_inst7|Selector97             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 24 LEs               ; -4 LEs                 ; No         ; |top|Grafico:b2v_inst7|Selector76             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|Grafico:b2v_inst7|LinhaMapa[1]           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|Grafico:b2v_inst7|Selector98             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|Grafico:b2v_inst7|Selector85             ;
; 10:1               ; 9 bits    ; 54 LEs        ; 63 LEs               ; -9 LEs                 ; No         ; |top|Grafico:b2v_inst7|Selector72             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Map:b2v_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WALL           ; 000   ; Unsigned Binary                  ;
; PATH           ; 001   ; Unsigned Binary                  ;
; LIXO1          ; 010   ; Unsigned Binary                  ;
; LIXO2          ; 011   ; Unsigned Binary                  ;
; LIXO3          ; 100   ; Unsigned Binary                  ;
; NULL           ; 101   ; Unsigned Binary                  ;
; BLACK          ; 111   ; Unsigned Binary                  ;
; NORTH          ; 00    ; Unsigned Binary                  ;
; WEST           ; 01    ; Unsigned Binary                  ;
; SOUTH          ; 10    ; Unsigned Binary                  ;
; EAST           ; 11    ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Robo:b2v_inst2 ;
+-------------------+-------+---------------------------------+
; Parameter Name    ; Value ; Type                            ;
+-------------------+-------+---------------------------------+
; WIDTH             ; 3     ; Signed Integer                  ;
; Procurando_Muro   ; 0     ; Signed Integer                  ;
; Rotacionando      ; 1     ; Signed Integer                  ;
; Acompanhando_Muro ; 2     ; Signed Integer                  ;
; Iniciando         ; 3     ; Signed Integer                  ;
; Removendo         ; 4     ; Signed Integer                  ;
; Standby           ; 5     ; Signed Integer                  ;
+-------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:b2v_inst3|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------------+
; Parameter Name                ; Value                 ; Type                       ;
+-------------------------------+-----------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                    ;
; PLL_TYPE                      ; AUTO                  ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                    ;
; LOCK_HIGH                     ; 1                     ; Untyped                    ;
; LOCK_LOW                      ; 1                     ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                    ;
; SKIP_VCO                      ; OFF                   ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                    ;
; BANDWIDTH                     ; 0                     ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                    ;
; DOWN_SPREAD                   ; 0                     ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                    ;
; DPA_DIVIDER                   ; 0                     ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                    ;
; VCO_MIN                       ; 0                     ; Untyped                    ;
; VCO_MAX                       ; 0                     ; Untyped                    ;
; VCO_CENTER                    ; 0                     ; Untyped                    ;
; PFD_MIN                       ; 0                     ; Untyped                    ;
; PFD_MAX                       ; 0                     ; Untyped                    ;
; M_INITIAL                     ; 0                     ; Untyped                    ;
; M                             ; 0                     ; Untyped                    ;
; N                             ; 1                     ; Untyped                    ;
; M2                            ; 1                     ; Untyped                    ;
; N2                            ; 1                     ; Untyped                    ;
; SS                            ; 1                     ; Untyped                    ;
; C0_HIGH                       ; 0                     ; Untyped                    ;
; C1_HIGH                       ; 0                     ; Untyped                    ;
; C2_HIGH                       ; 0                     ; Untyped                    ;
; C3_HIGH                       ; 0                     ; Untyped                    ;
; C4_HIGH                       ; 0                     ; Untyped                    ;
; C5_HIGH                       ; 0                     ; Untyped                    ;
; C6_HIGH                       ; 0                     ; Untyped                    ;
; C7_HIGH                       ; 0                     ; Untyped                    ;
; C8_HIGH                       ; 0                     ; Untyped                    ;
; C9_HIGH                       ; 0                     ; Untyped                    ;
; C0_LOW                        ; 0                     ; Untyped                    ;
; C1_LOW                        ; 0                     ; Untyped                    ;
; C2_LOW                        ; 0                     ; Untyped                    ;
; C3_LOW                        ; 0                     ; Untyped                    ;
; C4_LOW                        ; 0                     ; Untyped                    ;
; C5_LOW                        ; 0                     ; Untyped                    ;
; C6_LOW                        ; 0                     ; Untyped                    ;
; C7_LOW                        ; 0                     ; Untyped                    ;
; C8_LOW                        ; 0                     ; Untyped                    ;
; C9_LOW                        ; 0                     ; Untyped                    ;
; C0_INITIAL                    ; 0                     ; Untyped                    ;
; C1_INITIAL                    ; 0                     ; Untyped                    ;
; C2_INITIAL                    ; 0                     ; Untyped                    ;
; C3_INITIAL                    ; 0                     ; Untyped                    ;
; C4_INITIAL                    ; 0                     ; Untyped                    ;
; C5_INITIAL                    ; 0                     ; Untyped                    ;
; C6_INITIAL                    ; 0                     ; Untyped                    ;
; C7_INITIAL                    ; 0                     ; Untyped                    ;
; C8_INITIAL                    ; 0                     ; Untyped                    ;
; C9_INITIAL                    ; 0                     ; Untyped                    ;
; C0_MODE                       ; BYPASS                ; Untyped                    ;
; C1_MODE                       ; BYPASS                ; Untyped                    ;
; C2_MODE                       ; BYPASS                ; Untyped                    ;
; C3_MODE                       ; BYPASS                ; Untyped                    ;
; C4_MODE                       ; BYPASS                ; Untyped                    ;
; C5_MODE                       ; BYPASS                ; Untyped                    ;
; C6_MODE                       ; BYPASS                ; Untyped                    ;
; C7_MODE                       ; BYPASS                ; Untyped                    ;
; C8_MODE                       ; BYPASS                ; Untyped                    ;
; C9_MODE                       ; BYPASS                ; Untyped                    ;
; C0_PH                         ; 0                     ; Untyped                    ;
; C1_PH                         ; 0                     ; Untyped                    ;
; C2_PH                         ; 0                     ; Untyped                    ;
; C3_PH                         ; 0                     ; Untyped                    ;
; C4_PH                         ; 0                     ; Untyped                    ;
; C5_PH                         ; 0                     ; Untyped                    ;
; C6_PH                         ; 0                     ; Untyped                    ;
; C7_PH                         ; 0                     ; Untyped                    ;
; C8_PH                         ; 0                     ; Untyped                    ;
; C9_PH                         ; 0                     ; Untyped                    ;
; L0_HIGH                       ; 1                     ; Untyped                    ;
; L1_HIGH                       ; 1                     ; Untyped                    ;
; G0_HIGH                       ; 1                     ; Untyped                    ;
; G1_HIGH                       ; 1                     ; Untyped                    ;
; G2_HIGH                       ; 1                     ; Untyped                    ;
; G3_HIGH                       ; 1                     ; Untyped                    ;
; E0_HIGH                       ; 1                     ; Untyped                    ;
; E1_HIGH                       ; 1                     ; Untyped                    ;
; E2_HIGH                       ; 1                     ; Untyped                    ;
; E3_HIGH                       ; 1                     ; Untyped                    ;
; L0_LOW                        ; 1                     ; Untyped                    ;
; L1_LOW                        ; 1                     ; Untyped                    ;
; G0_LOW                        ; 1                     ; Untyped                    ;
; G1_LOW                        ; 1                     ; Untyped                    ;
; G2_LOW                        ; 1                     ; Untyped                    ;
; G3_LOW                        ; 1                     ; Untyped                    ;
; E0_LOW                        ; 1                     ; Untyped                    ;
; E1_LOW                        ; 1                     ; Untyped                    ;
; E2_LOW                        ; 1                     ; Untyped                    ;
; E3_LOW                        ; 1                     ; Untyped                    ;
; L0_INITIAL                    ; 1                     ; Untyped                    ;
; L1_INITIAL                    ; 1                     ; Untyped                    ;
; G0_INITIAL                    ; 1                     ; Untyped                    ;
; G1_INITIAL                    ; 1                     ; Untyped                    ;
; G2_INITIAL                    ; 1                     ; Untyped                    ;
; G3_INITIAL                    ; 1                     ; Untyped                    ;
; E0_INITIAL                    ; 1                     ; Untyped                    ;
; E1_INITIAL                    ; 1                     ; Untyped                    ;
; E2_INITIAL                    ; 1                     ; Untyped                    ;
; E3_INITIAL                    ; 1                     ; Untyped                    ;
; L0_MODE                       ; BYPASS                ; Untyped                    ;
; L1_MODE                       ; BYPASS                ; Untyped                    ;
; G0_MODE                       ; BYPASS                ; Untyped                    ;
; G1_MODE                       ; BYPASS                ; Untyped                    ;
; G2_MODE                       ; BYPASS                ; Untyped                    ;
; G3_MODE                       ; BYPASS                ; Untyped                    ;
; E0_MODE                       ; BYPASS                ; Untyped                    ;
; E1_MODE                       ; BYPASS                ; Untyped                    ;
; E2_MODE                       ; BYPASS                ; Untyped                    ;
; E3_MODE                       ; BYPASS                ; Untyped                    ;
; L0_PH                         ; 0                     ; Untyped                    ;
; L1_PH                         ; 0                     ; Untyped                    ;
; G0_PH                         ; 0                     ; Untyped                    ;
; G1_PH                         ; 0                     ; Untyped                    ;
; G2_PH                         ; 0                     ; Untyped                    ;
; G3_PH                         ; 0                     ; Untyped                    ;
; E0_PH                         ; 0                     ; Untyped                    ;
; E1_PH                         ; 0                     ; Untyped                    ;
; E2_PH                         ; 0                     ; Untyped                    ;
; E3_PH                         ; 0                     ; Untyped                    ;
; M_PH                          ; 0                     ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                    ;
; CLK0_COUNTER                  ; G0                    ; Untyped                    ;
; CLK1_COUNTER                  ; G0                    ; Untyped                    ;
; CLK2_COUNTER                  ; G0                    ; Untyped                    ;
; CLK3_COUNTER                  ; G0                    ; Untyped                    ;
; CLK4_COUNTER                  ; G0                    ; Untyped                    ;
; CLK5_COUNTER                  ; G0                    ; Untyped                    ;
; CLK6_COUNTER                  ; E0                    ; Untyped                    ;
; CLK7_COUNTER                  ; E1                    ; Untyped                    ;
; CLK8_COUNTER                  ; E2                    ; Untyped                    ;
; CLK9_COUNTER                  ; E3                    ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                    ;
; M_TIME_DELAY                  ; 0                     ; Untyped                    ;
; N_TIME_DELAY                  ; 0                     ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                    ;
; VCO_POST_SCALE                ; 0                     ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                    ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE             ;
+-------------------------------+-----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Gamepad:b2v_inst4 ;
+-------------------+-------+------------------------------------+
; Parameter Name    ; Value ; Type                               ;
+-------------------+-------+------------------------------------+
; AGUARDAR_ATIVACAO ; 0     ; Signed Integer                     ;
; ESTADO_0          ; 1     ; Signed Integer                     ;
; ESTADO_1          ; 2     ; Signed Integer                     ;
; ESTADO_2          ; 3     ; Signed Integer                     ;
; ESTADO_3          ; 4     ; Signed Integer                     ;
; ESTADO_4          ; 5     ; Signed Integer                     ;
; ESTADO_5          ; 6     ; Signed Integer                     ;
; ESTADO_6          ; 7     ; Signed Integer                     ;
; ESTADO_7          ; 8     ; Signed Integer                     ;
+-------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Grafico:b2v_inst7           ;
+-----------------------------+--------------------------+-----------------+
; Parameter Name              ; Value                    ; Type            ;
+-----------------------------+--------------------------+-----------------+
; IDLE                        ; 0                        ; Signed Integer  ;
; LER_FILEIRA_MAPA            ; 1                        ; Signed Integer  ;
; AGUARDAR_COLUNA             ; 2                        ; Signed Integer  ;
; LER_FUNDO                   ; 3                        ; Signed Integer  ;
; LER_CELULA_PRETA            ; 4                        ; Signed Integer  ;
; MERGE_CELULA_PRETA          ; 5                        ; Signed Integer  ;
; LER_LIXO_1                  ; 6                        ; Signed Integer  ;
; MERGE_LIXO_1                ; 7                        ; Signed Integer  ;
; LER_LIXO_2                  ; 8                        ; Signed Integer  ;
; MERGE_LIXO_2                ; 9                        ; Signed Integer  ;
; LER_LIXO_3                  ; 10                       ; Signed Integer  ;
; MERGE_LIXO_3                ; 11                       ; Signed Integer  ;
; LER_ROBO                    ; 12                       ; Signed Integer  ;
; MERGE_ROBO                  ; 13                       ; Signed Integer  ;
; LER_CURSOR                  ; 14                       ; Signed Integer  ;
; MERGE_CURSOR                ; 15                       ; Signed Integer  ;
; FILEIRA_FINAL_LADO_ESQUERDO ; 16                       ; Signed Integer  ;
; FILEIRA_FINAL_LADO_DIREITO  ; 17                       ; Signed Integer  ;
; LINHA_MAPA_1                ; 235                      ; Signed Integer  ;
; LINHA_MAPA_2                ; 251                      ; Signed Integer  ;
; LINHA_MAPA_3                ; 267                      ; Signed Integer  ;
; LINHA_MAPA_4                ; 283                      ; Signed Integer  ;
; LINHA_MAPA_5                ; 299                      ; Signed Integer  ;
; LINHA_MAPA_6                ; 314                      ; Signed Integer  ;
; LINHA_MAPA_7                ; 329                      ; Signed Integer  ;
; LINHA_MAPA_8                ; 344                      ; Signed Integer  ;
; LINHA_MAPA_9                ; 360                      ; Signed Integer  ;
; LINHA_MAPA_10               ; 376                      ; Signed Integer  ;
; LINHA_INFERIOR              ; 314                      ; Signed Integer  ;
; COLUNA_MAPA_1               ; 364                      ; Signed Integer  ;
; COLUNA_MAPA_2               ; 380                      ; Signed Integer  ;
; COLUNA_MAPA_3               ; 396                      ; Signed Integer  ;
; COLUNA_MAPA_4               ; 412                      ; Signed Integer  ;
; COLUNA_MAPA_5               ; 428                      ; Signed Integer  ;
; COLUNA_MAPA_6               ; 444                      ; Signed Integer  ;
; COLUNA_MAPA_7               ; 460                      ; Signed Integer  ;
; COLUNA_MAPA_8               ; 476                      ; Signed Integer  ;
; COLUNA_MAPA_9               ; 492                      ; Signed Integer  ;
; COLUNA_MAPA_10              ; 508                      ; Signed Integer  ;
; COLUNA_MAPA_11              ; 524                      ; Signed Integer  ;
; COLUNA_MAPA_12              ; 540                      ; Signed Integer  ;
; COLUNA_MAPA_13              ; 556                      ; Signed Integer  ;
; COLUNA_MAPA_14              ; 572                      ; Signed Integer  ;
; COLUNA_MAPA_15              ; 588                      ; Signed Integer  ;
; COLUNA_MAPA_16              ; 604                      ; Signed Integer  ;
; COLUNA_MAPA_17              ; 620                      ; Signed Integer  ;
; COLUNA_MAPA_18              ; 636                      ; Signed Integer  ;
; COLUNA_MAPA_19              ; 652                      ; Signed Integer  ;
; COLUNA_MAPA_20              ; 668                      ; Signed Integer  ;
; COLUNA_DIREITA              ; 684                      ; Signed Integer  ;
; CODIGO_TRANSPARENTE         ; 000                      ; Unsigned Binary ;
; CODIGO_AZUL                 ; 001                      ; Unsigned Binary ;
; CODIGO_BRANCO               ; 010                      ; Unsigned Binary ;
; CODIGO_CIANO                ; 011                      ; Unsigned Binary ;
; CODIGO_LARANJA              ; 100                      ; Unsigned Binary ;
; CODIGO_PRETO                ; 101                      ; Unsigned Binary ;
; CODIGO_VERDE                ; 110                      ; Unsigned Binary ;
; CODIGO_VERMELHO             ; 111                      ; Unsigned Binary ;
; COR_TRANSPARENTE            ; 000000000000000000000000 ; Unsigned Binary ;
; COR_AZUL                    ; 000000000000000011111111 ; Unsigned Binary ;
; COR_BRANCO                  ; 111111111111111111111111 ; Unsigned Binary ;
; COR_CIANO                   ; 000000001111111111111111 ; Unsigned Binary ;
; COR_LARANJA                 ; 111111111010010100000000 ; Unsigned Binary ;
; COR_PRETO                   ; 000000000000000000000000 ; Unsigned Binary ;
; COR_VERDE                   ; 000000001111111100000000 ; Unsigned Binary ;
; COR_VERMELHO                ; 111111110000000000000000 ; Unsigned Binary ;
+-----------------------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL:b2v_inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 235                         ;
;     CLR               ; 18                          ;
;     ENA               ; 76                          ;
;     ENA CLR           ; 22                          ;
;     ENA CLR SLD       ; 3                           ;
;     ENA SCLR          ; 21                          ;
;     SCLR              ; 34                          ;
;     plain             ; 61                          ;
; cycloneiii_lcell_comb ; 3967                        ;
;     arith             ; 54                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 3913                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 143                         ;
;         3 data inputs ; 560                         ;
;         4 data inputs ; 3174                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 7.33                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Aug 30 18:10:43 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB_robot -c Top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/mathe/onedrive/documentos/verilog/labia-2024/modelsim/map.v
    Info (12023): Found entity 1: Map File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file grafico.v
    Info (12023): Found entity 1: Grafico File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: VGA File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file robo.v
    Info (12023): Found entity 1: Robo File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/robo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interface_top.bdf
    Info (12023): Found entity 1: interface_top
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file gamepad.v
    Info (12023): Found entity 1: Gamepad File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/gamepad.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "Map" for hierarchy "Map:b2v_inst" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v Line: 101
Warning (10036): Verilog HDL or VHDL warning at map.v(14): object "FileiraMapa" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at map.v(42): object "temp_LinhaLixo1" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 42
Warning (10036): Verilog HDL or VHDL warning at map.v(43): object "temp_LinhaLixo2" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at map.v(44): object "temp_LinhaLixo3" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at map.v(46): object "temp_ColunaLixo1" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at map.v(47): object "temp_ColunaLixo2" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at map.v(48): object "temp_ColunaLixo3" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at map.v(50): object "flag_lixo3" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at map.v(50): object "flag_lixo2" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at map.v(50): object "flag_lixo1" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 50
Info (10264): Verilog HDL Case Statement information at map.v(158): all case item expressions in this case statement are onehot File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 158
Warning (10240): Verilog HDL Always Construct warning at map.v(93): inferring latch(es) for variable "ColunaLixo1", which holds its previous value in one or more paths through the always construct File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at map.v(93): inferring latch(es) for variable "ColunaLixo2", which holds its previous value in one or more paths through the always construct File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at map.v(93): inferring latch(es) for variable "ColunaLixo3", which holds its previous value in one or more paths through the always construct File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Warning (10230): Verilog HDL assignment warning at map.v(250): truncated value with size 32 to match size of target (4) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 250
Warning (10230): Verilog HDL assignment warning at map.v(257): truncated value with size 32 to match size of target (4) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 257
Warning (10230): Verilog HDL assignment warning at map.v(264): truncated value with size 32 to match size of target (5) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 264
Warning (10230): Verilog HDL assignment warning at map.v(271): truncated value with size 32 to match size of target (5) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 271
Warning (10230): Verilog HDL assignment warning at map.v(283): truncated value with size 32 to match size of target (6) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 283
Warning (10230): Verilog HDL assignment warning at map.v(88): truncated value with size 60 to match size of target (32) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 88
Info (10041): Inferred latch for "FileiraMapa[9][0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][5]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][6]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][7]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][8]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][9]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][10]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][11]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][12]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][13]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][14]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][15]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][16]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][17]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][18]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][19]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][20]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][21]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][22]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][23]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][24]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][25]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][26]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][27]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][28]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][29]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][30]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][31]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][32]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][33]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][34]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][35]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][36]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][37]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][38]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][39]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][40]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][41]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][42]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][43]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][44]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][45]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][46]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][47]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][48]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][49]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][50]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][51]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][52]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][53]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][54]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][55]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][56]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][57]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][58]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[9][59]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][5]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][6]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][7]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][8]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][9]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][10]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][11]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][12]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][13]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][14]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][15]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][16]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][17]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][18]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][19]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][20]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][21]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][22]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][23]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][24]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][25]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][26]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][27]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][28]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][29]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][30]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][31]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][32]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][33]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][34]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][35]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][36]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][37]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][38]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][39]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][40]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][41]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][42]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][43]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][44]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][45]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][46]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][47]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][48]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][49]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][50]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][51]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][52]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][53]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][54]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][55]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][56]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][57]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][58]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[8][59]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][5]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][6]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][7]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][8]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][9]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][10]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][11]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][12]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][13]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][14]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][15]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][16]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][17]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][18]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][19]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][20]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][21]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][22]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][23]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][24]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][25]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][26]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][27]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][28]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][29]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][30]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][31]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][32]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][33]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][34]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][35]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][36]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][37]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][38]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][39]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][40]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][41]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][42]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][43]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][44]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][45]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][46]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][47]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][48]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][49]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][50]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][51]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][52]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][53]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][54]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][55]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][56]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][57]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][58]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[7][59]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][5]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][6]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][7]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][8]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][9]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][10]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][11]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][12]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][13]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][14]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][15]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][16]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][17]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][18]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][19]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][20]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][21]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][22]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][23]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][24]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][25]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][26]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][27]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][28]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][29]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][30]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][31]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][32]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][33]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][34]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][35]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][36]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][37]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][38]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][39]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][40]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][41]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][42]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][43]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][44]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][45]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][46]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][47]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][48]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][49]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][50]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][51]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][52]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][53]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][54]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][55]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][56]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][57]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][58]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[6][59]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][5]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][6]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][7]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][8]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][9]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][10]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][11]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][12]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][13]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][14]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][15]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][16]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][17]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][18]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][19]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][20]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][21]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][22]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][23]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][24]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][25]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][26]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][27]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][28]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][29]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][30]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][31]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][32]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][33]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][34]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][35]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][36]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][37]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][38]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][39]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][40]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][41]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][42]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][43]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][44]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][45]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][46]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][47]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][48]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][49]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][50]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][51]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][52]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][53]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][54]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][55]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][56]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][57]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][58]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[5][59]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][5]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][6]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][7]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][8]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][9]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][10]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][11]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][12]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][13]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][14]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][15]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][16]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][17]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][18]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][19]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][20]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][21]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][22]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][23]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][24]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][25]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][26]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][27]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][28]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][29]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][30]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][31]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][32]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][33]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][34]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][35]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][36]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][37]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][38]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][39]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][40]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][41]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][42]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][43]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][44]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][45]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][46]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][47]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][48]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][49]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][50]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][51]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][52]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][53]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][54]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][55]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][56]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][57]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][58]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[4][59]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][5]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][6]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][7]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][8]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][9]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][10]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][11]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][12]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][13]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][14]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][15]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][16]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][17]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][18]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][19]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][20]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][21]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][22]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][23]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][24]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][25]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][26]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][27]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][28]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][29]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][30]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][31]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][32]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][33]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][34]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][35]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][36]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][37]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][38]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][39]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][40]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][41]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][42]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][43]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][44]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][45]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][46]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][47]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][48]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][49]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][50]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][51]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][52]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][53]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][54]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][55]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][56]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][57]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][58]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[3][59]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][5]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][6]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][7]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][8]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][9]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][10]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][11]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][12]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][13]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][14]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][15]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][16]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][17]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][18]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][19]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][20]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][21]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][22]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][23]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][24]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][25]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][26]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][27]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][28]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][29]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][30]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][31]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][32]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][33]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][34]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][35]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][36]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][37]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][38]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][39]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][40]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][41]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][42]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][43]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][44]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][45]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][46]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][47]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][48]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][49]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][50]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][51]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][52]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][53]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][54]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][55]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][56]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][57]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][58]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[2][59]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][5]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][6]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][7]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][8]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][9]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][10]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][11]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][12]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][13]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][14]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][15]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][16]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][17]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][18]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][19]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][20]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][21]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][22]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][23]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][24]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][25]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][26]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][27]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][28]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][29]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][30]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][31]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][32]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][33]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][34]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][35]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][36]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][37]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][38]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][39]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][40]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][41]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][42]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][43]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][44]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][45]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][46]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][47]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][48]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][49]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][50]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][51]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][52]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][53]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][54]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][55]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][56]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][57]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][58]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[1][59]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][5]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][6]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][7]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][8]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][9]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][10]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][11]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][12]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][13]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][14]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][15]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][16]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][17]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][18]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][19]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][20]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][21]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][22]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][23]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][24]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][25]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][26]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][27]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][28]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][29]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][30]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][31]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][32]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][33]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][34]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][35]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][36]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][37]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][38]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][39]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][40]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][41]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][42]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][43]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][44]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][45]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][46]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][47]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][48]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][49]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][50]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][51]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][52]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][53]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][54]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][55]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][56]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][57]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][58]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "FileiraMapa[0][59]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo3[0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo3[1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo3[2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo3[3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo3[4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo2[0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo2[1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo2[2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo2[3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo2[4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo1[0]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo1[1]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo1[2]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo1[3]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (10041): Inferred latch for "ColunaLixo1[4]" at map.v(93) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 93
Info (12128): Elaborating entity "Robo" for hierarchy "Robo:b2v_inst2" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v Line: 123
Info (10264): Verilog HDL Case Statement information at robo.v(87): all case item expressions in this case statement are onehot File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/robo.v Line: 87
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:b2v_inst3" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v Line: 136
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:b2v_inst3|altpll:altpll_component" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "PLL:b2v_inst3|altpll:altpll_component" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/PLL.v Line: 95
Info (12133): Instantiated megafunction "PLL:b2v_inst3|altpll:altpll_component" with the following parameter: File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:b2v_inst3|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Gamepad" for hierarchy "Gamepad:b2v_inst4" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v Line: 150
Warning (10230): Verilog HDL assignment warning at gamepad.v(67): truncated value with size 32 to match size of target (13) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/gamepad.v Line: 67
Info (10264): Verilog HDL Case Statement information at gamepad.v(147): all case item expressions in this case statement are onehot File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/gamepad.v Line: 147
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:b2v_inst6" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v Line: 173
Warning (10230): Verilog HDL assignment warning at vga.v(22): truncated value with size 32 to match size of target (10) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v Line: 22
Warning (10230): Verilog HDL assignment warning at vga.v(26): truncated value with size 32 to match size of target (10) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v Line: 26
Warning (10230): Verilog HDL assignment warning at vga.v(35): truncated value with size 32 to match size of target (1) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v Line: 35
Warning (10230): Verilog HDL assignment warning at vga.v(36): truncated value with size 32 to match size of target (1) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v Line: 36
Warning (10230): Verilog HDL assignment warning at vga.v(37): truncated value with size 32 to match size of target (1) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v Line: 37
Info (12128): Elaborating entity "Grafico" for hierarchy "Grafico:b2v_inst7" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v Line: 184
Warning (10230): Verilog HDL assignment warning at grafico.v(359): truncated value with size 32 to match size of target (5) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 359
Warning (10230): Verilog HDL assignment warning at grafico.v(545): truncated value with size 32 to match size of target (5) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 545
Warning (10027): Verilog HDL or VHDL warning at the grafico.v(717): index expression is not wide enough to address all of the elements in the array File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 717
Warning (10027): Verilog HDL or VHDL warning at the grafico.v(771): index expression is not wide enough to address all of the elements in the array File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 771
Warning (10027): Verilog HDL or VHDL warning at the grafico.v(789): index expression is not wide enough to address all of the elements in the array File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 789
Warning (10240): Verilog HDL Always Construct warning at grafico.v(552): inferring latch(es) for variable "ColunaMapa", which holds its previous value in one or more paths through the always construct File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Warning (10240): Verilog HDL Always Construct warning at grafico.v(552): inferring latch(es) for variable "FileiraPixelsTemp", which holds its previous value in one or more paths through the always construct File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[31][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[31][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[31][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[30][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[30][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[30][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[29][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[29][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[29][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[28][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[28][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[28][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[27][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[27][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[27][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[26][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[26][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[26][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[25][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[25][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[25][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[24][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[24][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[24][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[23][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[23][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[23][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[22][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[22][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[22][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[21][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[21][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[21][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[20][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[20][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[20][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[19][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[19][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[19][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[18][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[18][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[18][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[17][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[17][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[17][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[16][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[16][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[16][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[15][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[15][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[15][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[14][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[14][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[14][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[13][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[13][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[13][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[12][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[12][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[12][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[11][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[11][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[11][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[10][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[10][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[10][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[9][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[9][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[9][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[8][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[8][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[8][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[7][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[7][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[7][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[6][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[6][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[6][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[5][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[5][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[5][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[4][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[4][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[4][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[3][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[3][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[3][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[2][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[2][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[2][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[1][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[1][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[1][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[0][0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[0][1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "VetorPixels[0][2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[3]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[4]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[5]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[6]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[7]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[8]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[9]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[10]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[11]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[12]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[13]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[14]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[15]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[16]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[17]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[18]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[19]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[20]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[21]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[22]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[23]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[24]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[25]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[26]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[27]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[28]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[29]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[30]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[31]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[32]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[33]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[34]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[35]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[36]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[37]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[38]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[39]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[40]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[41]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[42]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[43]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[44]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[45]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[46]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "FileiraPixelsTemp[47]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "ColunaMapa[0]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "ColunaMapa[1]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "ColunaMapa[2]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "ColunaMapa[3]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Info (10041): Inferred latch for "ColunaMapa[4]" at grafico.v(552) File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Map:b2v_inst|selected_clock File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 20
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Grafico:b2v_inst7|FileiraPixelsTemp[4]" merged with LATCH primitive "Grafico:b2v_inst7|FileiraPixelsTemp[43]" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Info (13026): Duplicate LATCH primitive "Grafico:b2v_inst7|FileiraPixelsTemp[5]" merged with LATCH primitive "Grafico:b2v_inst7|FileiraPixelsTemp[44]" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Info (13026): Duplicate LATCH primitive "Grafico:b2v_inst7|FileiraPixelsTemp[0]" merged with LATCH primitive "Grafico:b2v_inst7|FileiraPixelsTemp[45]" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Info (13026): Duplicate LATCH primitive "Grafico:b2v_inst7|FileiraPixelsTemp[1]" merged with LATCH primitive "Grafico:b2v_inst7|FileiraPixelsTemp[46]" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Info (13026): Duplicate LATCH primitive "Grafico:b2v_inst7|FileiraPixelsTemp[2]" merged with LATCH primitive "Grafico:b2v_inst7|FileiraPixelsTemp[47]" File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[15] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[16] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[17] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[18] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[19] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[20] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[21] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[22] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[23] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[12] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[13] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[14] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[30] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[31] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[32] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[27] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[28] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[29] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[33] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[34] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[35] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[24] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[25] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[26] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[39] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[40] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[41] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[42] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[43] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[44] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[45] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[46] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[47] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[36] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[37] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[38] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[6] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[7] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[8] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[3] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[9] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[10] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_CURSOR File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Warning (13012): Latch Grafico:b2v_inst7|FileiraPixelsTemp[11] has unsafe behavior File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7|EstadoAtual.LER_ROBO File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v Line: 81
Info (13000): Registers with preset signals will power-up high File: C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v Line: 132
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4062 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 4014 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Fri Aug 30 18:11:18 2024
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:37


