//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<87>;
	.reg .f32 	%f<162>;
	.reg .b64 	%rd<16>;
	.loc	1 19 0                          // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd7, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_0];
	ld.param.u64 	%rd8, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_1];
$L__tmp0:
	.loc	1 22 28                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:22:28
	// begin inline asm
	mov.u32 %r9, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:22:33
	shl.b32 	%r1, %r9, 4;
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_2];
	.loc	1 23 44                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:23:44
	mov.u32 	%r2, %tid.x;
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_3];
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_4];
	bfe.u32 	%r3, %r2, 3, 4;
	shl.b32 	%r4, %r2, 1;
	and.b32  	%r5, %r4, 14;
	.loc	1 23 23                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:23:23
	or.b32  	%r27, %r1, %r3;
	.loc	1 24 21                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:24:21
	setp.lt.s32 	%p6, %r27, 16;
	.loc	1 25 28                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:25:28
	// begin inline asm
	mov.u32 %r10, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:25:33
	shl.b32 	%r6, %r10, 4;
	.loc	1 26 23                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:26:23
	or.b32  	%r28, %r6, %r5;
	.loc	1 27 21                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:27:21
	setp.lt.s32 	%p2, %r28, 1024;
	.loc	1 32 40                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:32:40
	shl.b32 	%r29, %r27, 10;
	.loc	1 32 35                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:32:35
	add.s32 	%r30, %r28, %r29;
	.loc	1 32 30                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:32:30
	mul.wide.s32 	%rd12, %r30, 4;
	add.s64 	%rd2, %rd7, %rd12;
	.loc	1 32 53                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:32:53
	and.pred  	%p1, %p6, %p2;
	.loc	1 32 45                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:32:45
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r11, %r12 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f29, %r11;
	mov.b32 	%f30, %r12;
	.loc	1 33 30                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:33:30
	mul.wide.s32 	%rd13, %r28, 4;
	add.s64 	%rd3, %rd8, %rd13;
	.loc	1 33 35                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:33:35
	// begin inline asm
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f31, %r13;
	mov.b32 	%f32, %r14;
	.loc	1 34 30                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:34:30
	add.s64 	%rd4, %rd9, %rd13;
	.loc	1 34 35                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:34:35
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r15, %r16 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f33, %r15;
	mov.b32 	%f34, %r16;
	.loc	1 35 31                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:35:31
	add.s64 	%rd5, %rd10, %rd13;
	.loc	1 35 36                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:35:36
	// begin inline asm
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r17, %r18 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f35, %r17;
	mov.b32 	%f36, %r18;
	.loc	1 36 31                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:36:31
	add.s64 	%rd6, %rd11, %rd13;
	.loc	1 36 36                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:36:36
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r19, %r20 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f37, %r19;
	mov.b32 	%f38, %r20;
	.loc	1 37 18                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:37:18
	sub.f32 	%f39, %f29, %f31;
	sub.f32 	%f40, %f30, %f32;
	.loc	1 39 18                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:39:18
	add.f32 	%f41, %f33, 0f3727C5AC;
	add.f32 	%f42, %f34, 0f3727C5AC;
	.loc	1 40 26                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:40:26
	sqrt.approx.ftz.f32 	%f43, %f41;
	sqrt.approx.ftz.f32 	%f44, %f42;
	.loc	1 42 18                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:42:18
	mov.b32 	%r23, %f43;
	mov.b32 	%r22, 1065353216;
	// begin inline asm
	div.full.f32 %r21, %r22, %r23;
	// end inline asm
	mov.b32 	%f45, %r21;
	mov.b32 	%r26, %f44;
	// begin inline asm
	div.full.f32 %r24, %r22, %r26;
	// end inline asm
	mov.b32 	%f46, %r24;
	.loc	1 45 19                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:45:19
	mul.f32 	%f47, %f39, %f45;
	mul.f32 	%f48, %f40, %f46;
	.loc	1 47 20                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:47:20
	fma.rn.f32 	%f1, %f47, %f35, %f37;
	fma.rn.f32 	%f2, %f48, %f36, %f38;
	.loc	1 50 24                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:50:24
	mul.f32 	%f26, %f1, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f25, %f26;
	// end inline asm
	mul.f32 	%f28, %f2, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f27, %f28;
	// end inline asm
	mov.f32 	%f49, 0f3F800000;
	.loc	1 51 28                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:51:28
	add.rz.ftz.f32 	%f50, %f25, %f49;
	mov.b32 	%r31, %f50;
	add.s32 	%r32, %r31, -1061158912;
	and.b32  	%r33, %r32, -8388608;
	mov.b32 	%r7, %f25;
	sub.s32 	%r34, %r7, %r33;
	mov.b32 	%f51, %r34;
	mov.b32 	%r35, 1082130432;
	sub.s32 	%r36, %r35, %r33;
	mov.b32 	%f52, %r36;
	mov.f32 	%f53, 0fBF800000;
	mov.f32 	%f54, 0f3E800000;
	fma.rn.ftz.f32 	%f55, %f54, %f52, %f53;
	add.f32 	%f56, %f55, %f51;
	cvt.rn.f32.s32 	%f57, %r33;
	mul.f32 	%f58, %f57, 0f34000000;
	mov.f32 	%f59, 0f3DD80012;
	mov.f32 	%f60, 0fBD39BF78;
	fma.rn.ftz.f32 	%f61, %f60, %f56, %f59;
	mov.f32 	%f62, 0fBE0778E0;
	fma.rn.ftz.f32 	%f63, %f61, %f56, %f62;
	mov.f32 	%f64, 0f3E146475;
	fma.rn.ftz.f32 	%f65, %f63, %f56, %f64;
	mov.f32 	%f66, 0fBE2A68DD;
	fma.rn.ftz.f32 	%f67, %f65, %f56, %f66;
	mov.f32 	%f68, 0f3E4CAF9E;
	fma.rn.ftz.f32 	%f69, %f67, %f56, %f68;
	mov.f32 	%f70, 0fBE800042;
	fma.rn.ftz.f32 	%f71, %f69, %f56, %f70;
	mov.f32 	%f72, 0f3EAAAAE6;
	fma.rn.ftz.f32 	%f73, %f71, %f56, %f72;
	mov.f32 	%f74, 0fBF000000;
	fma.rn.ftz.f32 	%f75, %f73, %f56, %f74;
	mul.f32 	%f76, %f56, %f75;
	fma.rn.ftz.f32 	%f77, %f76, %f56, %f56;
	mov.f32 	%f78, 0f3F317218;
	fma.rn.ftz.f32 	%f157, %f58, %f78, %f77;
	setp.lt.u32 	%p7, %r7, 2139095040;
	mov.f32 	%f155, 0f7F800000;
	@%p7 bra 	$L__BB0_4;
// %bb.1:
	setp.lt.s32 	%p8, %r7, -1082130431;
	@%p8 bra 	$L__BB0_3;
// %bb.2:                               // %__nv_fmaf_rn.exit.i
	.loc	1 0 28                          // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:0:28
	fma.rn.ftz.f32 	%f157, %f25, %f155, %f155;
$L__BB0_3:
	.loc	1 51 28                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:51:28
	setp.eq.f32 	%p9, %f25, 0f00000000;
	selp.f32 	%f157, 0f80000000, %f157, %p9;
$L__BB0_4:                              // %__nv_log1pf.exit
	add.rz.ftz.f32 	%f81, %f27, %f49;
	mov.b32 	%r37, %f81;
	add.s32 	%r38, %r37, -1061158912;
	and.b32  	%r39, %r38, -8388608;
	mov.b32 	%r8, %f27;
	sub.s32 	%r40, %r8, %r39;
	mov.b32 	%f82, %r40;
	sub.s32 	%r42, %r35, %r39;
	mov.b32 	%f83, %r42;
	fma.rn.ftz.f32 	%f86, %f54, %f83, %f53;
	add.f32 	%f87, %f86, %f82;
	cvt.rn.f32.s32 	%f88, %r39;
	mul.f32 	%f89, %f88, 0f34000000;
	fma.rn.ftz.f32 	%f92, %f60, %f87, %f59;
	fma.rn.ftz.f32 	%f94, %f92, %f87, %f62;
	fma.rn.ftz.f32 	%f96, %f94, %f87, %f64;
	fma.rn.ftz.f32 	%f98, %f96, %f87, %f66;
	fma.rn.ftz.f32 	%f100, %f98, %f87, %f68;
	fma.rn.ftz.f32 	%f102, %f100, %f87, %f70;
	fma.rn.ftz.f32 	%f104, %f102, %f87, %f72;
	fma.rn.ftz.f32 	%f106, %f104, %f87, %f74;
	mul.f32 	%f107, %f87, %f106;
	fma.rn.ftz.f32 	%f108, %f107, %f87, %f87;
	fma.rn.ftz.f32 	%f158, %f89, %f78, %f108;
	setp.lt.u32 	%p10, %r8, 2139095040;
	@%p10 bra 	$L__BB0_8;
// %bb.5:
	setp.lt.s32 	%p11, %r8, -1082130431;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %__nv_fmaf_rn.exit.i66
	.loc	1 0 28                          // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:0:28
	fma.rn.ftz.f32 	%f158, %f27, %f155, %f155;
$L__BB0_7:
	.loc	1 51 28                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:51:28
	setp.eq.f32 	%p12, %f27, 0f00000000;
	selp.f32 	%f158, 0f80000000, %f158, %p12;
$L__BB0_8:                              // %__nv_log1pf.exit69
	.loc	1 49 20                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:49:20
	setp.gt.f32 	%p13, %f2, 0f41A00000;
	setp.gt.f32 	%p14, %f1, 0f41A00000;
	.loc	1 52 35                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:52:35
	selp.f32 	%f15, %f1, %f157, %p14;
	selp.f32 	%f16, %f2, %f158, %p13;
	.loc	1 53 27                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:53:27
	abs.ftz.f32 	%f17, %f15;
	setp.ltu.f32 	%p15, %f17, 0f3F19999A;
	mov.f32 	%f149, 0fC0000000;
	mov.f32 	%f150, 0fBD563CAE;
	mov.f32 	%f151, 0f3C80F082;
	mov.f32 	%f152, 0f3E085941;
	mov.f32 	%f153, 0fBEAAA9ED;
	mov.f32 	%f154, 0f00000000;
	@%p15 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %__internal_fmad.exit3.i
	mul.f32 	%f119, %f15, %f15;
	fma.rn.ftz.f32 	%f122, %f151, %f119, %f150;
	fma.rn.ftz.f32 	%f124, %f122, %f119, %f152;
	fma.rn.ftz.f32 	%f126, %f124, %f119, %f153;
	fma.rn.ftz.f32 	%f128, %f126, %f119, %f154;
	fma.rn.ftz.f32 	%f160, %f128, %f15, %f15;
	bra.uni 	$L__BB0_11;
$L__BB0_9:                              // %__internal_fmad.exit1.i
	mul.f32 	%f113, %f17, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f114, %f113;
	add.f32 	%f112, %f114, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f111,%f112;
	// end inline asm
	fma.rn.ftz.f32 	%f117, %f111, %f149, %f49;
	setp.ge.f32 	%p16, %f17, 0f41102CB4;
	selp.f32 	%f118, 0f3F800000, %f117, %p16;
	mov.b32 	%r43, %f118;
	mov.b32 	%r44, %f15;
	and.b32  	%r45, %r44, -2147483648;
	or.b32  	%r46, %r45, %r43;
	mov.b32 	%f160, %r46;
$L__BB0_11:                             // %__nv_tanhf.exit
	.loc	1 0 27                          // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:0:27
	ld.param.u64 	%rd1, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_41_param_5];
	.loc	1 53 27                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:53:27
	abs.ftz.f32 	%f21, %f16;
	setp.ltu.f32 	%p17, %f21, 0f3F19999A;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %__internal_fmad.exit3.i19
	mul.f32 	%f137, %f16, %f16;
	fma.rn.ftz.f32 	%f140, %f151, %f137, %f150;
	fma.rn.ftz.f32 	%f142, %f140, %f137, %f152;
	fma.rn.ftz.f32 	%f144, %f142, %f137, %f153;
	fma.rn.ftz.f32 	%f146, %f144, %f137, %f154;
	fma.rn.ftz.f32 	%f161, %f146, %f16, %f16;
	bra.uni 	$L__BB0_14;
$L__BB0_12:                             // %__internal_fmad.exit1.i14
	mul.f32 	%f131, %f21, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f132, %f131;
	add.f32 	%f130, %f132, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f129,%f130;
	// end inline asm
	fma.rn.ftz.f32 	%f135, %f129, %f149, %f49;
	setp.ge.f32 	%p18, %f21, 0f41102CB4;
	selp.f32 	%f136, 0f3F800000, %f135, %p18;
	mov.b32 	%r47, %f136;
	mov.b32 	%r48, %f16;
	and.b32  	%r49, %r48, -2147483648;
	or.b32  	%r50, %r49, %r47;
	mov.b32 	%f161, %r50;
$L__BB0_14:                             // %__nv_tanhf.exit30
	.loc	1 26 23                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:26:23
	or.b32  	%r57, %r6, %r3;
	.loc	1 27 21                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:27:21
	setp.lt.s32 	%p22, %r57, 1024;
	.loc	1 23 23                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:23:23
	or.b32  	%r58, %r1, %r5;
	.loc	1 24 21                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:24:21
	setp.lt.s32 	%p23, %r58, 16;
	.loc	1 32 53                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:32:53
	and.pred  	%p21, %p23, %p22;
	.loc	1 31 19                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:31:19
	shr.s32 	%r60, %r58, 31;
	shr.u32 	%r61, %r60, 30;
	add.s32 	%r62, %r58, %r61;
	.loc	1 30 19                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:30:19
	and.b32  	%r63, %r62, -4;
	sub.s32 	%r64, %r58, %r63;
	.loc	1 54 20                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:54:20
	mul.f32 	%f147, %f1, %f160;
	mul.f32 	%f148, %f2, %f161;
	.loc	1 55 32                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:55:32
	shl.b32 	%r65, %r57, 2;
	.loc	1 55 30                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:55:30
	add.s32 	%r66, %r65, %r64;
	.loc	1 55 42                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:55:42
	shl.b32 	%r67, %r62, 10;
	and.b32  	%r68, %r67, -4096;
	.loc	1 55 37                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:55:37
	add.s32 	%r69, %r66, %r68;
	.loc	1 55 25                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:55:25
	mul.wide.s32 	%rd15, %r69, 4;
	add.s64 	%rd14, %rd1, %rd15;
	.loc	1 55 54                         // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:55:54
	shl.b32 	%r70, %r2, 5;
	and.b32  	%r71, %r70, 224;
	or.b32  	%r72, %r71, %r3;
	and.b32  	%r73, %r4, 254;
	shr.u32 	%r74, %r71, 1;
	mov.u32 	%r75, global_smem;
	add.s32 	%r76, %r75, %r74;
	shl.b32 	%r77, %r72, 2;
	add.s32 	%r51, %r76, %r77;
	mov.b32 	%r52, %f147;
	mov.pred 	%p19, -1;
	// begin inline asm
	@%p19 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	or.b32  	%r78, %r71, 16;
	shr.u32 	%r79, %r78, 1;
	add.s32 	%r80, %r75, %r79;
	add.s32 	%r81, %r80, %r77;
	add.s32 	%r53, %r81, 64;
	mov.b32 	%r54, %f148;
	// begin inline asm
	@%p19 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r82, %r4, 1;
	and.b32  	%r83, %r82, 120;
	add.s32 	%r84, %r75, %r83;
	shl.b32 	%r85, %r73, 2;
	add.s32 	%r86, %r84, %r85;
	ld.shared.v2.u32 	{%r55, %r56}, [%r86];
	// begin inline asm
	@%p21 st.global.v2.b32 [ %rd14 + 0 ], { %r55, %r56 };
	// end inline asm
	.loc	1 55 4                          // cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py:55:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/ps/cpsfb3j5s3v4vf7iunzfxohjj7halil6kvs3m44p2bsr7qgdqx5v.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 112
.b8 115
.b8 102
.b8 98
.b8 51
.b8 106
.b8 53
.b8 115
.b8 51
.b8 118
.b8 52
.b8 118
.b8 102
.b8 55
.b8 105
.b8 117
.b8 110
.b8 122
.b8 102
.b8 120
.b8 111
.b8 104
.b8 106
.b8 106
.b8 55
.b8 104
.b8 97
.b8 108
.b8 105
.b8 108
.b8 54
.b8 107
.b8 118
.b8 115
.b8 51
.b8 109
.b8 52
.b8 52
.b8 112
.b8 50
.b8 98
.b8 115
.b8 114
.b8 55
.b8 113
.b8 103
.b8 100
.b8 113
.b8 120
.b8 53
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 112
.b8 115
.b8 0
	}
	.section	.debug_macinfo	{	}
