INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comen_lab/practice1/practice1.srcs/sources_1/new/lfsr9_9bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate_clk
INFO: [VRFC 10-311] analyzing module lfsr9_9bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comen_lab/practice1/practice1.srcs/sim_1/new/stimul_lfsr_9bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimul_lfsr9
WARNING: [VRFC 10-3380] identifier 'file' is used before its declaration [C:/comen_lab/practice1/practice1.srcs/sim_1/new/stimul_lfsr_9bit.sv:63]
