// Seed: 661421957
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    output wor id_3,
    input wire id_4,
    output supply0 id_5,
    input tri0 id_6
);
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_1 (
    inout  wor   id_0,
    output wor   id_1,
    input  uwire id_2
);
  assign id_1 = id_0 <-> id_2;
  xor primCall (id_1, id_6, id_7, id_5, id_0, id_2, id_4);
  bit id_4, id_5, id_6, id_7;
  always id_5 <= 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_4 = -1 && id_0;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_9 = -1'b0;
  assign id_7 = -1;
  wire id_14;
  assign module_0.id_1 = 0;
  wire id_15;
  id_16(
      .id_0(id_11), .id_1(-1 + id_7 + id_10)
  );
  assign id_7 = 1;
  id_17(
      id_15
  );
endmodule
