Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,21978
design__instance__area,189672
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,170
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,164
design__max_cap_violation__count__corner:nom_tt_025C_1v80,24
power__internal__total,0.0058087571524083614
power__switching__total,0.0020390311256051064
power__leakage__total,2.1479011991232255E-7
power__total,0.007848002947866917
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3776507824463521
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3906961253992501
timing__hold__ws__corner:nom_tt_025C_1v80,0.31193448706973165
timing__setup__ws__corner:nom_tt_025C_1v80,5.2506906975187295
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.311935
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,5.250690
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,950
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,164
design__max_cap_violation__count__corner:nom_ss_100C_1v60,32
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.4735150183758569
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.49389427279224096
timing__hold__ws__corner:nom_ss_100C_1v60,0.845387783705012
timing__setup__ws__corner:nom_ss_100C_1v60,-13.79088526855019
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-2074.3266891294397
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-13.79088526855019
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.845388
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,631
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-13.790885
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,631
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,19
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,164
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,25
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.33594358801221114
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.34627554581618547
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11373047270300123
timing__setup__ws__corner:nom_ff_n40C_1v95,12.60125994773736
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113730
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,12.601260
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1183
design__max_fanout_violation__count,164
design__max_cap_violation__count,53
clock__skew__worst_hold,-0.33226486391607424
clock__skew__worst_setup,0.3412141499260758
timing__hold__ws,0.11096757160577889
timing__setup__ws,-14.781740694304633
timing__hold__tns,0.0
timing__setup__tns,-2551.0904191191958
timing__hold__wns,0
timing__setup__wns,-14.781740694304633
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110968
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1864
timing__setup_r2r__ws,-14.781741
timing__setup_r2r_vio__count,1864
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,21978
design__instance__area__stdcell,189672
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.62718
design__instance__utilization__stdcell,0.62718
design__instance__count__class:buffer,39
design__instance__count__class:inverter,242
design__instance__count__class:sequential_cell,2724
design__instance__count__class:multi_input_combinational_cell,10405
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,16411
design__instance__count__class:tap_cell,4399
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,721141
design__violations,0
design__instance__count__class:timing_repair_buffer,3276
design__instance__count__class:clock_buffer,172
design__instance__count__class:clock_inverter,20
design__instance__count__setup_buffer,47
design__instance__count__hold_buffer,1635
antenna__violating__nets,80
antenna__violating__pins,117
route__antenna_violation__count,80
antenna_diodes_count,701
design__instance__count__class:antenna_cell,701
route__net,16839
route__net__special,2
route__drc_errors__iter:1,18501
route__wirelength__iter:1,893923
route__drc_errors__iter:2,10595
route__wirelength__iter:2,883774
route__drc_errors__iter:3,10143
route__wirelength__iter:3,880646
route__drc_errors__iter:4,2815
route__wirelength__iter:4,880599
route__drc_errors__iter:5,843
route__wirelength__iter:5,880766
route__drc_errors__iter:6,365
route__wirelength__iter:6,880875
route__drc_errors__iter:7,86
route__wirelength__iter:7,880838
route__drc_errors__iter:8,36
route__wirelength__iter:8,880851
route__drc_errors__iter:9,13
route__wirelength__iter:9,880855
route__drc_errors__iter:10,3
route__wirelength__iter:10,880844
route__drc_errors__iter:11,0
route__wirelength__iter:11,880844
route__drc_errors,0
route__wirelength,880844
route__vias,154020
route__vias__singlecut,154020
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1311.53
timing__unannotated_net__count__corner:nom_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,103
design__max_fanout_violation__count__corner:min_tt_025C_1v80,164
design__max_cap_violation__count__corner:min_tt_025C_1v80,11
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.36772472219166025
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3791167209695267
timing__hold__ws__corner:min_tt_025C_1v80,0.30599745825533553
timing__setup__ws__corner:min_tt_025C_1v80,5.915092583165976
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.305997
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,5.915092
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,701
design__max_fanout_violation__count__corner:min_ss_100C_1v60,164
design__max_cap_violation__count__corner:min_ss_100C_1v60,16
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.4520377256014883
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.4696299038136051
timing__hold__ws__corner:min_ss_100C_1v60,0.8325800284861031
timing__setup__ws__corner:min_ss_100C_1v60,-12.57490325238734
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-1496.6512222057045
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-12.57490325238734
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.832580
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,595
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-12.574903
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,595
timing__unannotated_net__count__corner:min_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,164
design__max_cap_violation__count__corner:min_ff_n40C_1v95,11
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.33226486391607424
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3412141499260758
timing__hold__ws__corner:min_ff_n40C_1v95,0.11096757160577889
timing__setup__ws__corner:min_ff_n40C_1v95,13.038036797010925
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110968
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,13.038036
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,226
design__max_fanout_violation__count__corner:max_tt_025C_1v80,164
design__max_cap_violation__count__corner:max_tt_025C_1v80,39
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.37990298093780317
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3939810533774151
timing__hold__ws__corner:max_tt_025C_1v80,0.31827830161185516
timing__setup__ws__corner:max_tt_025C_1v80,4.6877063557716445
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318278
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,4.687706
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1183
design__max_fanout_violation__count__corner:max_ss_100C_1v60,164
design__max_cap_violation__count__corner:max_ss_100C_1v60,53
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.4820270985463961
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5038511972478903
timing__hold__ws__corner:max_ss_100C_1v60,0.8585630227554648
timing__setup__ws__corner:max_ss_100C_1v60,-14.781740694304633
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-2551.0904191191958
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-14.781740694304633
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.858563
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,638
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-14.781741
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,638
timing__unannotated_net__count__corner:max_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,45
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,164
design__max_cap_violation__count__corner:max_ff_n40C_1v95,39
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3356784667464325
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.34694800792121944
timing__hold__ws__corner:max_ff_n40C_1v95,0.11636925086256004
timing__setup__ws__corner:max_ff_n40C_1v95,12.217981638909055
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116369
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,12.217981
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,67
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000769631
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000712757
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000729894
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000712757
design_powergrid__voltage__worst,0.0000712757
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0000769631
design_powergrid__drop__worst__net:VPWR,0.0000769631
design_powergrid__voltage__worst__net:VGND,0.0000712757
design_powergrid__drop__worst__net:VGND,0.0000712757
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007279999999999999755269548817881997138101723976433277130126953125
ir__drop__worst,0.00007700000000000000138604405730546886843512766063213348388671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
