Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: snake_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "snake_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "snake_top"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : snake_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\ipcore_dir\clkgen.vhd" into library work
Parsing entity <clkgen>.
Parsing architecture <xilinx> of entity <clkgen>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\sevseg.vhd" into library work
Parsing entity <seg7>.
Parsing architecture <Behavioral> of entity <seg7>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\prescaler.vhd" into library work
Parsing entity <prescaler>.
Parsing architecture <Behavioral> of entity <prescaler>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\vsync.vhd" into library work
Parsing entity <vsync>.
Parsing architecture <Behavioral> of entity <vsync>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\TopModul.vhd" into library work
Parsing entity <TopModul>.
Parsing architecture <Behavioral> of entity <topmodul>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\shiftReg.vhd" into library work
Parsing entity <shiftReg>.
Parsing architecture <Behavioral> of entity <shiftreg>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\RAM30x40.vhd" into library work
Parsing entity <RAM32x40>.
Parsing architecture <Behavioral> of entity <ram32x40>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\negedge.vhd" into library work
Parsing entity <negedge>.
Parsing architecture <Behavioral> of entity <negedge>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\hsync.vhd" into library work
Parsing entity <hsync>.
Parsing architecture <Behavioral> of entity <hsync>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\vga_top.vhd" into library work
Parsing entity <vga_top>.
Parsing architecture <Behavioral> of entity <vga_top>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\ps2_top.vhd" into library work
Parsing entity <ps2_top>.
Parsing architecture <Behavioral> of entity <ps2_top>.
Parsing VHDL file "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\snake_top.vhd" into library work
Parsing entity <snake_top>.
Parsing architecture <Behavioral> of entity <snake_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <snake_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <clkgen> (architecture <xilinx>) from library <work>.

Elaborating entity <ps2_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\control_unit.vhd" Line 172. Case statement is complete. others clause is never selected

Elaborating entity <negedge> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\negedge.vhd" Line 91. Case statement is complete. others clause is never selected

Elaborating entity <shiftReg> (architecture <Behavioral>) from library <work>.

Elaborating entity <TopModul> (architecture <Behavioral>) from library <work>.

Elaborating entity <prescaler> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <seg7> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga_top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <hsync> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <vsync> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RAM32x40> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <snake_top>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\snake_top.vhd".
INFO:Xst:3210 - "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\snake_top.vhd" line 113: Output port <data_out> of the instance <ps2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\snake_top.vhd" line 113: Output port <sc_ready> of the instance <ps2_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <snake_top> synthesized.

Synthesizing Unit <clkgen>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\ipcore_dir\clkgen.vhd".
    Summary:
	no macro.
Unit <clkgen> synthesized.

Synthesizing Unit <ps2_top>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\ps2_top.vhd".
    Found 1-bit register for signal <sync_kbddata>.
    Found 1-bit register for signal <sync_kbdclk>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ps2_top> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\control_unit.vhd".
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 23                                             |
    | Inputs             | 2                                              |
    | Outputs            | 12                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_unit> synthesized.

Synthesizing Unit <negedge>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\negedge.vhd".
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <negedge> synthesized.

Synthesizing Unit <shiftReg>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\shiftReg.vhd".
    Found 9-bit register for signal <data>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <shiftReg> synthesized.

Synthesizing Unit <TopModul>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\TopModul.vhd".
    Summary:
	no macro.
Unit <TopModul> synthesized.

Synthesizing Unit <prescaler>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\prescaler.vhd".
        width = 18
        value = 200000
    Found 18-bit register for signal <precnt>.
    Found 1-bit register for signal <pulse>.
    Found 18-bit adder for signal <precnt[17]_GND_46_o_add_1_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <prescaler> synthesized.

Synthesizing Unit <seg7>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\sevseg.vhd".
    Found 4-bit register for signal <num>.
    Found 4-bit register for signal <anode>.
    Found finite state machine <FSM_3> for signal <anode>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | refresh_i (positive)                           |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0111                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x7-bit Read Only RAM for signal <cathode_o>
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <anode> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <seg7> synthesized.

Synthesizing Unit <vga_top>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\vga_top.vhd".
        hcount_width = 11
        vcount_width = 10
    Found 1-bit register for signal <curr_bit>.
    Found 8-bit register for signal <color>.
    Found 1-bit 40-to-1 multiplexer for signal <column[9]_X_16_o_Mux_3_o> created at line 134.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <vga_top> synthesized.

Synthesizing Unit <hsync>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\hsync.vhd".
        hcount_width = 11
        sync_pulse = 192
        display_time = 1280
        front_porch = 32
        back_porch = 96
        scan_time = 1600
        column_width = 10
    Found 11-bit comparator greater for signal <PWR_18_o_count[10]_LessThan_2_o> created at line 92
    Found 11-bit comparator greater for signal <count[10]_PWR_18_o_LessThan_3_o> created at line 92
    Found 11-bit comparator greater for signal <hvidon> created at line 107
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <hsync> synthesized.

Synthesizing Unit <counter_1>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\counter.vhd".
        width = 11
        stop = 1599
    Found 11-bit register for signal <count>.
    Found 11-bit adder for signal <count[10]_GND_50_o_add_3_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <counter_1> synthesized.

Synthesizing Unit <vsync>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\vsync.vhd".
        vcount_width = 10
        pulse_width = 2
        display_time = 480
        back_porch = 29
        front_porch = 10
        scan_time = 521
    Found 1-bit register for signal <vvidon>.
    Found 1-bit register for signal <vsync>.
    Found 10-bit comparator greater for signal <GND_51_o_row[9]_LessThan_2_o> created at line 92
    Found 10-bit comparator greater for signal <row[9]_GND_51_o_LessThan_3_o> created at line 92
    Found 10-bit comparator greater for signal <row[9]_GND_51_o_LessThan_4_o> created at line 97
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <vsync> synthesized.

Synthesizing Unit <counter_2>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\counter.vhd".
        width = 10
        stop = 520
    Found 10-bit register for signal <count>.
    Found 10-bit adder for signal <count[9]_GND_52_o_add_3_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <counter_2> synthesized.

Synthesizing Unit <RAM32x40>.
    Related source file is "C:\Users\Ajda\Documents\GitHub\SnakeVHDL\Snakey\RAM30x40.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 30x40-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 40-bit register for signal <my_row>.
    Summary:
	inferred   1 RAM(s).
	inferred  40 D-type flip-flop(s).
Unit <RAM32x40> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 30x40-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 18-bit adder                                          : 1
# Registers                                            : 13
 1-bit register                                        : 6
 10-bit register                                       : 1
 11-bit register                                       : 1
 18-bit register                                       : 1
 4-bit register                                        : 1
 40-bit register                                       : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 3
 11-bit comparator greater                             : 3
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 40-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <my_row_15> (without init value) has a constant value of 1 in block <Inst_RAM32x40>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <RAM32x40>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 30-word x 40-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <"01010">       |          |
    |     diA            | connected to signal <my_row>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 30-word x 40-bit                    |          |
    |     addrB          | connected to signal <addrOUT_i>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM32x40> synthesized (advanced).

Synthesizing (advanced) Unit <counter_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <counter_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter_2> synthesized (advanced).

Synthesizing (advanced) Unit <prescaler>.
The following registers are absorbed into counter <precnt>: 1 register on signal <precnt>.
Unit <prescaler> synthesized (advanced).

Synthesizing (advanced) Unit <seg7>.
INFO:Xst:3231 - The small RAM <Mram_cathode_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cathode_o>     |          |
    -----------------------------------------------------------------------
Unit <seg7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 30x40-bit dual-port distributed RAM                   : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 6
 10-bit comparator greater                             : 3
 11-bit comparator greater                             : 3
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 40-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <my_row_15> (without init value) has a constant value of 1 in block <RAM32x40>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 001
 s1    | 010
 s2    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ps2_inst/Inst_control/FSM_0> on signal <state[1:12]> with one-hot encoding.
------------------------
 State  | Encoding
------------------------
 idle   | 000000000001
 start  | 000000000010
 s0     | 000000000100
 s1     | 000000001000
 s2     | 000000010000
 s3     | 000000100000
 s4     | 000001000000
 s5     | 000010000000
 s6     | 000100000000
 s7     | 001000000000
 parity | 010000000000
 stop   | 100000000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ps2_inst/Inst_TopModul/s7/FSM_3> on signal <anode[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0111  | 00
 1011  | 01
 1101  | 11
 1110  | 10
-------------------

Optimizing unit <shiftReg> ...

Optimizing unit <RAM32x40> ...

Optimizing unit <snake_top> ...

Optimizing unit <control_unit> ...

Optimizing unit <seg7> ...

Optimizing unit <vga_top> ...

Optimizing unit <hsync> ...

Optimizing unit <vsync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block snake_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 121
 Flip-Flops                                            : 121

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : snake_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 221
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 36
#      LUT2                        : 9
#      LUT3                        : 14
#      LUT4                        : 34
#      LUT5                        : 4
#      LUT6                        : 40
#      MUXCY                       : 36
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 121
#      FD                          : 53
#      FDC                         : 19
#      FDE                         : 5
#      FDR                         : 31
#      FDRE                        : 11
#      FDS                         : 2
# RAMS                             : 40
#      RAM32X1D                    : 40
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 25
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 21
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             121  out of  126800     0%  
 Number of Slice LUTs:                  221  out of  63400     0%  
    Number used as Logic:               141  out of  63400     0%  
    Number used as Memory:               80  out of  19000     0%  
       Number used as RAM:               80

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    230
   Number with an unused Flip Flop:     109  out of    230    47%  
   Number with an unused LUT:             9  out of    230     3%  
   Number of fully used LUT-FF pairs:   112  out of    230    48%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    210    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkgen_inst/clkout0                | BUFG                   | 161   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.820ns (Maximum Frequency: 261.780MHz)
   Minimum input arrival time before clock: 1.264ns
   Maximum output required time after clock: 2.867ns
   Maximum combinational path delay: 0.001ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkgen_inst/clkout0'
  Clock period: 3.820ns (frequency: 261.780MHz)
  Total number of paths / destination ports: 1821 / 384
-------------------------------------------------------------------------
Delay:               3.820ns (Levels of Logic = 4)
  Source:            vga_inst/Inst_RAM32x40/Mram_RAM25 (RAM)
  Destination:       vga_inst/curr_bit (FF)
  Source Clock:      clkgen_inst/clkout0 rising
  Destination Clock: clkgen_inst/clkout0 rising

  Data Path: vga_inst/Inst_RAM32x40/Mram_RAM25 to vga_inst/curr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32X1D:WCLK->DPO    1   1.163   0.939  vga_inst/Inst_RAM32x40/Mram_RAM25 (vga_inst/data_got<24>)
     LUT6:I0->O            1   0.124   0.776  vga_inst/Mmux_column[9]_X_16_o_Mux_3_o_101 (vga_inst/Mmux_column[9]_X_16_o_Mux_3_o_101)
     LUT6:I2->O            1   0.124   0.000  vga_inst/Mmux_column[9]_X_16_o_Mux_3_o_51 (vga_inst/Mmux_column[9]_X_16_o_Mux_3_o_51)
     MUXF7:I1->O           1   0.368   0.000  vga_inst/Mmux_column[9]_X_16_o_Mux_3_o_4_f7 (vga_inst/Mmux_column[9]_X_16_o_Mux_3_o_4_f7)
     MUXF8:I0->O           1   0.296   0.000  vga_inst/Mmux_column[9]_X_16_o_Mux_3_o_2_f8 (vga_inst/column[9]_X_16_o_Mux_3_o)
     FDE:D                     0.030          vga_inst/curr_bit
    ----------------------------------------
    Total                      3.820ns (2.105ns logic, 1.715ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkgen_inst/clkout0'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              1.264ns (Levels of Logic = 2)
  Source:            reset_i (PAD)
  Destination:       ps2_inst/Inst_TopModul/s7/num_3 (FF)
  Destination Clock: clkgen_inst/clkout0 rising

  Data Path: reset_i to ps2_inst/Inst_TopModul/s7/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            67   0.001   0.581  reset_i_IBUF (reset_i_IBUF)
     LUT2:I1->O            4   0.124   0.419  ps2_inst/Inst_TopModul/s7/_n0025_inv1 (ps2_inst/Inst_TopModul/s7/_n0025_inv)
     FDE:CE                    0.139          ps2_inst/Inst_TopModul/s7/num_0
    ----------------------------------------
    Total                      1.264ns (0.264ns logic, 1.000ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkgen_inst/clkout0'
  Total number of paths / destination ports: 59 / 21
-------------------------------------------------------------------------
Offset:              2.867ns (Levels of Logic = 3)
  Source:            vga_inst/Inst_hsync/cnt/count_5 (FF)
  Destination:       hsync_o (PAD)
  Source Clock:      clkgen_inst/clkout0 rising

  Data Path: vga_inst/Inst_hsync/cnt/count_5 to hsync_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.478   0.966  vga_inst/Inst_hsync/cnt/count_5 (vga_inst/Inst_hsync/cnt/count_5)
     LUT6:I0->O            1   0.124   0.776  vga_inst/Inst_hsync/hsync2 (vga_inst/Inst_hsync/hsync1)
     LUT4:I0->O            1   0.124   0.399  vga_inst/Inst_hsync/hsync3 (hsync_o_OBUF)
     OBUF:I->O                 0.000          hsync_o_OBUF (hsync_o)
    ----------------------------------------
    Total                      2.867ns (0.726ns logic, 2.141ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.001ns (Levels of Logic = 1)
  Source:            clk_m (PAD)
  Destination:       clkgen_inst/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: clk_m to clkgen_inst/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.001   0.000  clkgen_inst/clkin1_buf (clkgen_inst/clkin1)
    MMCME2_ADV:CLKIN1          0.000          clkgen_inst/mmcm_adv_inst
    ----------------------------------------
    Total                      0.001ns (0.001ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkgen_inst/clkout0
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clkgen_inst/clkout0|    3.820|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.50 secs
 
--> 

Total memory usage is 466680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    4 (   0 filtered)

