INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hades/Desktop/iyuge2/project_yuge/project_yuge.srcs/sources_1/new/segTime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segTime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hades/Desktop/iyuge2/project_yuge/project_yuge.srcs/sources_1/new/SevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegNumIndic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hades/Desktop/iyuge2/project_yuge/project_yuge.srcs/sources_1/new/BitsToNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitsToNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hades/Desktop/iyuge2/project_yuge/project_yuge.srcs/sources_1/new/PRINT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Print
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hades/Desktop/iyuge2/project_yuge/project_yuge.srcs/sources_1/new/ChangeState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChangeState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hades/Desktop/iyuge2/project_yuge/project_yuge.srcs/sources_1/new/DLCK_1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLCK_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hades/Desktop/iyuge2/project_yuge/project_yuge.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hades/Desktop/iyuge2/project_yuge/project_yuge.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hades/Desktop/iyuge2/project_yuge/project_yuge.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
