-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_w1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_w1_AWREADY : IN STD_LOGIC;
    m_axi_gmem_w1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_w1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w1_WVALID : OUT STD_LOGIC;
    m_axi_gmem_w1_WREADY : IN STD_LOGIC;
    m_axi_gmem_w1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w1_WLAST : OUT STD_LOGIC;
    m_axi_gmem_w1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_w1_ARREADY : IN STD_LOGIC;
    m_axi_gmem_w1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_w1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w1_RVALID : IN STD_LOGIC;
    m_axi_gmem_w1_RREADY : OUT STD_LOGIC;
    m_axi_gmem_w1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w1_RLAST : IN STD_LOGIC;
    m_axi_gmem_w1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_w1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w1_BVALID : IN STD_LOGIC;
    m_axi_gmem_w1_BREADY : OUT STD_LOGIC;
    m_axi_gmem_w1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv1_weights_local_1_8_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_8_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    zext_ln140_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_8_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_8_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_8_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_8_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_8_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_8_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_8_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_8_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_8_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_8_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_8_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_8_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_8_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_8_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_8_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_8_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_8_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_7_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_7_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_7_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_7_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_7_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_7_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_7_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_7_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_7_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_7_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_7_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_7_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_7_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_7_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_7_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_7_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_7_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_7_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_7_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_6_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_6_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_6_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_6_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_6_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_6_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_6_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_6_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_6_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_6_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_6_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_6_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_6_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_6_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_6_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_6_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_6_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_6_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_6_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_5_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_5_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_5_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_5_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_5_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_5_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_5_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_5_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_5_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_5_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_5_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_5_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_5_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_5_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_5_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_5_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_5_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_5_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_5_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_4_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_4_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_4_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_4_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_4_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_4_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_4_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_4_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_4_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_4_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_4_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_4_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_4_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_4_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_4_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_4_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_4_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_4_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_4_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_3_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_3_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_3_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_3_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_3_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_3_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_3_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_3_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_3_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_3_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_3_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_3_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_3_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_3_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_3_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_3_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_3_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_3_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_3_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_2_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_2_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_2_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_2_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_2_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_2_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_2_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_2_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_2_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_2_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_2_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_2_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_2_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_2_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_2_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_2_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_2_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_2_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_2_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_1_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_1_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_1_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_1_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_1_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_1_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_1_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_1_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_1_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_1_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_1_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_1_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_1_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_1_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_1_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_1_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_1_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_1_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_0_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_0_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_0_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_0_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_0_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_0_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_0_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_0_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_0_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_0_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_0_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_0_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_0_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_0_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_0_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_0_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_1_0_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_1_0_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_1_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_8_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_8_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_8_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_8_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_8_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_8_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_8_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_8_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_8_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_8_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_8_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_8_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_8_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_8_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_8_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_8_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_8_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_8_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_8_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_7_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_7_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_7_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_7_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_7_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_7_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_7_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_7_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_7_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_7_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_7_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_7_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_7_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_7_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_7_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_7_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_7_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_7_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_7_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_6_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_6_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_6_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_6_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_6_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_6_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_6_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_6_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_6_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_6_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_6_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_6_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_6_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_6_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_6_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_6_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_6_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_6_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_6_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_5_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_5_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_5_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_5_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_5_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_5_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_5_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_5_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_5_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_5_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_5_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_5_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_5_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_5_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_5_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_5_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_5_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_5_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_5_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_4_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_4_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_4_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_4_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_4_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_4_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_4_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_4_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_4_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_4_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_4_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_4_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_4_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_4_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_4_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_4_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_4_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_4_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_4_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_3_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_3_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_3_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_3_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_3_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_3_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_3_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_3_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_3_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_3_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_3_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_3_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_3_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_3_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_3_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_3_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_3_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_3_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_3_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_2_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_2_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_2_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_2_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_2_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_2_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_2_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_2_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_2_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_2_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_2_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_2_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_2_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_2_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_2_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_2_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_2_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_2_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_2_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_1_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_1_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_1_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_1_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_1_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_1_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_1_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_1_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_1_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_1_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_1_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_1_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_1_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_1_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_1_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_1_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_1_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_1_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_0_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_0_8_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_8_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_0_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_0_7_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_7_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_0_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_0_6_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_6_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_0_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_0_5_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_5_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_0_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_0_4_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_4_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_0_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_0_3_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_3_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_0_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_0_2_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_2_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_0_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_0_1_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_1_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_local_0_0_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv1_weights_local_0_0_0_ce1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_0_we1 : OUT STD_LOGIC;
    conv1_weights_local_0_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    sext_ln140 : IN STD_LOGIC_VECTOR (61 downto 0);
    zext_ln140_3 : IN STD_LOGIC_VECTOR (12 downto 0);
    trunc_ln140_2 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of srcnn_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln143_reg_3432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal icmp_ln143_reg_3432_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln143_fu_3107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_w1_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem_w1_blk_n_R : STD_LOGIC;
    signal trunc_ln140_2_read_reg_3262 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln140_4_cast_fu_3064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln140_4_cast_reg_3266 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln143_reg_3432_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_reg_3432_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_reg_3432_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_reg_3432_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_reg_3432_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_reg_3432_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_reg_3432_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln143_fu_3134_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_reg_3436 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_reg_3436_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_reg_3436_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_reg_3436_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_reg_3436_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_reg_3436_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_reg_3436_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_reg_3436_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_reg_3436_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_reg_3436_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_fu_3172_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_reg_3440 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_reg_3440_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_reg_3440_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_reg_3440_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_reg_3440_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_reg_3440_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_reg_3440_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_reg_3440_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_reg_3440_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln143_2_reg_3440_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_w1_addr_reg_3444 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv1_weights_local_1_8_8_addr_reg_3450 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_8_7_addr_reg_3455 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_8_6_addr_reg_3460 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_8_5_addr_reg_3465 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_8_4_addr_reg_3470 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_8_3_addr_reg_3475 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_8_2_addr_reg_3480 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_8_1_addr_reg_3485 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_8_0_addr_reg_3490 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_7_8_addr_reg_3495 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_7_7_addr_reg_3500 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_7_6_addr_reg_3505 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_7_5_addr_reg_3510 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_7_4_addr_reg_3515 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_7_3_addr_reg_3520 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_7_2_addr_reg_3525 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_7_1_addr_reg_3530 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_7_0_addr_reg_3535 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_6_8_addr_reg_3540 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_6_7_addr_reg_3545 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_6_6_addr_reg_3550 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_6_5_addr_reg_3555 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_6_4_addr_reg_3560 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_6_3_addr_reg_3565 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_6_2_addr_reg_3570 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_6_1_addr_reg_3575 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_6_0_addr_reg_3580 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_5_8_addr_reg_3585 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_5_7_addr_reg_3590 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_5_6_addr_reg_3595 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_5_5_addr_reg_3600 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_5_4_addr_reg_3605 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_5_3_addr_reg_3610 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_5_2_addr_reg_3615 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_5_1_addr_reg_3620 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_5_0_addr_reg_3625 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_4_8_addr_reg_3630 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_4_7_addr_reg_3635 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_4_6_addr_reg_3640 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_4_5_addr_reg_3645 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_4_4_addr_reg_3650 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_4_3_addr_reg_3655 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_4_2_addr_reg_3660 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_4_1_addr_reg_3665 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_4_0_addr_reg_3670 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_3_8_addr_reg_3675 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_3_7_addr_reg_3680 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_3_6_addr_reg_3685 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_3_5_addr_reg_3690 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_3_4_addr_reg_3695 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_3_3_addr_reg_3700 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_3_2_addr_reg_3705 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_3_1_addr_reg_3710 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_3_0_addr_reg_3715 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_2_8_addr_reg_3720 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_2_7_addr_reg_3725 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_2_6_addr_reg_3730 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_2_5_addr_reg_3735 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_2_4_addr_reg_3740 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_2_3_addr_reg_3745 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_2_2_addr_reg_3750 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_2_1_addr_reg_3755 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_2_0_addr_reg_3760 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_1_8_addr_reg_3765 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_1_7_addr_reg_3770 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_1_6_addr_reg_3775 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_1_5_addr_reg_3780 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_1_4_addr_reg_3785 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_1_3_addr_reg_3790 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_1_2_addr_reg_3795 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_1_1_addr_reg_3800 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_1_0_addr_reg_3805 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_0_8_addr_reg_3810 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_0_7_addr_reg_3815 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_0_6_addr_reg_3820 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_0_5_addr_reg_3825 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_0_4_addr_reg_3830 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_0_3_addr_reg_3835 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_0_2_addr_reg_3840 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_0_1_addr_reg_3845 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_1_0_0_addr_reg_3850 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_8_8_addr_reg_3855 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_8_7_addr_reg_3860 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_8_6_addr_reg_3865 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_8_5_addr_reg_3870 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_8_4_addr_reg_3875 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_8_3_addr_reg_3880 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_8_2_addr_reg_3885 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_8_1_addr_reg_3890 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_8_0_addr_reg_3895 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_7_8_addr_reg_3900 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_7_7_addr_reg_3905 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_7_6_addr_reg_3910 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_7_5_addr_reg_3915 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_7_4_addr_reg_3920 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_7_3_addr_reg_3925 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_7_2_addr_reg_3930 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_7_1_addr_reg_3935 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_7_0_addr_reg_3940 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_6_8_addr_reg_3945 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_6_7_addr_reg_3950 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_6_6_addr_reg_3955 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_6_5_addr_reg_3960 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_6_4_addr_reg_3965 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_6_3_addr_reg_3970 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_6_2_addr_reg_3975 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_6_1_addr_reg_3980 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_6_0_addr_reg_3985 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_5_8_addr_reg_3990 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_5_7_addr_reg_3995 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_5_6_addr_reg_4000 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_5_5_addr_reg_4005 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_5_4_addr_reg_4010 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_5_3_addr_reg_4015 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_5_2_addr_reg_4020 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_5_1_addr_reg_4025 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_5_0_addr_reg_4030 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_4_8_addr_reg_4035 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_4_7_addr_reg_4040 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_4_6_addr_reg_4045 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_4_5_addr_reg_4050 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_4_4_addr_reg_4055 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_4_3_addr_reg_4060 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_4_2_addr_reg_4065 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_4_1_addr_reg_4070 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_4_0_addr_reg_4075 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_3_8_addr_reg_4080 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_3_7_addr_reg_4085 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_3_6_addr_reg_4090 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_3_5_addr_reg_4095 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_3_4_addr_reg_4100 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_3_3_addr_reg_4105 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_3_2_addr_reg_4110 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_3_1_addr_reg_4115 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_3_0_addr_reg_4120 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_2_8_addr_reg_4125 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_2_7_addr_reg_4130 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_2_6_addr_reg_4135 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_2_5_addr_reg_4140 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_2_4_addr_reg_4145 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_2_3_addr_reg_4150 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_2_2_addr_reg_4155 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_2_1_addr_reg_4160 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_2_0_addr_reg_4165 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_1_8_addr_reg_4170 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_1_7_addr_reg_4175 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_1_6_addr_reg_4180 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_1_5_addr_reg_4185 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_1_4_addr_reg_4190 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_1_3_addr_reg_4195 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_1_2_addr_reg_4200 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_1_1_addr_reg_4205 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_1_0_addr_reg_4210 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_0_8_addr_reg_4215 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_0_7_addr_reg_4220 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_0_6_addr_reg_4225 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_0_5_addr_reg_4230 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_0_4_addr_reg_4235 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_0_3_addr_reg_4240 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_0_2_addr_reg_4245 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_0_1_addr_reg_4250 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv1_weights_local_0_0_0_addr_reg_4255 : STD_LOGIC_VECTOR (4 downto 0);
    signal bitcast_ln146_fu_3237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln146_reg_4260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_exit_pp0_iter9_stage0 : STD_LOGIC;
    signal sext_ln146_fu_3206_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kw_fu_416 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln144_fu_3216_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_kw_load : STD_LOGIC_VECTOR (3 downto 0);
    signal kh_fu_420 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_kh_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_424 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln143_3_fu_3113_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln_fu_3093_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln143_fu_3089_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln144_fu_3128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln143_fu_3122_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln143_mid1_fu_3146_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln143_1_fu_3142_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln143_2_fu_3154_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln143_1_fu_3101_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln143_1_fu_3160_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln140_cast_fu_3060_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln140_3_cast_fu_3056_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln143_2_fu_3168_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln144_fu_3180_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln146_2_fu_3190_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln146_fu_3196_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln146_1_fu_3184_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln146_fu_3200_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage0)) then 
                    ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_fu_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln143_fu_3107_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_424 <= add_ln143_3_fu_3113_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_424 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    kh_fu_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln143_fu_3107_p2 = ap_const_lv1_0))) then 
                    kh_fu_420 <= select_ln143_2_fu_3172_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    kh_fu_420 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    kw_fu_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln143_fu_3107_p2 = ap_const_lv1_0))) then 
                    kw_fu_416 <= add_ln144_fu_3216_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    kw_fu_416 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln143_reg_3432 <= icmp_ln143_fu_3107_p2;
                icmp_ln143_reg_3432_pp0_iter1_reg <= icmp_ln143_reg_3432;
                select_ln143_2_reg_3440_pp0_iter1_reg <= select_ln143_2_reg_3440;
                select_ln143_reg_3436_pp0_iter1_reg <= select_ln143_reg_3436;
                    zext_ln140_4_cast_reg_3266(4 downto 0) <= zext_ln140_4_cast_fu_3064_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                conv1_weights_local_0_0_0_addr_reg_4255 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_0_1_addr_reg_4250 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_0_2_addr_reg_4245 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_0_3_addr_reg_4240 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_0_4_addr_reg_4235 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_0_5_addr_reg_4230 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_0_6_addr_reg_4225 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_0_7_addr_reg_4220 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_0_8_addr_reg_4215 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_1_0_addr_reg_4210 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_1_1_addr_reg_4205 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_1_2_addr_reg_4200 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_1_3_addr_reg_4195 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_1_4_addr_reg_4190 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_1_5_addr_reg_4185 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_1_6_addr_reg_4180 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_1_7_addr_reg_4175 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_1_8_addr_reg_4170 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_2_0_addr_reg_4165 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_2_1_addr_reg_4160 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_2_2_addr_reg_4155 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_2_3_addr_reg_4150 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_2_4_addr_reg_4145 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_2_5_addr_reg_4140 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_2_6_addr_reg_4135 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_2_7_addr_reg_4130 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_2_8_addr_reg_4125 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_3_0_addr_reg_4120 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_3_1_addr_reg_4115 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_3_2_addr_reg_4110 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_3_3_addr_reg_4105 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_3_4_addr_reg_4100 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_3_5_addr_reg_4095 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_3_6_addr_reg_4090 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_3_7_addr_reg_4085 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_3_8_addr_reg_4080 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_4_0_addr_reg_4075 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_4_1_addr_reg_4070 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_4_2_addr_reg_4065 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_4_3_addr_reg_4060 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_4_4_addr_reg_4055 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_4_5_addr_reg_4050 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_4_6_addr_reg_4045 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_4_7_addr_reg_4040 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_4_8_addr_reg_4035 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_5_0_addr_reg_4030 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_5_1_addr_reg_4025 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_5_2_addr_reg_4020 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_5_3_addr_reg_4015 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_5_4_addr_reg_4010 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_5_5_addr_reg_4005 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_5_6_addr_reg_4000 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_5_7_addr_reg_3995 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_5_8_addr_reg_3990 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_6_0_addr_reg_3985 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_6_1_addr_reg_3980 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_6_2_addr_reg_3975 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_6_3_addr_reg_3970 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_6_4_addr_reg_3965 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_6_5_addr_reg_3960 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_6_6_addr_reg_3955 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_6_7_addr_reg_3950 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_6_8_addr_reg_3945 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_7_0_addr_reg_3940 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_7_1_addr_reg_3935 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_7_2_addr_reg_3930 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_7_3_addr_reg_3925 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_7_4_addr_reg_3920 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_7_5_addr_reg_3915 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_7_6_addr_reg_3910 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_7_7_addr_reg_3905 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_7_8_addr_reg_3900 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_8_0_addr_reg_3895 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_8_1_addr_reg_3890 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_8_2_addr_reg_3885 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_8_3_addr_reg_3880 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_8_4_addr_reg_3875 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_8_5_addr_reg_3870 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_8_6_addr_reg_3865 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_8_7_addr_reg_3860 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_0_8_8_addr_reg_3855 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_0_0_addr_reg_3850 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_0_1_addr_reg_3845 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_0_2_addr_reg_3840 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_0_3_addr_reg_3835 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_0_4_addr_reg_3830 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_0_5_addr_reg_3825 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_0_6_addr_reg_3820 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_0_7_addr_reg_3815 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_0_8_addr_reg_3810 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_1_0_addr_reg_3805 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_1_1_addr_reg_3800 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_1_2_addr_reg_3795 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_1_3_addr_reg_3790 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_1_4_addr_reg_3785 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_1_5_addr_reg_3780 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_1_6_addr_reg_3775 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_1_7_addr_reg_3770 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_1_8_addr_reg_3765 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_2_0_addr_reg_3760 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_2_1_addr_reg_3755 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_2_2_addr_reg_3750 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_2_3_addr_reg_3745 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_2_4_addr_reg_3740 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_2_5_addr_reg_3735 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_2_6_addr_reg_3730 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_2_7_addr_reg_3725 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_2_8_addr_reg_3720 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_3_0_addr_reg_3715 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_3_1_addr_reg_3710 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_3_2_addr_reg_3705 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_3_3_addr_reg_3700 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_3_4_addr_reg_3695 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_3_5_addr_reg_3690 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_3_6_addr_reg_3685 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_3_7_addr_reg_3680 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_3_8_addr_reg_3675 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_4_0_addr_reg_3670 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_4_1_addr_reg_3665 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_4_2_addr_reg_3660 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_4_3_addr_reg_3655 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_4_4_addr_reg_3650 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_4_5_addr_reg_3645 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_4_6_addr_reg_3640 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_4_7_addr_reg_3635 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_4_8_addr_reg_3630 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_5_0_addr_reg_3625 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_5_1_addr_reg_3620 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_5_2_addr_reg_3615 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_5_3_addr_reg_3610 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_5_4_addr_reg_3605 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_5_5_addr_reg_3600 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_5_6_addr_reg_3595 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_5_7_addr_reg_3590 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_5_8_addr_reg_3585 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_6_0_addr_reg_3580 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_6_1_addr_reg_3575 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_6_2_addr_reg_3570 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_6_3_addr_reg_3565 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_6_4_addr_reg_3560 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_6_5_addr_reg_3555 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_6_6_addr_reg_3550 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_6_7_addr_reg_3545 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_6_8_addr_reg_3540 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_7_0_addr_reg_3535 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_7_1_addr_reg_3530 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_7_2_addr_reg_3525 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_7_3_addr_reg_3520 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_7_4_addr_reg_3515 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_7_5_addr_reg_3510 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_7_6_addr_reg_3505 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_7_7_addr_reg_3500 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_7_8_addr_reg_3495 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_8_0_addr_reg_3490 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_8_1_addr_reg_3485 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_8_2_addr_reg_3480 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_8_3_addr_reg_3475 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_8_4_addr_reg_3470 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_8_5_addr_reg_3465 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_8_6_addr_reg_3460 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_8_7_addr_reg_3455 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                conv1_weights_local_1_8_8_addr_reg_3450 <= zext_ln140_4_cast_reg_3266(5 - 1 downto 0);
                icmp_ln143_reg_3432_pp0_iter2_reg <= icmp_ln143_reg_3432_pp0_iter1_reg;
                icmp_ln143_reg_3432_pp0_iter3_reg <= icmp_ln143_reg_3432_pp0_iter2_reg;
                icmp_ln143_reg_3432_pp0_iter4_reg <= icmp_ln143_reg_3432_pp0_iter3_reg;
                icmp_ln143_reg_3432_pp0_iter5_reg <= icmp_ln143_reg_3432_pp0_iter4_reg;
                icmp_ln143_reg_3432_pp0_iter6_reg <= icmp_ln143_reg_3432_pp0_iter5_reg;
                icmp_ln143_reg_3432_pp0_iter7_reg <= icmp_ln143_reg_3432_pp0_iter6_reg;
                icmp_ln143_reg_3432_pp0_iter8_reg <= icmp_ln143_reg_3432_pp0_iter7_reg;
                select_ln143_2_reg_3440_pp0_iter2_reg <= select_ln143_2_reg_3440_pp0_iter1_reg;
                select_ln143_2_reg_3440_pp0_iter3_reg <= select_ln143_2_reg_3440_pp0_iter2_reg;
                select_ln143_2_reg_3440_pp0_iter4_reg <= select_ln143_2_reg_3440_pp0_iter3_reg;
                select_ln143_2_reg_3440_pp0_iter5_reg <= select_ln143_2_reg_3440_pp0_iter4_reg;
                select_ln143_2_reg_3440_pp0_iter6_reg <= select_ln143_2_reg_3440_pp0_iter5_reg;
                select_ln143_2_reg_3440_pp0_iter7_reg <= select_ln143_2_reg_3440_pp0_iter6_reg;
                select_ln143_2_reg_3440_pp0_iter8_reg <= select_ln143_2_reg_3440_pp0_iter7_reg;
                select_ln143_2_reg_3440_pp0_iter9_reg <= select_ln143_2_reg_3440_pp0_iter8_reg;
                select_ln143_reg_3436_pp0_iter2_reg <= select_ln143_reg_3436_pp0_iter1_reg;
                select_ln143_reg_3436_pp0_iter3_reg <= select_ln143_reg_3436_pp0_iter2_reg;
                select_ln143_reg_3436_pp0_iter4_reg <= select_ln143_reg_3436_pp0_iter3_reg;
                select_ln143_reg_3436_pp0_iter5_reg <= select_ln143_reg_3436_pp0_iter4_reg;
                select_ln143_reg_3436_pp0_iter6_reg <= select_ln143_reg_3436_pp0_iter5_reg;
                select_ln143_reg_3436_pp0_iter7_reg <= select_ln143_reg_3436_pp0_iter6_reg;
                select_ln143_reg_3436_pp0_iter8_reg <= select_ln143_reg_3436_pp0_iter7_reg;
                select_ln143_reg_3436_pp0_iter9_reg <= select_ln143_reg_3436_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln143_reg_3432_pp0_iter8_reg = ap_const_lv1_0))) then
                bitcast_ln146_reg_4260 <= bitcast_ln146_fu_3237_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln143_fu_3107_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_w1_addr_reg_3444 <= sext_ln146_fu_3206_p1;
                select_ln143_2_reg_3440 <= select_ln143_2_fu_3172_p3;
                select_ln143_reg_3436 <= select_ln143_fu_3134_p3;
            end if;
        end if;
    end process;
    zext_ln140_4_cast_reg_3266(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln143_1_fu_3101_p2 <= std_logic_vector(unsigned(shl_ln_fu_3093_p3) + unsigned(zext_ln143_fu_3089_p1));
    add_ln143_2_fu_3154_p2 <= std_logic_vector(unsigned(shl_ln143_mid1_fu_3146_p3) + unsigned(zext_ln143_1_fu_3142_p1));
    add_ln143_3_fu_3113_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv7_1));
    add_ln143_fu_3122_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_kh_2) + unsigned(ap_const_lv4_1));
    add_ln144_fu_3216_p2 <= std_logic_vector(unsigned(select_ln143_fu_3134_p3) + unsigned(ap_const_lv4_1));
    add_ln146_1_fu_3184_p2 <= std_logic_vector(signed(sext_ln140_cast_fu_3060_p1) + signed(zext_ln140_3_cast_fu_3056_p1));
    add_ln146_2_fu_3190_p2 <= std_logic_vector(unsigned(zext_ln143_2_fu_3168_p1) + unsigned(zext_ln144_fu_3180_p1));
    add_ln146_fu_3200_p2 <= std_logic_vector(unsigned(zext_ln146_fu_3196_p1) + unsigned(add_ln146_1_fu_3184_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, m_axi_gmem_w1_RVALID, ap_block_state2_io, icmp_ln143_reg_3432_pp0_iter8_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((m_axi_gmem_w1_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln143_reg_3432_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, m_axi_gmem_w1_RVALID, ap_block_state2_io, icmp_ln143_reg_3432_pp0_iter8_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((m_axi_gmem_w1_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln143_reg_3432_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_state10_pp0_stage0_iter9_assign_proc : process(m_axi_gmem_w1_RVALID, icmp_ln143_reg_3432_pp0_iter8_reg)
    begin
                ap_block_state10_pp0_stage0_iter9 <= ((m_axi_gmem_w1_RVALID = ap_const_logic_0) and (icmp_ln143_reg_3432_pp0_iter8_reg = ap_const_lv1_0));
    end process;

        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(m_axi_gmem_w1_ARREADY, icmp_ln143_reg_3432)
    begin
                ap_block_state2_io <= ((m_axi_gmem_w1_ARREADY = ap_const_logic_0) and (icmp_ln143_reg_3432 = ap_const_lv1_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln143_fu_3107_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln143_fu_3107_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter9_stage0_assign_proc : process(ap_enable_reg_pp0_iter9, icmp_ln143_reg_3432_pp0_iter8_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln143_reg_3432_pp0_iter8_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter9_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter9_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_424)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_424;
        end if; 
    end process;


    ap_sig_allocacmp_kh_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, kh_fu_420)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_kh_2 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_kh_2 <= kh_fu_420;
        end if; 
    end process;


    ap_sig_allocacmp_kw_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, kw_fu_416, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_kw_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_kw_load <= kw_fu_416;
        end if; 
    end process;

    bitcast_ln146_fu_3237_p1 <= m_axi_gmem_w1_RDATA;
    conv1_weights_local_0_0_0_address1 <= conv1_weights_local_0_0_0_addr_reg_4255;

    conv1_weights_local_0_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_0_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_0_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_1_address1 <= conv1_weights_local_0_0_1_addr_reg_4250;

    conv1_weights_local_0_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_0_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_0_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_2_address1 <= conv1_weights_local_0_0_2_addr_reg_4245;

    conv1_weights_local_0_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_0_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_0_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_3_address1 <= conv1_weights_local_0_0_3_addr_reg_4240;

    conv1_weights_local_0_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_0_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_0_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_4_address1 <= conv1_weights_local_0_0_4_addr_reg_4235;

    conv1_weights_local_0_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_0_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_0_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_5_address1 <= conv1_weights_local_0_0_5_addr_reg_4230;

    conv1_weights_local_0_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_0_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_0_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_6_address1 <= conv1_weights_local_0_0_6_addr_reg_4225;

    conv1_weights_local_0_0_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_0_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_0_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_0_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_7_address1 <= conv1_weights_local_0_0_7_addr_reg_4220;

    conv1_weights_local_0_0_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_0_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_0_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_0_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_8_address1 <= conv1_weights_local_0_0_8_addr_reg_4215;

    conv1_weights_local_0_0_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_0_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_0_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_0_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_0_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_0_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_0_address1 <= conv1_weights_local_0_1_0_addr_reg_4210;

    conv1_weights_local_0_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_1_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_1_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_1_address1 <= conv1_weights_local_0_1_1_addr_reg_4205;

    conv1_weights_local_0_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_1_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_1_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_2_address1 <= conv1_weights_local_0_1_2_addr_reg_4200;

    conv1_weights_local_0_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_1_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_1_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_3_address1 <= conv1_weights_local_0_1_3_addr_reg_4195;

    conv1_weights_local_0_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_1_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_1_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_4_address1 <= conv1_weights_local_0_1_4_addr_reg_4190;

    conv1_weights_local_0_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_1_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_1_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_5_address1 <= conv1_weights_local_0_1_5_addr_reg_4185;

    conv1_weights_local_0_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_1_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_1_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_6_address1 <= conv1_weights_local_0_1_6_addr_reg_4180;

    conv1_weights_local_0_1_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_1_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_1_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_1_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_7_address1 <= conv1_weights_local_0_1_7_addr_reg_4175;

    conv1_weights_local_0_1_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_1_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_1_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_1_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_8_address1 <= conv1_weights_local_0_1_8_addr_reg_4170;

    conv1_weights_local_0_1_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_1_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_1_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_1_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_1_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_1_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_0_address1 <= conv1_weights_local_0_2_0_addr_reg_4165;

    conv1_weights_local_0_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_2_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_2_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_1_address1 <= conv1_weights_local_0_2_1_addr_reg_4160;

    conv1_weights_local_0_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_2_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_2_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_2_address1 <= conv1_weights_local_0_2_2_addr_reg_4155;

    conv1_weights_local_0_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_2_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_2_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_3_address1 <= conv1_weights_local_0_2_3_addr_reg_4150;

    conv1_weights_local_0_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_2_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_2_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_4_address1 <= conv1_weights_local_0_2_4_addr_reg_4145;

    conv1_weights_local_0_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_2_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_2_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_5_address1 <= conv1_weights_local_0_2_5_addr_reg_4140;

    conv1_weights_local_0_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_2_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_2_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_6_address1 <= conv1_weights_local_0_2_6_addr_reg_4135;

    conv1_weights_local_0_2_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_2_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_2_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_2_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_7_address1 <= conv1_weights_local_0_2_7_addr_reg_4130;

    conv1_weights_local_0_2_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_2_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_2_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_2_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_8_address1 <= conv1_weights_local_0_2_8_addr_reg_4125;

    conv1_weights_local_0_2_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_2_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_2_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_2_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_2_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_2_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_0_address1 <= conv1_weights_local_0_3_0_addr_reg_4120;

    conv1_weights_local_0_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_3_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_3_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_3_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_1_address1 <= conv1_weights_local_0_3_1_addr_reg_4115;

    conv1_weights_local_0_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_3_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_3_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_3_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_2_address1 <= conv1_weights_local_0_3_2_addr_reg_4110;

    conv1_weights_local_0_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_3_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_3_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_3_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_3_address1 <= conv1_weights_local_0_3_3_addr_reg_4105;

    conv1_weights_local_0_3_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_3_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_3_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_3_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_4_address1 <= conv1_weights_local_0_3_4_addr_reg_4100;

    conv1_weights_local_0_3_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_3_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_3_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_3_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_5_address1 <= conv1_weights_local_0_3_5_addr_reg_4095;

    conv1_weights_local_0_3_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_3_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_3_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_3_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_6_address1 <= conv1_weights_local_0_3_6_addr_reg_4090;

    conv1_weights_local_0_3_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_3_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_3_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_3_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_7_address1 <= conv1_weights_local_0_3_7_addr_reg_4085;

    conv1_weights_local_0_3_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_3_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_3_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_3_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_8_address1 <= conv1_weights_local_0_3_8_addr_reg_4080;

    conv1_weights_local_0_3_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_3_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_3_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_3_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_3_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_3_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_0_address1 <= conv1_weights_local_0_4_0_addr_reg_4075;

    conv1_weights_local_0_4_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_4_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_4_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_4_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_1_address1 <= conv1_weights_local_0_4_1_addr_reg_4070;

    conv1_weights_local_0_4_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_4_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_4_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_4_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_2_address1 <= conv1_weights_local_0_4_2_addr_reg_4065;

    conv1_weights_local_0_4_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_4_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_4_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_4_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_3_address1 <= conv1_weights_local_0_4_3_addr_reg_4060;

    conv1_weights_local_0_4_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_4_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_4_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_4_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_4_address1 <= conv1_weights_local_0_4_4_addr_reg_4055;

    conv1_weights_local_0_4_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_4_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_4_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_4_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_5_address1 <= conv1_weights_local_0_4_5_addr_reg_4050;

    conv1_weights_local_0_4_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_4_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_4_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_4_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_6_address1 <= conv1_weights_local_0_4_6_addr_reg_4045;

    conv1_weights_local_0_4_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_4_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_4_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_4_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_7_address1 <= conv1_weights_local_0_4_7_addr_reg_4040;

    conv1_weights_local_0_4_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_4_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_4_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_4_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_8_address1 <= conv1_weights_local_0_4_8_addr_reg_4035;

    conv1_weights_local_0_4_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_4_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_4_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_4_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_4_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_4_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_0_address1 <= conv1_weights_local_0_5_0_addr_reg_4030;

    conv1_weights_local_0_5_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_5_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_5_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_5_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_1_address1 <= conv1_weights_local_0_5_1_addr_reg_4025;

    conv1_weights_local_0_5_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_5_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_5_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_5_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_2_address1 <= conv1_weights_local_0_5_2_addr_reg_4020;

    conv1_weights_local_0_5_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_5_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_5_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_5_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_3_address1 <= conv1_weights_local_0_5_3_addr_reg_4015;

    conv1_weights_local_0_5_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_5_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_5_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_5_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_4_address1 <= conv1_weights_local_0_5_4_addr_reg_4010;

    conv1_weights_local_0_5_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_5_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_5_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_5_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_5_address1 <= conv1_weights_local_0_5_5_addr_reg_4005;

    conv1_weights_local_0_5_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_5_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_5_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_5_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_6_address1 <= conv1_weights_local_0_5_6_addr_reg_4000;

    conv1_weights_local_0_5_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_5_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_5_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_5_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_7_address1 <= conv1_weights_local_0_5_7_addr_reg_3995;

    conv1_weights_local_0_5_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_5_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_5_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_5_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_8_address1 <= conv1_weights_local_0_5_8_addr_reg_3990;

    conv1_weights_local_0_5_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_5_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_5_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_5_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_5_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_5_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_0_address1 <= conv1_weights_local_0_6_0_addr_reg_3985;

    conv1_weights_local_0_6_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_6_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_6_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_6_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_1_address1 <= conv1_weights_local_0_6_1_addr_reg_3980;

    conv1_weights_local_0_6_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_6_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_6_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_6_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_2_address1 <= conv1_weights_local_0_6_2_addr_reg_3975;

    conv1_weights_local_0_6_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_6_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_6_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_6_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_3_address1 <= conv1_weights_local_0_6_3_addr_reg_3970;

    conv1_weights_local_0_6_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_6_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_6_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_6_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_4_address1 <= conv1_weights_local_0_6_4_addr_reg_3965;

    conv1_weights_local_0_6_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_6_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_6_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_6_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_5_address1 <= conv1_weights_local_0_6_5_addr_reg_3960;

    conv1_weights_local_0_6_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_6_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_6_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_6_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_6_address1 <= conv1_weights_local_0_6_6_addr_reg_3955;

    conv1_weights_local_0_6_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_6_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_6_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_6_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_7_address1 <= conv1_weights_local_0_6_7_addr_reg_3950;

    conv1_weights_local_0_6_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_6_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_6_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_6_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_8_address1 <= conv1_weights_local_0_6_8_addr_reg_3945;

    conv1_weights_local_0_6_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_6_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_6_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_6_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_6_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_6_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_0_address1 <= conv1_weights_local_0_7_0_addr_reg_3940;

    conv1_weights_local_0_7_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_7_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_7_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_7_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_1_address1 <= conv1_weights_local_0_7_1_addr_reg_3935;

    conv1_weights_local_0_7_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_7_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_7_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_7_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_2_address1 <= conv1_weights_local_0_7_2_addr_reg_3930;

    conv1_weights_local_0_7_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_7_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_7_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_7_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_3_address1 <= conv1_weights_local_0_7_3_addr_reg_3925;

    conv1_weights_local_0_7_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_7_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_7_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_7_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_4_address1 <= conv1_weights_local_0_7_4_addr_reg_3920;

    conv1_weights_local_0_7_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_7_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_7_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_7_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_5_address1 <= conv1_weights_local_0_7_5_addr_reg_3915;

    conv1_weights_local_0_7_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_7_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_7_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_7_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_6_address1 <= conv1_weights_local_0_7_6_addr_reg_3910;

    conv1_weights_local_0_7_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_7_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_7_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_7_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_7_address1 <= conv1_weights_local_0_7_7_addr_reg_3905;

    conv1_weights_local_0_7_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_7_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_7_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_7_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_8_address1 <= conv1_weights_local_0_7_8_addr_reg_3900;

    conv1_weights_local_0_7_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_7_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_7_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_7_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_7_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_7_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_0_address1 <= conv1_weights_local_0_8_0_addr_reg_3895;

    conv1_weights_local_0_8_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_8_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_8_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_8_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_1_address1 <= conv1_weights_local_0_8_1_addr_reg_3890;

    conv1_weights_local_0_8_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_8_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_8_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_8_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_2_address1 <= conv1_weights_local_0_8_2_addr_reg_3885;

    conv1_weights_local_0_8_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_8_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_8_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_8_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_3_address1 <= conv1_weights_local_0_8_3_addr_reg_3880;

    conv1_weights_local_0_8_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_8_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_8_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_8_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_4_address1 <= conv1_weights_local_0_8_4_addr_reg_3875;

    conv1_weights_local_0_8_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_8_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_8_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_8_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_5_address1 <= conv1_weights_local_0_8_5_addr_reg_3870;

    conv1_weights_local_0_8_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_8_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_8_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_8_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_6_address1 <= conv1_weights_local_0_8_6_addr_reg_3865;

    conv1_weights_local_0_8_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_8_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_8_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_8_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_7_address1 <= conv1_weights_local_0_8_7_addr_reg_3860;

    conv1_weights_local_0_8_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_8_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_8_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_8_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_8_address1 <= conv1_weights_local_0_8_8_addr_reg_3855;

    conv1_weights_local_0_8_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_0_8_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_0_8_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_0_8_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) 
    and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_0))) then 
            conv1_weights_local_0_8_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_0_8_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_0_address1 <= conv1_weights_local_1_0_0_addr_reg_3850;

    conv1_weights_local_1_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_0_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_0_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_1_address1 <= conv1_weights_local_1_0_1_addr_reg_3845;

    conv1_weights_local_1_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_0_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_0_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_2_address1 <= conv1_weights_local_1_0_2_addr_reg_3840;

    conv1_weights_local_1_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_0_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_0_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_3_address1 <= conv1_weights_local_1_0_3_addr_reg_3835;

    conv1_weights_local_1_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_0_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_0_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_4_address1 <= conv1_weights_local_1_0_4_addr_reg_3830;

    conv1_weights_local_1_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_0_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_0_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_5_address1 <= conv1_weights_local_1_0_5_addr_reg_3825;

    conv1_weights_local_1_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_0_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_0_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_6_address1 <= conv1_weights_local_1_0_6_addr_reg_3820;

    conv1_weights_local_1_0_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_0_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_0_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_0_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_7_address1 <= conv1_weights_local_1_0_7_addr_reg_3815;

    conv1_weights_local_1_0_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_0_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_0_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_0_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_8_address1 <= conv1_weights_local_1_0_8_addr_reg_3810;

    conv1_weights_local_1_0_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_0_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_0_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_0_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_0_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_0_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_0_address1 <= conv1_weights_local_1_1_0_addr_reg_3805;

    conv1_weights_local_1_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_1_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_1_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_1_address1 <= conv1_weights_local_1_1_1_addr_reg_3800;

    conv1_weights_local_1_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_1_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_1_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_2_address1 <= conv1_weights_local_1_1_2_addr_reg_3795;

    conv1_weights_local_1_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_1_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_1_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_3_address1 <= conv1_weights_local_1_1_3_addr_reg_3790;

    conv1_weights_local_1_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_1_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_1_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_4_address1 <= conv1_weights_local_1_1_4_addr_reg_3785;

    conv1_weights_local_1_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_1_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_1_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_5_address1 <= conv1_weights_local_1_1_5_addr_reg_3780;

    conv1_weights_local_1_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_1_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_1_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_6_address1 <= conv1_weights_local_1_1_6_addr_reg_3775;

    conv1_weights_local_1_1_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_1_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_1_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_1_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_7_address1 <= conv1_weights_local_1_1_7_addr_reg_3770;

    conv1_weights_local_1_1_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_1_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_1_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_1_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_8_address1 <= conv1_weights_local_1_1_8_addr_reg_3765;

    conv1_weights_local_1_1_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_1_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_1_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_1_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_1_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_1_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_0_address1 <= conv1_weights_local_1_2_0_addr_reg_3760;

    conv1_weights_local_1_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_2_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_2_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_1_address1 <= conv1_weights_local_1_2_1_addr_reg_3755;

    conv1_weights_local_1_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_2_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_2_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_2_address1 <= conv1_weights_local_1_2_2_addr_reg_3750;

    conv1_weights_local_1_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_2_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_2_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_3_address1 <= conv1_weights_local_1_2_3_addr_reg_3745;

    conv1_weights_local_1_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_2_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_2_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_4_address1 <= conv1_weights_local_1_2_4_addr_reg_3740;

    conv1_weights_local_1_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_2_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_2_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_5_address1 <= conv1_weights_local_1_2_5_addr_reg_3735;

    conv1_weights_local_1_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_2_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_2_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_6_address1 <= conv1_weights_local_1_2_6_addr_reg_3730;

    conv1_weights_local_1_2_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_2_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_2_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_2_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_7_address1 <= conv1_weights_local_1_2_7_addr_reg_3725;

    conv1_weights_local_1_2_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_2_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_2_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_2_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_8_address1 <= conv1_weights_local_1_2_8_addr_reg_3720;

    conv1_weights_local_1_2_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_2_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_2_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_2_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_2_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_2_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_0_address1 <= conv1_weights_local_1_3_0_addr_reg_3715;

    conv1_weights_local_1_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_3_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_3_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_3_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_1_address1 <= conv1_weights_local_1_3_1_addr_reg_3710;

    conv1_weights_local_1_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_3_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_3_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_3_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_2_address1 <= conv1_weights_local_1_3_2_addr_reg_3705;

    conv1_weights_local_1_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_3_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_3_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_3_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_3_address1 <= conv1_weights_local_1_3_3_addr_reg_3700;

    conv1_weights_local_1_3_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_3_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_3_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_3_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_4_address1 <= conv1_weights_local_1_3_4_addr_reg_3695;

    conv1_weights_local_1_3_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_3_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_3_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_3_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_5_address1 <= conv1_weights_local_1_3_5_addr_reg_3690;

    conv1_weights_local_1_3_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_3_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_3_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_3_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_6_address1 <= conv1_weights_local_1_3_6_addr_reg_3685;

    conv1_weights_local_1_3_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_3_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_3_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_3_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_7_address1 <= conv1_weights_local_1_3_7_addr_reg_3680;

    conv1_weights_local_1_3_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_3_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_3_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_3_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_8_address1 <= conv1_weights_local_1_3_8_addr_reg_3675;

    conv1_weights_local_1_3_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_3_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_3_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_3_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_3_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_3_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_0_address1 <= conv1_weights_local_1_4_0_addr_reg_3670;

    conv1_weights_local_1_4_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_4_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_4_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_4_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_1_address1 <= conv1_weights_local_1_4_1_addr_reg_3665;

    conv1_weights_local_1_4_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_4_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_4_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_4_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_2_address1 <= conv1_weights_local_1_4_2_addr_reg_3660;

    conv1_weights_local_1_4_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_4_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_4_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_4_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_3_address1 <= conv1_weights_local_1_4_3_addr_reg_3655;

    conv1_weights_local_1_4_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_4_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_4_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_4_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_4_address1 <= conv1_weights_local_1_4_4_addr_reg_3650;

    conv1_weights_local_1_4_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_4_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_4_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_4_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_5_address1 <= conv1_weights_local_1_4_5_addr_reg_3645;

    conv1_weights_local_1_4_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_4_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_4_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_4_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_6_address1 <= conv1_weights_local_1_4_6_addr_reg_3640;

    conv1_weights_local_1_4_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_4_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_4_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_4_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_7_address1 <= conv1_weights_local_1_4_7_addr_reg_3635;

    conv1_weights_local_1_4_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_4_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_4_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_4_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_8_address1 <= conv1_weights_local_1_4_8_addr_reg_3630;

    conv1_weights_local_1_4_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_4_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_4_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_4_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_4_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_4_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_0_address1 <= conv1_weights_local_1_5_0_addr_reg_3625;

    conv1_weights_local_1_5_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_5_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_5_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_5_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_1_address1 <= conv1_weights_local_1_5_1_addr_reg_3620;

    conv1_weights_local_1_5_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_5_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_5_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_5_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_2_address1 <= conv1_weights_local_1_5_2_addr_reg_3615;

    conv1_weights_local_1_5_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_5_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_5_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_5_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_3_address1 <= conv1_weights_local_1_5_3_addr_reg_3610;

    conv1_weights_local_1_5_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_5_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_5_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_5_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_4_address1 <= conv1_weights_local_1_5_4_addr_reg_3605;

    conv1_weights_local_1_5_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_5_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_5_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_5_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_5_address1 <= conv1_weights_local_1_5_5_addr_reg_3600;

    conv1_weights_local_1_5_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_5_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_5_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_5_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_6_address1 <= conv1_weights_local_1_5_6_addr_reg_3595;

    conv1_weights_local_1_5_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_5_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_5_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_5_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_7_address1 <= conv1_weights_local_1_5_7_addr_reg_3590;

    conv1_weights_local_1_5_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_5_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_5_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_5_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_8_address1 <= conv1_weights_local_1_5_8_addr_reg_3585;

    conv1_weights_local_1_5_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_5_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_5_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_5_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_5_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_5_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_0_address1 <= conv1_weights_local_1_6_0_addr_reg_3580;

    conv1_weights_local_1_6_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_6_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_6_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_6_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_1_address1 <= conv1_weights_local_1_6_1_addr_reg_3575;

    conv1_weights_local_1_6_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_6_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_6_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_6_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_2_address1 <= conv1_weights_local_1_6_2_addr_reg_3570;

    conv1_weights_local_1_6_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_6_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_6_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_6_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_3_address1 <= conv1_weights_local_1_6_3_addr_reg_3565;

    conv1_weights_local_1_6_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_6_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_6_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_6_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_4_address1 <= conv1_weights_local_1_6_4_addr_reg_3560;

    conv1_weights_local_1_6_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_6_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_6_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_6_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_5_address1 <= conv1_weights_local_1_6_5_addr_reg_3555;

    conv1_weights_local_1_6_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_6_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_6_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_6_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_6_address1 <= conv1_weights_local_1_6_6_addr_reg_3550;

    conv1_weights_local_1_6_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_6_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_6_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_6_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_7_address1 <= conv1_weights_local_1_6_7_addr_reg_3545;

    conv1_weights_local_1_6_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_6_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_6_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_6_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_8_address1 <= conv1_weights_local_1_6_8_addr_reg_3540;

    conv1_weights_local_1_6_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_6_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_6_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_6_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_6_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_6_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_0_address1 <= conv1_weights_local_1_7_0_addr_reg_3535;

    conv1_weights_local_1_7_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_7_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_7_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_7_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_1_address1 <= conv1_weights_local_1_7_1_addr_reg_3530;

    conv1_weights_local_1_7_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_7_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_7_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_7_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_2_address1 <= conv1_weights_local_1_7_2_addr_reg_3525;

    conv1_weights_local_1_7_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_7_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_7_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_7_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_3_address1 <= conv1_weights_local_1_7_3_addr_reg_3520;

    conv1_weights_local_1_7_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_7_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_7_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_7_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_4_address1 <= conv1_weights_local_1_7_4_addr_reg_3515;

    conv1_weights_local_1_7_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_7_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_7_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_7_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_5_address1 <= conv1_weights_local_1_7_5_addr_reg_3510;

    conv1_weights_local_1_7_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_7_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_7_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_7_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_6_address1 <= conv1_weights_local_1_7_6_addr_reg_3505;

    conv1_weights_local_1_7_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_7_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_7_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_7_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_7_address1 <= conv1_weights_local_1_7_7_addr_reg_3500;

    conv1_weights_local_1_7_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_7_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_7_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_7_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_8_address1 <= conv1_weights_local_1_7_8_addr_reg_3495;

    conv1_weights_local_1_7_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_7_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_7_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_7_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_7_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_7_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_0_address1 <= conv1_weights_local_1_8_0_addr_reg_3490;

    conv1_weights_local_1_8_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_8_0_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_0_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_8_0_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_8_0_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_1_address1 <= conv1_weights_local_1_8_1_addr_reg_3485;

    conv1_weights_local_1_8_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_8_1_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_1_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_8_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_8_1_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_2_address1 <= conv1_weights_local_1_8_2_addr_reg_3480;

    conv1_weights_local_1_8_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_8_2_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_2_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_8_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_8_2_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_3_address1 <= conv1_weights_local_1_8_3_addr_reg_3475;

    conv1_weights_local_1_8_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_8_3_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_3_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_8_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_8_3_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_4_address1 <= conv1_weights_local_1_8_4_addr_reg_3470;

    conv1_weights_local_1_8_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_8_4_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_4_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_8_4_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_8_4_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_5_address1 <= conv1_weights_local_1_8_5_addr_reg_3465;

    conv1_weights_local_1_8_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_8_5_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_5_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_8_5_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_8_5_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_6_address1 <= conv1_weights_local_1_8_6_addr_reg_3460;

    conv1_weights_local_1_8_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_8_6_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_6_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_8_6_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_8_6_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_7_address1 <= conv1_weights_local_1_8_7_addr_reg_3455;

    conv1_weights_local_1_8_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_8_7_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_7_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_8_7_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_8_7_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_8_address1 <= conv1_weights_local_1_8_8_addr_reg_3450;

    conv1_weights_local_1_8_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv1_weights_local_1_8_8_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    conv1_weights_local_1_8_8_d1 <= bitcast_ln146_reg_4260;

    conv1_weights_local_1_8_8_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln140_2_read_reg_3262, ap_block_pp0_stage0_11001, select_ln143_reg_3436_pp0_iter9_reg, select_ln143_2_reg_3440_pp0_iter9_reg)
    begin
        if ((not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_0)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_1)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_2)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_3)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_4)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_5)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_6)) and not((select_ln143_reg_3436_pp0_iter9_reg = ap_const_lv4_7)) and not((select_ln143_2_reg_3440_pp0_iter9_reg = ap_const_lv4_7)) 
    and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln140_2_read_reg_3262 = ap_const_lv1_1))) then 
            conv1_weights_local_1_8_8_we1 <= ap_const_logic_1;
        else 
            conv1_weights_local_1_8_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    gmem_w1_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem_w1_ARREADY, icmp_ln143_reg_3432, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln143_reg_3432 = ap_const_lv1_0))) then 
            gmem_w1_blk_n_AR <= m_axi_gmem_w1_ARREADY;
        else 
            gmem_w1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_w1_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter9, m_axi_gmem_w1_RVALID, icmp_ln143_reg_3432_pp0_iter8_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln143_reg_3432_pp0_iter8_reg = ap_const_lv1_0))) then 
            gmem_w1_blk_n_R <= m_axi_gmem_w1_RVALID;
        else 
            gmem_w1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln143_fu_3107_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv7_51) else "0";
    icmp_ln144_fu_3128_p2 <= "1" when (ap_sig_allocacmp_kw_load = ap_const_lv4_9) else "0";
    m_axi_gmem_w1_ARADDR <= gmem_w1_addr_reg_3444;
    m_axi_gmem_w1_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_w1_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_w1_ARID <= ap_const_lv1_0;
    m_axi_gmem_w1_ARLEN <= ap_const_lv32_1;
    m_axi_gmem_w1_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_w1_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_w1_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_w1_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_w1_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_w1_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_w1_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln143_reg_3432, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln143_reg_3432 = ap_const_lv1_0))) then 
            m_axi_gmem_w1_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_w1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_w1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_w1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_w1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_w1_AWID <= ap_const_lv1_0;
    m_axi_gmem_w1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_w1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_w1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_w1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_w1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_w1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_w1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_w1_AWVALID <= ap_const_logic_0;
    m_axi_gmem_w1_BREADY <= ap_const_logic_0;

    m_axi_gmem_w1_RREADY_assign_proc : process(ap_enable_reg_pp0_iter9, icmp_ln143_reg_3432_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln143_reg_3432_pp0_iter8_reg = ap_const_lv1_0))) then 
            m_axi_gmem_w1_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_w1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_w1_WDATA <= ap_const_lv32_0;
    m_axi_gmem_w1_WID <= ap_const_lv1_0;
    m_axi_gmem_w1_WLAST <= ap_const_logic_0;
    m_axi_gmem_w1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_w1_WUSER <= ap_const_lv1_0;
    m_axi_gmem_w1_WVALID <= ap_const_logic_0;
    select_ln143_1_fu_3160_p3 <= 
        add_ln143_2_fu_3154_p2 when (icmp_ln144_fu_3128_p2(0) = '1') else 
        add_ln143_1_fu_3101_p2;
    select_ln143_2_fu_3172_p3 <= 
        add_ln143_fu_3122_p2 when (icmp_ln144_fu_3128_p2(0) = '1') else 
        ap_sig_allocacmp_kh_2;
    select_ln143_fu_3134_p3 <= 
        ap_const_lv4_0 when (icmp_ln144_fu_3128_p2(0) = '1') else 
        ap_sig_allocacmp_kw_load;
        sext_ln140_cast_fu_3060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln140),63));

        sext_ln146_fu_3206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln146_fu_3200_p2),64));

    shl_ln143_mid1_fu_3146_p3 <= (add_ln143_fu_3122_p2 & ap_const_lv3_0);
    shl_ln_fu_3093_p3 <= (ap_sig_allocacmp_kh_2 & ap_const_lv3_0);
    trunc_ln140_2_read_reg_3262 <= trunc_ln140_2;
    zext_ln140_3_cast_fu_3056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln140_3),63));
    zext_ln140_4_cast_fu_3064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln140_4),64));
    zext_ln143_1_fu_3142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln143_fu_3122_p2),7));
    zext_ln143_2_fu_3168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln143_1_fu_3160_p3),8));
    zext_ln143_fu_3089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_kh_2),7));
    zext_ln144_fu_3180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln143_fu_3134_p3),8));
    zext_ln146_fu_3196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln146_2_fu_3190_p2),63));
end behav;
