Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx150-2-fgg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/ise_projects/Thesis/sinetable.v" into library work
Parsing module <sinetable>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/testcompute.v" into library work
Parsing module <testcompute>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/okLibrary.v" into library work
Parsing module <okHost>.
Parsing module <okCoreHarness>.
Parsing module <okWireIn>.
Parsing module <okWireOut>.
Parsing module <okTriggerIn>.
Parsing module <okTriggerOut>.
Parsing module <okPipeIn>.
Parsing module <okPipeOut>.
Parsing module <okBTPipeIn>.
Parsing module <okBTPipeOut>.
Parsing module <okWireOR>.
Analyzing Verilog file "/home/ise/ise_projects/Thesis/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.
WARNING:HDLCompiler:1016 - "/home/ise/ise_projects/Thesis/okLibrary.v" Line 40: Port CLK180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/ise_projects/Thesis/okLibrary.v" Line 68: Port BUSY is not connected to this instance

Elaborating module <okHost>.

Elaborating module <DCM_SP>.

Elaborating module <BUFG>.

Elaborating module <FDS>.

Elaborating module <FD>.

Elaborating module <IOBUF>.

Elaborating module <IODELAY2(IDELAY_TYPE="FIXED",IDELAY_VALUE=100,DELAY_SRC="IDATAIN")>.

Elaborating module <FDRE>.

Elaborating module <OBUF>.

Elaborating module <okCoreHarness>.
WARNING:HDLCompiler:1127 - "/home/ise/ise_projects/Thesis/top.v" Line 56: Assignment to ti_clk ignored, since the identifier is never used

Elaborating module <okWireOR(N=1)>.
WARNING:HDLCompiler:413 - "/home/ise/ise_projects/Thesis/top.v" Line 71: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <testcompute>.

Elaborating module <sinetable>.

Elaborating module <okWireIn>.

Elaborating module <okWireOut>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/ise/ise_projects/Thesis/top.v".
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/ise_projects/Thesis/top.v" line 51: Output port <ti_clk> of the instance <okHI> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <toSineClock>.
    Found 16-bit register for signal <loops>.
    Found 16-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT<15:0>> created at line 71.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "/home/ise/ise_projects/Thesis/okLibrary.v".
    Set property "IOB = TRUE" for instance <delays[0].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[1].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[2].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[3].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[4].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[5].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[6].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[7].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[8].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[9].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[10].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[11].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[12].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[13].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[14].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[15].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout1>.
    Summary:
	no macro.
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "/home/ise/ise_projects/Thesis/okLibrary.v".
        N = 1
    Summary:
	no macro.
Unit <okWireOR> synthesized.

Synthesizing Unit <testcompute>.
    Related source file is "/home/ise/ise_projects/Thesis/testcompute.v".
    Found 16-bit register for signal <totalphase>.
    Found 16-bit adder for signal <totalphase[15]_phaseadd[15]_add_2_OUT> created at line 42.
    Found 12x12-bit multiplier for signal <n0007> created at line 35.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <testcompute> synthesized.

Synthesizing Unit <sinetable>.
    Related source file is "/home/ise/ise_projects/Thesis/sinetable.v".
    Found 65536x12-bit Read Only RAM for signal <result>
    Summary:
	inferred   1 RAM(s).
Unit <sinetable> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 65536x12-bit single-port Read Only RAM                : 1
# Multipliers                                          : 1
 12x12-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
# Registers                                            : 3
 1-bit register                                        : 1
 16-bit register                                       : 2
# Multiplexers                                         : 3
 16-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <okWireIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <okCoreHarness.ngc>.
Reading core <TFIFO64x8a_64x8b.ngc>.
Loading core <okWireIn> for timing and area information for instance <ep00>.
Loading core <okWireIn> for timing and area information for instance <ep01>.
Loading core <okWireIn> for timing and area information for instance <ep02>.
Loading core <okWireIn> for timing and area information for instance <ep03>.
Loading core <okWireIn> for timing and area information for instance <ep04>.
Loading core <okWireOut> for timing and area information for instance <ep20>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.

Synthesizing (advanced) Unit <sinetable>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_result> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 65536-word x 12-bit                 |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <phase>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <result>        |          |
    -----------------------------------------------------------------------
Unit <sinetable> synthesized (advanced).

Synthesizing (advanced) Unit <testcompute>.
The following registers are absorbed into accumulator <totalphase>: 1 register on signal <totalphase>.
Unit <testcompute> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 65536x12-bit single-port distributed Read Only RAM    : 1
# Multipliers                                          : 1
 12x12-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 16-bit subtractor                                     : 1
# Accumulators                                         : 1
 16-bit up loadable accumulator                        : 1
# Registers                                            : 69
 Flip-Flops                                            : 69
# Multiplexers                                         : 2
 16-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <okHost> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 9.
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10956
#      GND                         : 4
#      INV                         : 47
#      LUT1                        : 32
#      LUT2                        : 157
#      LUT3                        : 322
#      LUT4                        : 994
#      LUT5                        : 2136
#      LUT6                        : 6801
#      LUT6_2                      : 50
#      MUXCY                       : 116
#      MUXF7                       : 179
#      MUXF8                       : 4
#      VCC                         : 2
#      XORCY                       : 112
# FlipFlops/Latches                : 750
#      FD                          : 168
#      FDC                         : 9
#      FDCE                        : 124
#      FDE                         : 83
#      FDP                         : 32
#      FDPE                        : 8
#      FDR                         : 63
#      FDRE                        : 254
#      FDS                         : 7
#      FDSE                        : 2
# RAMS                             : 17
#      RAM128X1S                   : 8
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 7
#      IBUFG                       : 1
#      IOBUF                       : 17
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 17
#      DNA_PORT                    : 1
#      IODELAY2                    : 16

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             702  out of  184304     0%  
 Number of Slice LUTs:                10584  out of  92152    11%  
    Number used as Logic:             10539  out of  92152    11%  
    Number used as Memory:               45  out of  21680     0%  
       Number used as RAM:               44
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10949
   Number with an unused Flip Flop:   10247  out of  10949    93%  
   Number with an unused LUT:           365  out of  10949     3%  
   Number of fully used LUT-FF pairs:   337  out of  10949     3%  
   Number of unique control sets:        57

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  36  out of    338    10%  
    IOB Flip Flops/Latches:              48

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    268     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of    180     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                      | Load  |
-----------------------------------+------------------------------------------------------------+-------+
clk1                               | BUFGP                                                      | 17    |
toSineClock                        | NONE(testc/totalphase_0)                                   | 16    |
hi_in<0>                           | DCM_SP:CLK0                                                | 735   |
okHI/core0/okCH<1>                 | NONE(okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)| 1     |
-----------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.715ns (Maximum Frequency: 129.618MHz)
   Minimum input arrival time before clock: 7.073ns
   Maximum output required time after clock: 23.749ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 4.641ns (frequency: 215.471MHz)
  Total number of paths / destination ports: 408 / 17
-------------------------------------------------------------------------
Delay:               4.641ns (Levels of Logic = 3)
  Source:            loops_7 (FF)
  Destination:       loops_0 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: loops_7 to loops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  loops_7 (loops_7)
     LUT6:I0->O            1   0.254   0.790  GND_1_o_GND_1_o_equal_3_o<15>2 (GND_1_o_GND_1_o_equal_3_o<15>1)
     LUT6:I4->O           17   0.250   1.317  GND_1_o_GND_1_o_equal_3_o<15>3 (GND_1_o_GND_1_o_equal_3_o)
     LUT4:I2->O            1   0.250   0.000  Mmux_GND_1_o_ep04wire[15]_mux_5_OUT161 (GND_1_o_ep04wire[15]_mux_5_OUT<9>)
     FD:D                      0.074          loops_9
    ----------------------------------------
    Total                      4.641ns (1.353ns logic, 3.288ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'toSineClock'
  Clock period: 5.254ns (frequency: 190.343MHz)
  Total number of paths / destination ports: 256 / 16
-------------------------------------------------------------------------
Delay:               5.254ns (Levels of Logic = 8)
  Source:            testc/totalphase_9 (FF)
  Destination:       testc/totalphase_15 (FF)
  Source Clock:      toSineClock rising
  Destination Clock: toSineClock rising

  Data Path: testc/totalphase_9 to testc/totalphase_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q            4509   0.525   3.863  testc/totalphase_9 (testc/totalphase_9)
     LUT4:I0->O            1   0.254   0.000  testc/Maccum_totalphase_lut<9> (testc/Maccum_totalphase_lut<9>)
     MUXCY:S->O            1   0.215   0.000  testc/Maccum_totalphase_cy<9> (testc/Maccum_totalphase_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  testc/Maccum_totalphase_cy<10> (testc/Maccum_totalphase_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  testc/Maccum_totalphase_cy<11> (testc/Maccum_totalphase_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  testc/Maccum_totalphase_cy<12> (testc/Maccum_totalphase_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  testc/Maccum_totalphase_cy<13> (testc/Maccum_totalphase_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  testc/Maccum_totalphase_cy<14> (testc/Maccum_totalphase_cy<14>)
     XORCY:CI->O           1   0.206   0.000  testc/Maccum_totalphase_xor<15> (Result<15>)
     FD:D                      0.074          testc/totalphase_15
    ----------------------------------------
    Total                      5.254ns (1.390ns logic, 3.863ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 7.715ns (frequency: 129.618MHz)
  Total number of paths / destination ports: 18632 / 1593
-------------------------------------------------------------------------
Delay:               7.715ns (Levels of Logic = 3)
  Source:            okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       okHI/core0/core0/a0/atmel_status_fuses_19 (FF)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/atmel_status_fuses_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA7   16   2.100   1.181  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pico_instr<7>)
     LUT6_2:I3->O5        10   0.214   1.284  core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut (core0/a0/pico_port_id<6>)
     LUT5:I1->O            5   0.254   0.841  core0/a0/_n0189_inv11 (core0/a0/_n0189_inv1)
     LUT5:I4->O           20   0.254   1.285  core0/a0/_n0210_inv1 (core0/a0/_n0210_inv)
     FDE:CE                    0.302          core0/a0/atmel_status_fuses_0
    ----------------------------------------
    Total                      7.715ns (3.124ns logic, 4.591ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'okHI/core0/okCH<1>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      okHI/core0/okCH<1> rising
  Destination Clock: okHI/core0/okCH<1> rising

  Data Path: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 1040 / 250
-------------------------------------------------------------------------
Offset:              7.073ns (Levels of Logic = 6)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/core0/core0/ti_dataout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI/core0:okHC<7>'
     LUT4:I0->O            2   0.254   0.726  core0/hi_addr[3]_hi_addr[3]_OR_157_o1 (core0/hi_addr[3]_hi_addr[3]_OR_157_o)
     LUT4:I3->O            1   0.254   0.682  core0/state[31]_ti_dataout[15]_select_93_OUT<0>13 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>13)
     LUT5:I4->O           16   0.254   1.637  core0/state[31]_ti_dataout[15]_select_93_OUT<0>14 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>1)
     LUT6:I0->O            1   0.254   0.000  core0/state[31]_ti_dataout[15]_select_93_OUT<3>1 (core0/state[31]_ti_dataout[15]_select_93_OUT<3>)
     FDE:D                     0.074          core0/ti_dataout_3
    ----------------------------------------
    Total                      7.073ns (2.418ns logic, 4.655ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 134 / 29
-------------------------------------------------------------------------
Offset:              8.737ns (Levels of Logic = 3)
  Source:            ep00/ep_dataout_11 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: ep00/ep_dataout_11 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  ep_dataout_11 (ep_dataout<11>)
     end scope: 'ep00:ep_dataout<11>'
     DSP48A1:B11->M11      2   3.894   0.725  testc/Mmult_n0007 (led_7_OBUF)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      8.737ns (7.331ns logic, 1.406ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'toSineClock'
  Total number of paths / destination ports: 934664 / 8
-------------------------------------------------------------------------
Offset:              23.749ns (Levels of Logic = 13)
  Source:            testc/totalphase_9 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      toSineClock rising

  Data Path: testc/totalphase_9 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q            4509   0.525   3.863  testc/totalphase_9 (testc/totalphase_9)
     LUT5:I1->O            6   0.254   1.306  testc/sinl/Mram_result4741736545 (testc/sinl/Mram_result4741736544)
     LUT6:I1->O            1   0.254   1.112  testc/sinl/Mram_result4741738485 (testc/sinl/Mram_result4741738484)
     LUT5:I0->O            1   0.254   0.790  testc/sinl/Mram_result4741738491 (testc/sinl/Mram_result4741738490)
     LUT6:I4->O            1   0.250   0.910  testc/sinl/Mram_result4741738501_SW0_SW0 (N1076)
     LUT4:I1->O            1   0.235   0.682  testc/sinl/Mram_result4741738501_SW0 (N382)
     LUT6:I5->O            1   0.254   0.958  testc/sinl/Mram_result4741738501 (testc/sinl/Mram_result4741738500)
     LUT6:I2->O            1   0.254   0.790  testc/sinl/Mram_result4741738502 (testc/sinl/Mram_result4741738501)
     LUT4:I2->O            1   0.250   0.910  testc/sinl/Mram_result4741738503 (testc/sinl/Mram_result4741738502)
     LUT5:I2->O            1   0.235   0.790  testc/sinl/Mram_result4741739103 (testc/sinl/Mram_result4741739102)
     LUT6:I4->O            1   0.250   0.790  testc/sinl/Mram_result47417310202 (testc/sinl/Mram_result47417310201)
     LUT6:I4->O            1   0.250   0.681  testc/sinl/Mram_result47417312642 (testc/sineresult<0>)
     DSP48A1:A0->M11       2   3.265   0.725  testc/Mmult_n0007 (led_7_OBUF)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                     23.749ns (9.442ns logic, 14.307ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            hi_inout<15> (PAD)
  Destination:       okHI/delays[15].iodelay_inst:IDATAIN (PAD)

  Data Path: hi_inout<15> to okHI/delays[15].iodelay_inst:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   1.328   0.000  okHI/delays[15].iobf0 (okHI/iobf0_hi_datain<15>)
    IODELAY2:IDATAIN           0.000          okHI/delays[15].iodelay_inst
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    4.641|         |         |         |
hi_in<0>       |    2.850|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    7.715|         |         |         |
toSineClock    |   20.911|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock okHI/core0/okCH<1>
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
okHI/core0/okCH<1>|    3.081|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock toSineClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    3.596|         |         |         |
toSineClock    |    5.254|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 290.00 secs
Total CPU time to Xst completion: 281.44 secs
 
--> 


Total memory usage is 1121040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :   17 (   0 filtered)

