

Microchip Technology PIC18 Macro Assembler V1.34 build -361300703 
                                                                                                           Sat Dec 28 07:01:30 2019


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.34
     3                           	; Copyright (C) 1984-2015 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --chip=18F25K22 -G \
    11                           	; -mdist/default/debug/LC_meter_18f25k22_xc8.X.debug.map -D__DEBUG=1 \
    12                           	; --debugger=none -DXPRJ_default=default --double=32 --float=24 \
    13                           	; --emi=wordwrite --opt=+asm,+asmfile,+speed,-space,-debug \
    14                           	; --addrqual=ignore --mode=pro -D__XC=1 -D__18f25k22=1 -DUSE_TIMER1=1 \
    15                           	; -DUSE_TIMER2=1 -DUSE_HD44780_LCD=1 -DXTAL_FREQ=16000000 \
    16                           	; -DBAUD_RATE=38400 -DUSE_TIMER0=1 -DMCHP_XC8=1 -P -N255 -I../../../src \
    17                           	; -I../../../lib -I../../.. -v --warn=3 --asmlist \
    18                           	; --summary=default,-psect,-class,+mem,-hex,-file \
    19                           	; --output=default,-inhx032 \
    20                           	; --runtime=default,+clear,+init,+keep,-no_startup,+download,+config,+clib,-plib \
    21                           	; --output=+mcof,-elf --stack=hybrid:auto:auto:auto \
    22                           	; --errformat=%f:%l: error: (%n) %s \
    23                           	; --warnformat=%f:%l: warning: (%n) %s \
    24                           	; --msgformat=%f:%l: advisory: (%n) %s --summary=+xml \
    25                           	; --summarydir=dist/default/debug/memoryfile.xml \
    26                           	; -odist/default/debug/LC_meter_18f25k22_xc8.X.debug.cof \
    27                           	; build/default/debug/_ext/1386528437/print.p1 \
    28                           	; build/default/debug/_ext/1386521430/timer.p1 \
    29                           	; build/default/debug/_ext/1386521430/format.p1 \
    30                           	; build/default/debug/_ext/1386521430/lcd44780.p1 \
    31                           	; build/default/debug/_ext/1386521430/buffer.p1 \
    32                           	; build/default/debug/_ext/2124829536/LC-meter.p1 \
    33                           	; build/default/debug/_ext/1386528437/measure.p1 --ccmode=cci
    34                           	;
    35                           
    36                           
    37                           	processor	18F25K22
    38                           
    39                           	GLOBAL	_main,start
    40                           	FNROOT	_main
    41                           
    42  0000                     
    43                           	psect	config,class=CONFIG,delta=1,noexec
    44                           	psect	idloc,class=IDLOC,delta=1,noexec
    45                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    46                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    47                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    48                           	psect	rbss,class=COMRAM,space=1,noexec
    49                           	psect	bss,class=RAM,space=1,noexec
    50                           	psect	rdata,class=COMRAM,space=1,noexec
    51                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    52                           	psect	bss,class=RAM,space=1,noexec
    53                           	psect	data,class=RAM,space=1,noexec
    54                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    55                           	psect	nvrram,class=COMRAM,space=1,noexec
    56                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    57                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    58                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    59                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    60                           	psect	bigbss,class=BIGRAM,space=1,noexec
    61                           	psect	bigdata,class=BIGRAM,space=1,noexec
    62                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    63                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    64                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    65                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    66                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    67                           
    68                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    69                           	psect	powerup,class=CODE,delta=1,reloc=2
    70                           	psect	intcode,class=CODE,delta=1,reloc=2
    71                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    72                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    73                           	psect	intret,class=CODE,delta=1,reloc=2
    74                           	psect	intentry,class=CODE,delta=1,reloc=2
    75                           
    76                           	psect	intsave_regs,class=BIGRAM,space=1
    77                           	psect	init,class=CODE,delta=1,reloc=2
    78                           	psect	text,class=CODE,delta=1,reloc=2
    79                           GLOBAL	intlevel0,intlevel1,intlevel2
    80                           intlevel0:
    81  000000                     intlevel1:
    82  000000                     intlevel2:
    83  000000                     GLOBAL	intlevel3
    84                           intlevel3:
    85  000000                     	psect	end_init,class=CODE,delta=1,reloc=2
    86                           	psect	clrtext,class=CODE,delta=1,reloc=2
    87                           
    88                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    89                           	psect	smallconst
    90                           	GLOBAL	__smallconst
    91                           __smallconst:
    92  000600                     	psect	mediumconst
    93                           	GLOBAL	__mediumconst
    94                           __mediumconst:
    95  000000                     wreg	EQU	0FE8h
    96  0000                     fsr0l	EQU	0FE9h
    97  0000                     fsr0h	EQU	0FEAh
    98  0000                     fsr1l	EQU	0FE1h
    99  0000                     fsr1h	EQU	0FE2h
   100  0000                     fsr2l	EQU	0FD9h
   101  0000                     fsr2h	EQU	0FDAh
   102  0000                     postinc0	EQU	0FEEh
   103  0000                     postdec0	EQU	0FEDh
   104  0000                     postinc1	EQU	0FE6h
   105  0000                     postdec1	EQU	0FE5h
   106  0000                     postinc2	EQU	0FDEh
   107  0000                     postdec2	EQU	0FDDh
   108  0000                     tblptrl	EQU	0FF6h
   109  0000                     tblptrh	EQU	0FF7h
   110  0000                     tblptru	EQU	0FF8h
   111  0000                     tablat		EQU	0FF5h
   112  0000                     
   113                           	PSECT	ramtop,class=RAM,noexec
   114                           	GLOBAL	__S1			; top of RAM usage
   115                           	GLOBAL	__ramtop
   116                           	GLOBAL	__LRAM,__HRAM
   117                           __ramtop:
   118  000600                     
   119                           	psect	reset_vec
   120                           reset_vec:
   121  000000                     	; No powerup routine
   122                           	global start
   123                           
   124                           ; jump to start
   125                           	goto start
   126  000000  EF33  F000         	GLOBAL __accesstop
   127                           __accesstop EQU 96
   128  0000                     
   129                           
   130                           	psect	init
   131                           start:
   132  000066                     
   133                           ;Initialize the stack pointer (FSR1)
   134                           	global stacklo, stackhi
   135                           	stacklo	equ	0E7h
   136  0000                     	stackhi	equ	05FFh
   137  0000                     
   138                           
   139                           	psect	stack,class=STACK,space=2,noexec
   140                           	global ___sp,___inthi_sp,___intlo_sp
   141                           ___sp:
   142  000000                     ___inthi_sp:
   143  000000                     ___intlo_sp:
   144  000000                     
   145                           	psect	end_init
   146                           	global start_initialization
   147                           	goto start_initialization	;jump to C runtime clear & initialization
   148  000066  EF61  F012         
   149                           ; Config register IDLOC0 @ 0x200000
   150                           ;	unspecified using default value
   151                           
   152                           	psect	idloc,class=IDLOC,delta=1,noexec
   153                           		org 0x0
   154  200000                     		db 0xFF
   155  200000  FF                 
   156                           ; Config register IDLOC1 @ 0x200001
   157                           ;	unspecified using default value
   158                           
   159                           	psect	idloc,class=IDLOC,delta=1,noexec
   160                           		org 0x1
   161  200001                     		db 0xFF
   162  200001  FF                 
   163                           ; Config register IDLOC2 @ 0x200002
   164                           ;	unspecified using default value
   165                           
   166                           	psect	idloc,class=IDLOC,delta=1,noexec
   167                           		org 0x2
   168  200002                     		db 0xFF
   169  200002  FF                 
   170                           ; Config register IDLOC3 @ 0x200003
   171                           ;	unspecified using default value
   172                           
   173                           	psect	idloc,class=IDLOC,delta=1,noexec
   174                           		org 0x3
   175  200003                     		db 0xFF
   176  200003  FF                 
   177                           ; Config register IDLOC4 @ 0x200004
   178                           ;	unspecified using default value
   179                           
   180                           	psect	idloc,class=IDLOC,delta=1,noexec
   181                           		org 0x4
   182  200004                     		db 0xFF
   183  200004  FF                 
   184                           ; Config register IDLOC5 @ 0x200005
   185                           ;	unspecified using default value
   186                           
   187                           	psect	idloc,class=IDLOC,delta=1,noexec
   188                           		org 0x5
   189  200005                     		db 0xFF
   190  200005  FF                 
   191                           ; Config register IDLOC6 @ 0x200006
   192                           ;	unspecified using default value
   193                           
   194                           	psect	idloc,class=IDLOC,delta=1,noexec
   195                           		org 0x6
   196  200006                     		db 0xFF
   197  200006  FF                 
   198                           ; Config register IDLOC7 @ 0x200007
   199                           ;	unspecified using default value
   200                           
   201                           	psect	idloc,class=IDLOC,delta=1,noexec
   202                           		org 0x7
   203  200007                     		db 0xFF
   204  200007  FF                 
   205                           ; Padding undefined space
   206                           	psect	config,class=CONFIG,delta=1,noexec
   207                           		org 0x0
   208  300000                     		db 0xFF
   209  300000  FF                 
   210                           ; Config register CONFIG1H @ 0x300001
   211                           ;	4X PLL Enable
   212                           ;	PLLCFG = 0x0, unprogrammed default
   213                           ;	Primary clock enable bit
   214                           ;	PRICLKEN = 0x1, unprogrammed default
   215                           ;	Fail-Safe Clock Monitor Enable bit
   216                           ;	FCMEN = 0x0, unprogrammed default
   217                           ;	Internal/External Oscillator Switchover bit
   218                           ;	IESO = 0x0, unprogrammed default
   219                           ;	Oscillator Selection bits
   220                           ;	FOSC = HSHP, HS oscillator (high power > 16 MHz)
   221                           
   222                           	psect	config,class=CONFIG,delta=1,noexec
   223                           		org 0x1
   224  300001                     		db 0x22
   225  300001  22                 
   226                           ; Config register CONFIG2L @ 0x300002
   227                           ;	Brown-out Reset Enable bits
   228                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   229                           ;	Brown Out Reset Voltage bits
   230                           ;	BORV = 285, VBOR set to 2.85 V nominal
   231                           ;	Power-up Timer Enable bit
   232                           ;	PWRTEN = OFF, Power up timer disabled
   233                           
   234                           	psect	config,class=CONFIG,delta=1,noexec
   235                           		org 0x2
   236  300002                     		db 0x3
   237  300002  03                 
   238                           ; Config register CONFIG2H @ 0x300003
   239                           ;	Watchdog Timer Postscale Select bits
   240                           ;	WDTPS = 0xF, unprogrammed default
   241                           ;	Watchdog Timer Enable bits
   242                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   243                           
   244                           	psect	config,class=CONFIG,delta=1,noexec
   245                           		org 0x3
   246  300003                     		db 0x3C
   247  300003  3C                 
   248                           ; Padding undefined space
   249                           	psect	config,class=CONFIG,delta=1,noexec
   250                           		org 0x4
   251  300004                     		db 0xFF
   252  300004  FF                 
   253                           ; Config register CONFIG3H @ 0x300005
   254                           ;	unspecified using default value
   255                           
   256                           	psect	config,class=CONFIG,delta=1,noexec
   257                           		org 0x5
   258  300005                     		db 0xBF
   259  300005  BF                 
   260                           ; Config register CONFIG4L @ 0x300006
   261                           ;	Stack Full/Underflow Reset Enable bit
   262                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   263                           ;	Background Debug
   264                           ;	DEBUG = 0x1, unprogrammed default
   265                           ;	Single-Supply ICSP Enable bit
   266                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   267                           ;	Extended Instruction Set Enable bit
   268                           ;	XINST = 0x0, unprogrammed default
   269                           
   270                           	psect	config,class=CONFIG,delta=1,noexec
   271                           		org 0x6
   272  300006                     		db 0x84
   273  300006  84                 
   274                           ; Padding undefined space
   275                           	psect	config,class=CONFIG,delta=1,noexec
   276                           		org 0x7
   277  300007                     		db 0xFF
   278  300007  FF                 
   279                           ; Config register CONFIG5L @ 0x300008
   280                           ;	Code Protection Block 0
   281                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   282                           ;	Code Protection Block 1
   283                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   284                           ;	Code Protection Block 2
   285                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   286                           ;	Code Protection Block 3
   287                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   288                           
   289                           	psect	config,class=CONFIG,delta=1,noexec
   290                           		org 0x8
   291  300008                     		db 0xF
   292  300008  0F                 
   293                           ; Config register CONFIG5H @ 0x300009
   294                           ;	Boot Block Code Protection bit
   295                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   296                           ;	Data EEPROM Code Protection bit
   297                           ;	CPD = OFF, Data EEPROM not code-protected
   298                           
   299                           	psect	config,class=CONFIG,delta=1,noexec
   300                           		org 0x9
   301  300009                     		db 0xC0
   302  300009  C0                 
   303                           ; Config register CONFIG6L @ 0x30000A
   304                           ;	Write Protection Block 0
   305                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   306                           ;	Write Protection Block 1
   307                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   308                           ;	Write Protection Block 2
   309                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   310                           ;	Write Protection Block 3
   311                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   312                           
   313                           	psect	config,class=CONFIG,delta=1,noexec
   314                           		org 0xA
   315  30000A                     		db 0xF
   316  30000A  0F                 
   317                           ; Config register CONFIG6H @ 0x30000B
   318                           ;	Boot Block Write Protection bit
   319                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   320                           ;	Configuration Register Write Protection bit
   321                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   322                           ;	Data EEPROM Write Protection bit
   323                           ;	WRTD = OFF, Data EEPROM not write-protected
   324                           
   325                           	psect	config,class=CONFIG,delta=1,noexec
   326                           		org 0xB
   327  30000B                     		db 0xE0
   328  30000B  E0                 
   329                           ; Config register CONFIG7L @ 0x30000C
   330                           ;	Table Read Protection Block 0
   331                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other blocks
   332                           ;	Table Read Protection Block 1
   333                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other blocks
   334                           ;	Table Read Protection Block 2
   335                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other blocks
   336                           ;	Table Read Protection Block 3
   337                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other blocks
   338                           
   339                           	psect	config,class=CONFIG,delta=1,noexec
   340                           		org 0xC
   341  30000C                     		db 0xF
   342  30000C  0F                 
   343                           ; Config register CONFIG7H @ 0x30000D
   344                           ;	Boot Block Table Read Protection bit
   345                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   346                           
   347                           	psect	config,class=CONFIG,delta=1,noexec
   348                           		org 0xD
   349  30000D                     		db 0x40
   350  30000D  40                 


Microchip Technology PIC18 Macro Assembler V1.34 build -361300703 
Symbol Table                                                                                               Sat Dec 28 07:01:30 2019

                __S1 00E7                 ___sp 0000                 _main 1964                 start 0066  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 0005FF  
             stacklo 0000E7           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 0600  start_initialization 24C2          __smallconst 0600             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
