{"vcs1":{"timestamp_begin":1734603960.531888052, "rt":11.44, "ut":0.88, "st":0.28}}
{"vcselab":{"timestamp_begin":1734603972.062759052, "rt":10.99, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1734603983.137549252, "rt":0.36, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734603959.712757508}
{"VCS_COMP_START_TIME": 1734603959.712757508}
{"VCS_COMP_END_TIME": 1734603999.327527152}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331624}}
{"stitch_vcselab": {"peak_mem": 223368}}
