

================================================================
== Vitis HLS Report for 'fft_top0'
================================================================
* Date:           Mon Nov 28 16:40:22 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.083 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                                                                                      |                                                                                                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                                                       Instance                                                                       |                                                                   Module                                                                  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_fft_top0_Pipeline_VITIS_LOOP_54_1_fu_515                                                                                                          |fft_top0_Pipeline_VITIS_LOOP_54_1                                                                                                          |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_550  |innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_2     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_77_3    |      128|      128|         4|          -|          -|    32|        no|
        |  ++ VITIS_LOOP_78_4  |        2|        2|         1|          -|          -|     2|        no|
        | + VITIS_LOOP_92_5    |      192|      192|         6|          -|          -|    32|        no|
        |  ++ VITIS_LOOP_93_6  |        4|        4|         2|          -|          -|     2|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     182|    -|
|FIFO             |       16|     -|    1256|     416|    -|
|Instance         |        0|    23|    9861|   12003|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     545|    -|
|Register         |        -|     -|     250|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|    23|   11367|   13146|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|     1|       4|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                                                       Instance                                                                       |                                                                   Module                                                                  | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_fft_top0_Pipeline_VITIS_LOOP_54_1_fu_515                                                                                                          |fft_top0_Pipeline_VITIS_LOOP_54_1                                                                                                          |        0|   0|   166|     70|    0|
    |grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_550  |innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s  |        0|  20|  8907|  11437|    0|
    |mul_32s_32s_32_1_1_U199                                                                                                                               |mul_32s_32s_32_1_1                                                                                                                         |        0|   3|     0|     20|    0|
    |sdiv_32ns_9s_32_36_seq_1_U200                                                                                                                         |sdiv_32ns_9s_32_36_seq_1                                                                                                                   |        0|   0|   394|    238|    0|
    |sdiv_9ns_32ns_8_13_seq_1_U198                                                                                                                         |sdiv_9ns_32ns_8_13_seq_1                                                                                                                   |        0|   0|   394|    238|    0|
    +------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                                                                                                 |                                                                                                                                           |        0|  23|  9861|  12003|    0|
    +------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------------+---------+-----+----+-----+------+-----+---------+
    |              Name             | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------------+---------+-----+----+-----+------+-----+---------+
    |p_inData_V_M_imag_V_0_fifo_U   |        2|  157|   0|    -|   128|   22|     2816|
    |p_inData_V_M_imag_V_1_fifo_U   |        2|  157|   0|    -|   128|   22|     2816|
    |p_inData_V_M_real_V_0_fifo_U   |        2|  157|   0|    -|   128|   22|     2816|
    |p_inData_V_M_real_V_1_fifo_U   |        2|  157|   0|    -|   128|   22|     2816|
    |p_outData_V_M_imag_V_0_fifo_U  |        2|  157|   0|    -|   128|   27|     3456|
    |p_outData_V_M_imag_V_1_fifo_U  |        2|  157|   0|    -|   128|   27|     3456|
    |p_outData_V_M_real_V_0_fifo_U  |        2|  157|   0|    -|   128|   27|     3456|
    |p_outData_V_M_real_V_1_fifo_U  |        2|  157|   0|    -|   128|   27|     3456|
    +-------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                          |       16| 1256|   0|    0|  1024|  196|    25088|
    +-------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                                                             Variable Name                                                                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_812_p2                                                                                                                                                     |         +|   0|  0|   9|           2|           1|
    |add_ln93_fu_866_p2                                                                                                                                                     |         +|   0|  0|   9|           2|           1|
    |k_2_fu_788_p2                                                                                                                                                          |         +|   0|  0|  38|          31|           1|
    |t_2_fu_800_p2                                                                                                                                                          |         +|   0|  0|  13|           6|           1|
    |t_3_fu_850_p2                                                                                                                                                          |         +|   0|  0|  13|           6|           1|
    |sub19_fu_760_p2                                                                                                                                                        |         -|   0|  0|  16|           7|           9|
    |ap_block_state57_io                                                                                                                                                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op198_write_state54                                                                                                                                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op200_write_state54                                                                                                                                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op223_read_state57                                                                                                                                        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op227_read_state57                                                                                                                                        |       and|   0|  0|   2|           1|           1|
    |grp_fft_top0_Pipeline_VITIS_LOOP_54_1_fu_515_data_out_TREADY                                                                                                           |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op198                                                                                                                                              |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op200                                                                                                                                              |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op223                                                                                                                                              |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op227                                                                                                                                              |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_783_p2                                                                                                                                                    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln77_fu_794_p2                                                                                                                                                    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln78_fu_806_p2                                                                                                                                                    |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln92_fu_844_p2                                                                                                                                                    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln93_fu_860_p2                                                                                                                                                    |      icmp|   0|  0|   8|           2|           3|
    |ap_block_state54                                                                                                                                                       |        or|   0|  0|   2|           1|           1|
    |ap_block_state57                                                                                                                                                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_550_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_550_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                                                                                                  |          |   0|  0| 182|         116|          80|
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  256|         59|    1|         59|
    |ap_phi_mux_p_04_0_0_0_0_phi_fu_509_p4  |   14|          3|   27|         81|
    |ap_phi_mux_p_15_0_0_0_0_phi_fu_500_p4  |   14|          3|   27|         81|
    |data_in_TDATA_blk_n                    |    9|          2|    1|          2|
    |data_in_TREADY_int_regslice            |   14|          3|    1|          3|
    |data_out_TDATA_blk_n                   |    9|          2|    1|          2|
    |data_out_TDATA_int_regslice            |   14|          3|   64|        192|
    |data_out_TDEST_int_regslice            |   14|          3|    1|          3|
    |data_out_TID_int_regslice              |   14|          3|    1|          3|
    |data_out_TKEEP_int_regslice            |   14|          3|    8|         24|
    |data_out_TLAST_int_regslice            |   14|          3|    1|          3|
    |data_out_TSTRB_int_regslice            |   14|          3|    8|         24|
    |data_out_TUSER_int_regslice            |   14|          3|    1|          3|
    |data_out_TVALID_int_regslice           |   14|          3|    1|          3|
    |i_1_reg_486                            |    9|          2|    2|          4|
    |i_reg_464                              |    9|          2|    2|          4|
    |k_fu_320                               |    9|          2|   31|         62|
    |p_inData_V_M_imag_V_0_read             |    9|          2|    1|          2|
    |p_inData_V_M_imag_V_1_read             |    9|          2|    1|          2|
    |p_inData_V_M_real_V_0_read             |    9|          2|    1|          2|
    |p_inData_V_M_real_V_1_read             |    9|          2|    1|          2|
    |p_outData_V_M_imag_V_0_write           |    9|          2|    1|          2|
    |p_outData_V_M_imag_V_1_write           |    9|          2|    1|          2|
    |p_outData_V_M_real_V_0_write           |    9|          2|    1|          2|
    |p_outData_V_M_real_V_1_write           |    9|          2|    1|          2|
    |t_1_reg_475                            |    9|          2|    6|         12|
    |t_reg_453                              |    9|          2|    6|         12|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  545|        122|  198|        593|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                                                    Name                                                                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln93_reg_1122                                                                                                                                                          |   2|   0|    2|          0|
    |ap_CS_fsm                                                                                                                                                                  |  58|   0|   58|          0|
    |ap_sync_reg_grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_550_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_550_ap_ready  |   1|   0|    1|          0|
    |div20_reg_1079                                                                                                                                                             |  32|   0|   32|          0|
    |fft_out_imag_V_fu_328                                                                                                                                                      |  32|   0|   32|          0|
    |fft_out_real_V_fu_324                                                                                                                                                      |  32|   0|   32|          0|
    |grp_fft_top0_Pipeline_VITIS_LOOP_54_1_fu_515_ap_start_reg                                                                                                                  |   1|   0|    1|          0|
    |grp_innerFFT_64_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_550_ap_start_reg          |   1|   0|    1|          0|
    |i_1_reg_486                                                                                                                                                                |   2|   0|    2|          0|
    |i_reg_464                                                                                                                                                                  |   2|   0|    2|          0|
    |k_2_reg_1087                                                                                                                                                               |  31|   0|   31|          0|
    |k_fu_320                                                                                                                                                                   |  31|   0|   31|          0|
    |t_1_reg_475                                                                                                                                                                |   6|   0|    6|          0|
    |t_2_reg_1095                                                                                                                                                               |   6|   0|    6|          0|
    |t_3_reg_1114                                                                                                                                                               |   6|   0|    6|          0|
    |t_reg_453                                                                                                                                                                  |   6|   0|    6|          0|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                                                                                      | 250|   0|  250|          0|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|           fft_top0|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|           fft_top0|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TDEST    |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_in_TUSER    |   in|    1|          axis|   data_in_V_user_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TID      |   in|    1|          axis|     data_in_V_id_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TDEST   |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
|data_out_TUSER   |  out|    1|          axis|  data_out_V_user_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TID     |  out|    1|          axis|    data_out_V_id_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

