// Seed: 463869633
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input supply0 id_2,
    output wor id_3,
    input tri id_4,
    input tri1 id_5,
    output wand id_6,
    input supply0 id_7,
    input supply0 id_8
);
  logic id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd34,
    parameter id_6 = 32'd52
) (
    input tri id_0,
    input supply1 _id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input supply0 id_5,
    input tri _id_6,
    output wand id_7,
    output uwire id_8,
    output supply1 id_9,
    input wand id_10,
    output supply1 id_11
);
  wire [1 : -1  ==  id_6] id_13;
  wire id_14;
  tri id_15;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_10,
      id_7,
      id_10,
      id_3,
      id_7,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
  assign id_15 = 1;
  logic id_16;
  ;
  logic [id_1 : 1] id_17;
  ;
  wire id_18;
endmodule
