# Day 11
## Advanced Synthesis and STA with DC
### Clock Modelling
### IO Delays
### generated_clk
### vclk, max_latency, rise_fall IO Delays
**Update**: Constraint generation is in progress.  
