// Seed: 826696146
module module_0 ();
  tri1 id_2;
  assign module_1.id_3 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1
    , id_16,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5
    , id_17,
    output tri0 id_6,
    input tri id_7,
    output uwire id_8,
    input wand id_9,
    output wand id_10,
    input supply1 id_11,
    output supply0 id_12,
    output wor id_13,
    input tri1 id_14
);
  generate
    assign id_10 = 1;
  endgenerate
  module_0 modCall_1 ();
  wire id_18 = !id_5;
endmodule
