

================================================================
== Vivado HLS Report for 'l2_trigger'
================================================================
* Date:           Wed Apr 18 11:09:40 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        l2_trigger
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+
        |                     |     Latency    |    Iteration   |  Initiation Interval  |    Trip   |          |
        |      Loop Name      | min |    max   |     Latency    |  achieved |   target  |   Count   | Pipelined|
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+
        |- Loop 1             |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        |- Loop 2             |   16|    262152|    2 ~ 32769   |          -|          -|          8|    no    |
        | + Loop 2.1          |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        |- Loop 3             |    ?|         ?| 260 ~ 84080382 |          -|          -|          ?|    no    |
        | + Loop 3.1          |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        | + Loop 3.2          |  256|  83883776|   2 ~ 655342   |          -|          -|        128|    no    |
        |  ++ Loop 3.2.1      |    0|    655340|     18 ~ 20    |          -|          -| 0 ~ 32767 |    no    |
        |   +++ Loop 3.2.1.1  |   14|        14|               2|          -|          -|          7|    no    |
        | + Loop 3.3          |    0|    163835|               5|          -|          -| 0 ~ 32767 |    no    |
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    461|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     110|    152|
|Memory           |       58|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    560|
|Register         |        -|      -|     634|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       58|      4|     744|   1173|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       10|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |l2_trigger_CTRL_BUS_s_axi_U  |l2_trigger_CTRL_BUS_s_axi  |        0|      0|  110|  152|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        0|      0|  110|  152|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+
    |data_shift1_U  |l2_trigger_data_shift1  |       17|  0|   0|  9216|   17|     1|       156672|
    |data_shift2_U  |l2_trigger_data_shift1  |       17|  0|   0|  9216|   17|     1|       156672|
    |sum_overP1_U   |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_overP2_U   |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_pix1_U     |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |thresh1_U      |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_pix2_U     |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |thresh2_U      |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                        |       58|  0|   0| 25344|  226|     8|       534528|
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp_12_fu_1086_p2        |     *    |      2|  0|   1|          28|           8|
    |tmp_13_fu_1091_p2        |     *    |      2|  0|   1|          28|           8|
    |i_5_fu_658_p2            |     +    |      0|  0|  15|          15|           1|
    |i_6_fu_719_p2            |     +    |      0|  0|  15|          15|           1|
    |i_7_fu_741_p2            |     +    |      0|  0|  15|          15|           1|
    |i_8_fu_1021_p2           |     +    |      0|  0|  15|          15|           1|
    |i_9_fu_770_p2            |     +    |      0|  0|  15|          15|           1|
    |kk_2_fu_678_p2           |     +    |      0|  0|   4|           4|           1|
    |kk_3_fu_950_p2           |     +    |      0|  0|   4|           4|           2|
    |tmp_18_fu_804_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_20_fu_815_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_23_fu_956_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_24_fu_962_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_27_fu_884_p2         |     +    |      0|  0|   4|           4|           1|
    |tmp_29_fu_936_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_30_fu_943_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_31_fu_854_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_32_fu_860_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_3_fu_708_p2          |     +    |      0|  0|  15|          15|          15|
    |tmp_41_fu_914_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_42_fu_920_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_5_fu_759_p2          |     +    |      0|  0|   8|           8|           1|
    |tmp_8_fu_725_p2          |     +    |      0|  0|  15|          15|          15|
    |or_cond_fu_979_p2        |    and   |      0|  0|   1|           1|           1|
    |tmp_nbreadreq_fu_226_p9  |    and   |      0|  0|   1|           1|           0|
    |exitcond1_fu_672_p2      |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_653_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond6_fu_1016_p2     |   icmp   |      0|  0|   6|          15|          15|
    |exitcond7_fu_765_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond8_fu_736_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond9_fu_714_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond_fu_753_p2       |   icmp   |      0|  0|   3|           8|           9|
    |grp_fu_633_p2            |   icmp   |      0|  0|  11|          32|           1|
    |tmp_14_fu_1096_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_21_fu_1100_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_25_fu_968_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_35_fu_974_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_39_fu_992_p2         |    or    |      0|  0|  20|          16|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      4|  0| 461|         698|         528|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  18|         21|    1|         21|
    |ap_sig_ioackin_out_stream_TREADY  |   1|          2|    1|          2|
    |data_shift1_address0              |  14|          5|   14|         70|
    |data_shift1_d0                    |  17|          4|   17|         68|
    |data_shift2_address0              |  14|          5|   14|         70|
    |data_shift2_d0                    |  17|          4|   17|         68|
    |i_1_reg_524                       |  15|          2|   15|         30|
    |i_2_reg_535                       |  15|          2|   15|         30|
    |i_3_reg_569                       |  15|          2|   15|         30|
    |i_4_reg_622                       |  15|          2|   15|         30|
    |i_reg_502                         |  15|          2|   15|         30|
    |in_stream_TDATA_blk_n             |   1|          2|    1|          2|
    |itrig_1_reg_587                   |  32|          3|   32|         96|
    |itrig_reg_557                     |  32|          2|   32|         64|
    |k_reg_546                         |   8|          2|    8|         16|
    |kk_1_reg_610                      |   4|          2|    4|          8|
    |kk_reg_513                        |   4|          2|    4|          8|
    |out_stream_TDATA_blk_n            |   1|          2|    1|          2|
    |sum_overP1_address0               |  11|          3|   11|         33|
    |sum_overP1_d0                     |  32|          4|   32|        128|
    |sum_overP2_address0               |  11|          3|   11|         33|
    |sum_overP2_d0                     |  32|          4|   32|        128|
    |sum_pix1_address0                 |  11|          6|   11|         66|
    |sum_pix1_d0                       |  32|          3|   32|         96|
    |sum_pix2_address0                 |  11|          6|   11|         66|
    |sum_pix2_d0                       |  32|          3|   32|         96|
    |thresh1_address0                  |  11|          4|   11|         44|
    |thresh1_d0                        |  32|          4|   32|        128|
    |thresh2_address0                  |  11|          4|   11|         44|
    |thresh2_d0                        |  32|          4|   32|        128|
    |trig_data                         |  32|          3|   32|         96|
    |trig_pixel                        |  32|          4|   32|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 560|        121|  543|       1859|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |LOW_THRESH_read_reg_1104          |  32|   0|   32|          0|
    |ap_CS_fsm                         |  20|   0|   20|          0|
    |ap_reg_ioackin_out_stream_TREADY  |   1|   0|    1|          0|
    |data_shift1_addr_1_reg_1206       |  14|   0|   14|          0|
    |data_shift2_addr_1_reg_1211       |  14|   0|   14|          0|
    |i_1_reg_524                       |  15|   0|   15|          0|
    |i_2_reg_535                       |  15|   0|   15|          0|
    |i_3_reg_569                       |  15|   0|   15|          0|
    |i_4_reg_622                       |  15|   0|   15|          0|
    |i_8_reg_1296                      |  15|   0|   15|          0|
    |i_9_reg_1178                      |  15|   0|   15|          0|
    |i_reg_502                         |  15|   0|   15|          0|
    |itrig_1_reg_587                   |  32|   0|   32|          0|
    |itrig_reg_557                     |  32|   0|   32|          0|
    |k_reg_546                         |   8|   0|    8|          0|
    |kk_1_reg_610                      |   4|   0|    4|          0|
    |kk_2_reg_1138                     |   4|   0|    4|          0|
    |kk_reg_513                        |   4|   0|    4|          0|
    |phitmp_reg_1221                   |  16|   0|   16|          0|
    |sum_overP1_addr_reg_1236          |  11|   0|   11|          0|
    |sum_overP2_addr_reg_1241          |  11|   0|   11|          0|
    |sum_pix1_addr_3_reg_1196          |  11|   0|   11|          0|
    |sum_pix2_addr_3_reg_1201          |  11|   0|   11|          0|
    |thresh1_addr_1_reg_1311           |  11|   0|   11|          0|
    |thresh2_addr_1_reg_1316           |  11|   0|   11|          0|
    |tmp_10_reg_1321                   |  25|   0|   25|          0|
    |tmp_11_reg_1326                   |  25|   0|   25|          0|
    |tmp_12_reg_1331                   |  32|   0|   32|          0|
    |tmp_13_reg_1337                   |  32|   0|   32|          0|
    |tmp_14_reg_1343                   |   1|   0|    1|          0|
    |tmp_15_reg_1186                   |  15|   0|   64|         49|
    |tmp_16_reg_1216                   |  16|   0|   16|          0|
    |tmp_17_reg_1226                   |  32|   0|   32|          0|
    |tmp_19_reg_1231                   |  32|   0|   32|          0|
    |tmp_1_reg_1112                    |   8|   0|   32|         24|
    |tmp_24_reg_1269                   |  32|   0|   32|          0|
    |tmp_2_reg_1118                    |  15|   0|   15|          0|
    |tmp_36_reg_1282                   |   1|   0|    1|          0|
    |tmp_3_reg_1143                    |   8|   0|   15|          7|
    |tmp_5_reg_1170                    |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 634|   0|  714|         80|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      l2_trigger     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      l2_trigger     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      l2_trigger     | return value |
|in_stream_TDATA         |  in |   32|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID        |  in |    1|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TREADY        | out |    1|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TDEST         |  in |    6|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TKEEP         |  in |    4|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB         |  in |    4|    axis    |  in_stream_V_strb_V |    pointer   |
|in_stream_TUSER         |  in |    2|    axis    |  in_stream_V_user_V |    pointer   |
|in_stream_TLAST         |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TID           |  in |    5|    axis    |   in_stream_V_id_V  |    pointer   |
|out_stream_TDATA        | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID       | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TREADY       |  in |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TDEST        | out |    6|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TKEEP        | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB        | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
|out_stream_TUSER        | out |    2|    axis    | out_stream_V_user_V |    pointer   |
|out_stream_TLAST        | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TID          | out |    5|    axis    |  out_stream_V_id_V  |    pointer   |
|trig_data               | out |   32|   ap_ovld  |      trig_data      |    pointer   |
|trig_data_ap_vld        | out |    1|   ap_ovld  |      trig_data      |    pointer   |
|trig_pixel              | out |   32|   ap_ovld  |      trig_pixel     |    pointer   |
|trig_pixel_ap_vld       | out |    1|   ap_ovld  |      trig_pixel     |    pointer   |
+------------------------+-----+-----+------------+---------------------+--------------+

