{"Source Block": ["oh/elink/hdl/etx_io.v@183:197@HdlStmProcess", "\n   always @ (posedge tx_lclk_io)\n     if(firstedge)\n       tx_wait <= tx_wr_wait_sync | tx_rd_wait_sync;\n   \n   always @ (posedge tx_lclk_div4)\n     begin\n\ttx_wr_wait <= tx_wr_wait_sync;\n\ttx_rd_wait <= tx_rd_wait_sync;\n     end\n         \n   //#############################\n   //# IO DRIVER STUFF\n   //#############################  \n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[188, "   always @ (posedge tx_lclk_div4)\n"], [190, "\ttx_wr_wait <= tx_wr_wait_sync;\n"], [191, "\ttx_rd_wait <= tx_rd_wait_sync;\n"]], "Add": [[188, "   always @ (negedge tx_lclk_div4)\n"], [191, "\ttx_wr_wait      <= tx_wr_wait_sync;\n"], [191, "\ttx_rd_wait      <= tx_rd_wait_sync;\n"]]}}