// Seed: 1519716304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd63
) (
    id_1,
    _id_2,
    id_3
);
  output logic [7:0] id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  assign id_3[{id_2, (id_2)!=id_2, id_2, id_2==id_2}==id_2] = id_2;
  always id_1[id_2] <= 1 ^ id_2;
  logic id_4;
  parameter id_5 = 1;
  always id_4 = -1 | 1;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
  wire id_7;
  assign id_1 = id_5;
endmodule
