
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version I-2013.12-SP5 for RHEL32 -- Jul 20, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Information: As of the J-2014.09 version of dc_shell, the 32-bit
             version of the product will not be delivered by default.
             If you require a 32-bit version for any reason, please
             contact Synopsys technical support.

Initializing...
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25
read_verilog sfilt.v
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'tc240c'
  Loading link library 'gtech'
Loading verilog file '/home/so/soun0694/Work/287-300Mhz/sfilt.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/so/soun0694/Work/287-300Mhz/sfilt.v
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  /home/so/soun0694/Work/287-300Mhz/sfilt.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-300Mhz/sfilt.v:32: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-300Mhz/sfilt.v:33: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-300Mhz/sfilt.v:45: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-300Mhz/sfilt.v:46: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-300Mhz/sfilt.v:49: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 23 in file
	'/home/so/soun0694/Work/287-300Mhz/sfilt.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sfilt line 57 in file
		'/home/so/soun0694/Work/287-300Mhz/sfilt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    _pushout_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       h1_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cmd0_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     push_1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       h0_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cmd_1_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      push0_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       h2_reg        | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|     push_2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       acc_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       q0_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      dout_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cmd_2_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/so/soun0694/Work/287-300Mhz/sfilt.db:sfilt'
Loaded 1 design.
Current design is 'sfilt'.
sfilt
create_clock clk -name clk -period 2.31
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{pushin cmd[1] cmd[0] q[31] q[30] q[29] q[28] q[27] q[26] q[25] q[24] q[23] q[22] q[21] q[20] q[19] q[18] q[17] q[16] q[15] q[14] q[13] q[12] q[11] q[10] q[9] q[8] q[7] q[6] q[5] q[4] q[3] q[2] q[1] q[0] h[31] h[30] h[29] h[28] h[27] h[26] h[25] h[24] h[23] h[22] h[21] h[20] h[19] h[18] h[17] h[16] h[15] h[14] h[13] h[12] h[11] h[10] h[9] h[8] h[7] h[6] h[5] h[4] h[3] h[2] h[1] h[0]}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
compile_ultra
Analyzing: "/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | I-2013.12-DWBB_201312.5 |     *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sfilt'
 Implement Synthetic for 'sfilt'.
  Processing 'sfilt_DW02_mult_3_stage_J1_0'
Information: Added key list 'DesignWare' to design 'sfilt'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Checking pipeline property of cell pipe (design sfilt_DW02_mult_3_stage_J1_0). (RTDC-137)
Information: cell pipe (design sfilt_DW02_mult_3_stage_J1_0) is a pipeline. (RTDC-139)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Retiming sfilt_DW02_mult_3_stage_J1_0 (pipe)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.99
  Critical path length = 1.99
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:35   16663.0      0.55      63.9      75.6 acc_reg[52]/D                  0.00
    0:00:35   16663.0      0.55      63.9      75.6 acc_reg[52]/D                  0.00
    0:00:37   16610.0      0.52      62.3      75.6                                0.00
    0:00:37   16610.0      0.52      62.3      75.6                                0.00
    0:00:37   16610.0      0.52      62.3      75.6                                0.00
    0:00:37   16605.0      0.52      62.3      75.6                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
    0:00:49   12228.0      0.41      53.3     856.0                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:49   12228.0      0.41      53.3     856.0                                0.00
    0:00:50   12304.0      0.36      49.1     856.1                                0.00
    0:00:50   12369.5      0.34      45.5     856.1                                0.00
    0:00:50   12377.0      0.34      43.8     856.2                                0.00
    0:00:51   12434.0      0.34      40.7     856.3                                0.00
    0:00:51   12484.5      0.34      39.3     857.0                                0.00
    0:00:58   12708.0      0.29      38.5     857.0                                0.00
    0:00:58   12708.0      0.29      38.5     857.0                                0.00
    0:00:58   12710.0      0.29      38.4     857.0                                0.00
    0:00:58   12710.0      0.29      38.4     857.0                                0.00
    0:00:59   12716.0      0.29      38.4     857.0                                0.00
    0:00:59   12716.0      0.29      38.4     857.0                                0.00
    0:01:02   12909.5      0.25      33.7     857.7                                0.00
    0:01:02   12909.5      0.25      33.7     857.7                                0.00
    0:01:03   12909.5      0.25      33.7     857.7                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:01:03   12907.5      0.24      33.7     857.5                                0.00
    0:01:04   12963.5      0.24      33.1     858.2                                0.00
    0:01:04   12963.5      0.24      33.1     858.2                                0.00
    0:01:04   12963.5      0.24      33.1     858.2                                0.00
    0:01:04   12962.5      0.24      33.1     858.2                                0.00
    0:01:04   12962.5      0.24      33.1     858.2                                0.00
    0:01:04   12962.5      0.24      33.1     858.2                                0.00
    0:01:05   12962.5      0.24      33.1     858.2                                0.00


  Beginning Design Rule Fixing  (min_path)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:05   12962.5      0.24      33.1     858.2                              -11.82
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:06   13156.5      0.24      33.3       0.0                                0.00
    0:01:07   12855.5      0.24      31.8       0.0                               -8.77
    0:01:07   12855.5      0.24      31.8       0.0                               -8.77
    0:01:08   12841.5      0.24      31.6       0.0 acc_reg[62]/D                 -8.72
    0:01:09   12888.0      0.23      31.0       0.0                               -8.72
    0:01:11   12915.0      0.23      30.7       0.0                               -8.70
    0:01:12   13079.5      0.23      30.9       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:12   13079.5      0.23      30.9       0.0                                0.00
    0:01:12   13014.0      0.23      31.0       0.0                               -4.62
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
    0:01:13   13013.0      0.23      30.8       0.0                               -4.46


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:13   13013.0      0.23      30.8       0.0                               -4.46
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
    0:01:23   12859.5      0.19      25.2       0.0                              -11.61
    0:01:24   12867.0      0.19      25.1       0.0                              -11.61
    0:01:25   13067.5      0.19      28.4       0.0                                0.00
    0:01:26   13083.0      0.19      28.0       0.0                                0.00
    0:01:26   13125.5      0.19      27.1       0.0                               -0.10
    0:01:27   13182.0      0.19      25.9       0.0                               -0.21
    0:01:28   13187.5      0.19      25.9       0.0                               -0.21
    0:01:28   13187.5      0.19      25.9       0.0                               -0.21
    0:01:28   13187.5      0.19      25.9       0.0                               -0.21
    0:01:28   13187.5      0.19      25.9       0.0                               -0.21
    0:01:29   13187.5      0.19      25.9       0.0                               -0.21
    0:01:29   13187.5      0.19      25.9       0.0                               -0.21
    0:01:31   13225.0      0.18      26.1       0.0                               -0.21
    0:01:31   13225.0      0.18      26.1       0.0                               -0.21
    0:01:32   13225.0      0.18      26.1       0.0                               -0.21
    0:01:32   13225.0      0.18      26.1       0.0                               -0.21
    0:01:32   13225.0      0.18      26.1       0.0                               -0.21
    0:01:32   13225.0      0.18      26.1       0.0                               -0.21
    0:01:33   13225.0      0.18      26.1       0.0                               -0.21
    0:01:33   13225.0      0.18      26.1       0.0                               -0.21
    0:01:33   13225.0      0.18      26.1       0.0                               -0.21
    0:01:33   13225.0      0.18      26.1       0.0                               -0.21
    0:01:35   13225.0      0.18      26.1       0.0                               -0.21
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
1
create_clock clk -name clk -period 3.3
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : sfilt
Version: I-2013.12-SP5
Date   : Sun Mar  1 00:03:16 2015
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: h2_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  h2_reg[0]/CP (CFD1QX4)                   0.00       0.00 r
  h2_reg[0]/Q (CFD1QX4)                    0.30       0.30 f
  U1746/Z (CIVX8)                          0.05       0.35 r
  U1756/Z (CNR2X4)                         0.06       0.41 f
  U1722/Z0 (CIVDX2)                        0.06       0.47 r
  U1719/Z (CIVX3)                          0.08       0.55 f
  U2089/Z (CND2X1)                         0.05       0.60 r
  U1695/Z (CND2X1)                         0.08       0.68 f
  U1697/Z (CIVX2)                          0.05       0.73 r
  U1696/Z (CND2X2)                         0.06       0.79 f
  U1546/Z (CND2X1)                         0.06       0.85 r
  U2453/Z (CND2X2)                         0.08       0.93 f
  U2564/Z (CIVX2)                          0.04       0.97 r
  U2566/Z (CND2X2)                         0.07       1.04 f
  U2567/Z (CND2X2)                         0.05       1.09 r
  U2569/Z (CND2X2)                         0.08       1.16 f
  U1411/Z (CNR2X2)                         0.07       1.24 r
  U1509/Z (CND3X2)                         0.09       1.33 f
  U2572/Z (CNR2X2)                         0.11       1.44 r
  U2619/Z (CND2X2)                         0.11       1.55 f
  U3062/Z (CIVX2)                          0.04       1.59 r
  U3063/Z (CND3X1)                         0.13       1.72 f
  U3066/Z (COND11X2)                       0.11       1.83 r
  U1527/Z (CND2IX1)                        0.09       1.92 f
  U3072/Z (CND2IX1)                        0.11       2.02 f
  acc_reg[45]/D (CFD2X2)                   0.00       2.02 f
  data arrival time                                   2.02

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              0.00       3.30
  clock uncertainty                       -0.25       3.05
  acc_reg[45]/CP (CFD2X2)                  0.00       3.05 r
  library setup time                      -0.21       2.84
  data required time                                  2.84
  -----------------------------------------------------------
  data required time                                  2.84
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: h2_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  h2_reg[0]/CP (CFD1QX4)                   0.00       0.00 r
  h2_reg[0]/Q (CFD1QX4)                    0.30       0.30 f
  U1746/Z (CIVX8)                          0.05       0.35 r
  U1756/Z (CNR2X4)                         0.06       0.41 f
  U1722/Z0 (CIVDX2)                        0.06       0.47 r
  U1719/Z (CIVX3)                          0.08       0.55 f
  U2089/Z (CND2X1)                         0.05       0.60 r
  U1695/Z (CND2X1)                         0.08       0.68 f
  U1697/Z (CIVX2)                          0.05       0.73 r
  U1696/Z (CND2X2)                         0.06       0.79 f
  U2090/Z (CND2XL)                         0.07       0.85 r
  U2096/Z (CND2X1)                         0.09       0.95 f
  U2115/Z (CNR2X2)                         0.11       1.06 r
  U2498/Z (COND2X2)                        0.12       1.17 f
  U2503/Z (CNR2X2)                         0.08       1.25 r
  U2508/Z (CND2X2)                         0.09       1.34 f
  U2876/Z (CNR2X2)                         0.10       1.44 r
  U3166/Z (CND3X1)                         0.14       1.58 f
  U1717/Z (CND2IX1)                        0.13       1.71 f
  U3172/Z (CIVX2)                          0.05       1.76 r
  U3173/Z (CND2XL)                         0.06       1.83 f
  U748/Z (CND2IXL)                         0.05       1.87 r
  U3175/Z (CND3XL)                         0.09       1.97 f
  U3176/Z (CND2XL)                         0.07       2.03 r
  acc_reg[59]/D (CFD2X4)                   0.00       2.03 r
  data arrival time                                   2.03

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              0.00       3.30
  clock uncertainty                       -0.25       3.05
  acc_reg[59]/CP (CFD2X4)                  0.00       3.05 r
  library setup time                      -0.20       2.85
  data required time                                  2.85
  -----------------------------------------------------------
  data required time                                  2.85
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: h2_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  h2_reg[0]/CP (CFD1QX4)                   0.00       0.00 r
  h2_reg[0]/Q (CFD1QX4)                    0.30       0.30 f
  U1746/Z (CIVX8)                          0.05       0.35 r
  U1756/Z (CNR2X4)                         0.06       0.41 f
  U1722/Z0 (CIVDX2)                        0.06       0.47 r
  U1719/Z (CIVX3)                          0.08       0.55 f
  U2089/Z (CND2X1)                         0.05       0.60 r
  U1695/Z (CND2X1)                         0.08       0.68 f
  U1697/Z (CIVX2)                          0.05       0.73 r
  U1696/Z (CND2X2)                         0.06       0.79 f
  U1546/Z (CND2X1)                         0.06       0.85 r
  U2453/Z (CND2X2)                         0.08       0.93 f
  U2564/Z (CIVX2)                          0.04       0.97 r
  U2566/Z (CND2X2)                         0.07       1.04 f
  U2567/Z (CND2X2)                         0.05       1.09 r
  U2569/Z (CND2X2)                         0.08       1.16 f
  U1411/Z (CNR2X2)                         0.07       1.24 r
  U1509/Z (CND3X2)                         0.09       1.33 f
  U2572/Z (CNR2X2)                         0.11       1.44 r
  U2619/Z (CND2X2)                         0.11       1.55 f
  U3062/Z (CIVX2)                          0.04       1.59 r
  U3283/Z (CND3X1)                         0.09       1.67 f
  U3296/Z (CANR4CXL)                       0.16       1.84 r
  U3297/Z (COND3XL)                        0.18       2.01 f
  acc_reg[17]/D (CFD2QX2)                  0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                    3.30       3.30
  clock network delay (ideal)              0.00       3.30
  clock uncertainty                       -0.25       3.05
  acc_reg[17]/CP (CFD2QX2)                 0.00       3.05 r
  library setup time                      -0.22       2.83
  data required time                                  2.83
  -----------------------------------------------------------
  data required time                                  2.83
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         0.81


1
write -hierarchy -format verilog -output sfilt_gates.v
Writing verilog file '/home/so/soun0694/Work/287-300Mhz/sfilt_gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
