#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Wed Apr 18 18:53:13 2018
# Process ID: 3524
# Log file: X:/Desktop/EC311-master/ec311_project/planAhead_run_1/planAhead.log
# Journal file: X:/Desktop/EC311-master/ec311_project/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -229 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source X:/Desktop/EC311-master/ec311_project/pa.fromHdl.tcl
# create_project -name ec311_project -dir "X:/Desktop/EC311-master/ec311_project/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ASM.ucf" [current_fileset -constrset]
Adding file 'X:/Desktop/EC311-master/ec311_project/ASM.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {clk_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {degital_lock.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top ASM $srcset
# add_files [list {ASM.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "X:/Desktop/EC311-master/ec311_project/clk_divider.v" into library work
Analyzing Verilog file "X:/Desktop/EC311-master/ec311_project/degital_lock.v" into library work
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [X:/Desktop/EC311-master/ec311_project/ASM.ucf]
Finished Parsing UCF File [X:/Desktop/EC311-master/ec311_project/ASM.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d5502d5d
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 562.176 ; gain = 151.723
startgroup
set_property package_pin T11 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {led[5]}]
endgroup
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "X:/Desktop/EC311-master/ec311_project/clk_divider.v" into library work
Analyzing Verilog file "X:/Desktop/EC311-master/ec311_project/degital_lock.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'seven_segment' defined in file 'degital_lock.v' instantiated as 'sevenSEG'.
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [X:/Desktop/EC311-master/ec311_project/ASM.ucf]
Finished Parsing UCF File [X:/Desktop/EC311-master/ec311_project/ASM.ucf]
startgroup
set_property package_pin N16 [get_ports {AN[0]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {AN[1]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {AN[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {AN[3]}]
endgroup
set_property package_pin "" [get_ports [list  {led[1]}]]
startgroup
set_property package_pin T11 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {seven_out[0]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {seven_out[1]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {seven_out[2]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {seven_out[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seven_out[4]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {seven_out[5]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {seven_out[6]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {sw[0]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {sw[1]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {sw[2]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {sw[3]}]
endgroup
startgroup
set_property package_pin C4 [get_ports change]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin C9 [get_ports clr]
endgroup
startgroup
set_property package_pin B8 [get_ports ent]
endgroup
startgroup
set_property package_pin A8 [get_ports rst]
endgroup
save_design
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "X:/Desktop/EC311-master/ec311_project/clk_divider.v" into library work
Analyzing Verilog file "X:/Desktop/EC311-master/ec311_project/degital_lock.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'seven_segment' defined in file 'degital_lock.v' instantiated as 'sevenSEG'.
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [X:/Desktop/EC311-master/ec311_project/ASM.ucf]
Finished Parsing UCF File [X:/Desktop/EC311-master/ec311_project/ASM.ucf]
set_property package_pin "" [get_ports [list  {seven_out[0]}]]
set_property package_pin "" [get_ports [list  {seven_out[1]}]]
set_property package_pin "" [get_ports [list  {seven_out[2]}]]
set_property package_pin "" [get_ports [list  {seven_out[3]}]]
set_property package_pin "" [get_ports [list  {seven_out[4]}]]
set_property package_pin "" [get_ports [list  {seven_out[5]}]]
startgroup
set_property package_pin T17 [get_ports {seven_out[6]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {seven_out[5]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {seven_out[4]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {seven_out[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seven_out[2]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {seven_out[1]}]
endgroup
save_design
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "X:/Desktop/EC311-master/ec311_project/clk_divider.v" into library work
Analyzing Verilog file "X:/Desktop/EC311-master/ec311_project/degital_lock.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'seven_segment' defined in file 'degital_lock.v' instantiated as 'sevenSEG'.
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [X:/Desktop/EC311-master/ec311_project/ASM.ucf]
Finished Parsing UCF File [X:/Desktop/EC311-master/ec311_project/ASM.ucf]
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
