`timescale 10ns/1ps


module REG_tb();

Shift_REG U7(CLK, SI, SO);


	always
	begin
	CLK = 1'b0;
	#5 CLK = 1'b1;
	#5;
	end
	
	initial
	begin
	SI = 1'b1;
	end
	
	
	always @(posedge CLK)
	begin
	
	
	end