;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV 7, <-75
	ADD 130, 9
	ADD 110, 0
	ADD 130, 9
	CMP -7, <-420
	SPL <157, 400
	SPL <127, 100
	SPL <127, 100
	SPL -7, @-420
	MOV -1, <-20
	SLT 12, @11
	JMZ 7, @-75
	SLT 12, @11
	SLT 12, @11
	SLT 12, @11
	SUB @127, 106
	JMP -1, @-20
	CMP 0, 0
	ADD 130, 9
	SPL 0
	SUB 0, 2
	SUB 0, 2
	ADD #112, @200
	ADD #112, @200
	ADD -7, <-420
	SUB 0, 0
	ADD -7, <-420
	CMP 0, 0
	SUB #0, 0
	SUB 0, 0
	ADD 0, 0
	SPL 0, <-2
	CMP <0, @2
	DAT #0, <-9
	CMP <0, @2
	SUB @121, 106
	SPL 0, <-2
	CMP #210, 30
	SPL 0, <-2
	DJN -7, @-420
	DJN -7, @-420
	MOV -1, <-20
	DJN -7, @-420
	ADD 7, 0
	MOV -1, <-20
	MOV -7, <-20
	ADD 210, 60
	MOV -7, <-20
