$date
	Sun Oct 23 05:44:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#227322
b10011 &
b10011 %
1$
b10011 !
1"
#227323
0"
#227326
b111010 &
b111010 %
#227330
b11101 &
b11101 %
#227334
b1011000 &
b1011000 %
#227338
b101100 &
b101100 %
#227342
b10110 &
b10110 %
#227346
b1011 &
b1011 %
#227350
b100010 &
b100010 %
#227354
b10001 &
b10001 %
#227358
b110100 &
b110100 %
#227362
b11010 &
b11010 %
#227366
b1101 &
b1101 %
#227370
b101000 &
b101000 %
#227374
b10100 &
b10100 %
#227378
b1010 &
b1010 %
#227382
b101 &
b101 %
#227386
b10000 &
b10000 %
#227390
b1000 &
b1000 %
#227394
b100 &
b100 %
#227398
b10 &
b10 %
#227402
b1 &
b1 %
1#
#227406
b0 &
0#
b0 %
0$
#1136096
b11010 !
1"
#1136098
b11010 &
b11010 %
1$
#1136099
0"
#1136102
b1101 &
b1101 %
#1136106
b101000 &
b101000 %
#1136110
b10100 &
b10100 %
#1136114
b1010 &
b1010 %
#1136118
b101 &
b101 %
#1136122
b10000 &
b10000 %
#1136126
b1000 &
b1000 %
#1136130
b100 &
b100 %
#1136134
b10 &
b10 %
#1136138
b1 &
b1 %
1#
#1136142
b0 &
0#
b0 %
0$
#2138087
b100 !
1"
#2138090
b100 &
b100 %
1$
#2138091
0"
#2138094
b10 &
b10 %
#2138098
b1 &
b1 %
1#
#2138102
b0 &
0#
b0 %
0$
#4500012
