# RISC Pipelined CPU
Makefile 

# How to run and update verilator.f/Makefile
Requires oss-cad-suite to be downloaded
And GTKWave

Add to PATH

Update Verilator.f file as well as the Makefile

Add all dependecies to verilator.f

Packages first!

make all -> make wave

![alt text](https://github.com/Autoraem/RISC_Pipeline/blob/master/docs/Architecture.png "Architecture Diagram")
