#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct  7 12:10:47 2019
# Process ID: 17110
# Current directory: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc
# Command line: vivado
# Log file: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc/vivado.log
# Journal file: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/project_pifo_calendar_root_only/project_pifo_calendar_root_only.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing -from [get_ports "*"] -to m_axis_buffer_addr -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name m_axis_buffer_addr
open_project /home/jkchoi/Documents/git/timing_analysis/timing_analysis.xpr
current_project project_pifo_calendar_root_only
current_project timing_analysis
current_project project_pifo_calendar_root_only
current_project timing_analysis
close_project
