/**
 * \file IfxCscu_bf.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_CSRM/V0.1.3.1.8
 * Specification: latest @ 2021-07-15 instance sheet @ MC_A3G_TC49x : V9.1.6.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Cscu_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Cscu_Registers
 * 
 */
#ifndef IFXCSCU_BF_H
#define IFXCSCU_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Cscu_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_CSCU_CLC_Bits.DISR */
#define IFX_CSCU_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_CSCU_CLC_Bits.DISR */
#define IFX_CSCU_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_CLC_Bits.DISR */
#define IFX_CSCU_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_CSCU_CLC_Bits.DISS */
#define IFX_CSCU_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_CSCU_CLC_Bits.DISS */
#define IFX_CSCU_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_CLC_Bits.DISS */
#define IFX_CSCU_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_CSCU_CLC_Bits.EDIS */
#define IFX_CSCU_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_CSCU_CLC_Bits.EDIS */
#define IFX_CSCU_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_CLC_Bits.EDIS */
#define IFX_CSCU_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_CSCU_ID_Bits.MOD_REV */
#define IFX_CSCU_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_CSCU_ID_Bits.MOD_REV */
#define IFX_CSCU_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_CSCU_ID_Bits.MOD_REV */
#define IFX_CSCU_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_CSCU_ID_Bits.MOD_TYPE */
#define IFX_CSCU_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_CSCU_ID_Bits.MOD_TYPE */
#define IFX_CSCU_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_CSCU_ID_Bits.MOD_TYPE */
#define IFX_CSCU_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_CSCU_ID_Bits.MOD_NUM */
#define IFX_CSCU_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_CSCU_ID_Bits.MOD_NUM */
#define IFX_CSCU_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_CSCU_ID_Bits.MOD_NUM */
#define IFX_CSCU_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_CSCU_PROT_Bits.STATE */
#define IFX_CSCU_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_CSCU_PROT_Bits.STATE */
#define IFX_CSCU_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CSCU_PROT_Bits.STATE */
#define IFX_CSCU_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_CSCU_PROT_Bits.SWEN */
#define IFX_CSCU_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_CSCU_PROT_Bits.SWEN */
#define IFX_CSCU_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_PROT_Bits.SWEN */
#define IFX_CSCU_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_CSCU_PROT_Bits.VM */
#define IFX_CSCU_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_CSCU_PROT_Bits.VM */
#define IFX_CSCU_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_CSCU_PROT_Bits.VM */
#define IFX_CSCU_PROT_VM_OFF (16u)

/** \brief Length for Ifx_CSCU_PROT_Bits.VMEN */
#define IFX_CSCU_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_CSCU_PROT_Bits.VMEN */
#define IFX_CSCU_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_PROT_Bits.VMEN */
#define IFX_CSCU_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_CSCU_PROT_Bits.PRS */
#define IFX_CSCU_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_CSCU_PROT_Bits.PRS */
#define IFX_CSCU_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CSCU_PROT_Bits.PRS */
#define IFX_CSCU_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_CSCU_PROT_Bits.PRSEN */
#define IFX_CSCU_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CSCU_PROT_Bits.PRSEN */
#define IFX_CSCU_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_PROT_Bits.PRSEN */
#define IFX_CSCU_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_CSCU_PROT_Bits.TAGID */
#define IFX_CSCU_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_CSCU_PROT_Bits.TAGID */
#define IFX_CSCU_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CSCU_PROT_Bits.TAGID */
#define IFX_CSCU_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_CSCU_PROT_Bits.ODEF */
#define IFX_CSCU_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_CSCU_PROT_Bits.ODEF */
#define IFX_CSCU_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_PROT_Bits.ODEF */
#define IFX_CSCU_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_CSCU_PROT_Bits.OWEN */
#define IFX_CSCU_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_CSCU_PROT_Bits.OWEN */
#define IFX_CSCU_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_PROT_Bits.OWEN */
#define IFX_CSCU_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN00 */
#define IFX_CSCU_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN00 */
#define IFX_CSCU_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN00 */
#define IFX_CSCU_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN01 */
#define IFX_CSCU_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN01 */
#define IFX_CSCU_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN01 */
#define IFX_CSCU_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN02 */
#define IFX_CSCU_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN02 */
#define IFX_CSCU_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN02 */
#define IFX_CSCU_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN03 */
#define IFX_CSCU_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN03 */
#define IFX_CSCU_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN03 */
#define IFX_CSCU_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN04 */
#define IFX_CSCU_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN04 */
#define IFX_CSCU_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN04 */
#define IFX_CSCU_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN05 */
#define IFX_CSCU_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN05 */
#define IFX_CSCU_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN05 */
#define IFX_CSCU_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN06 */
#define IFX_CSCU_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN06 */
#define IFX_CSCU_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN06 */
#define IFX_CSCU_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN07 */
#define IFX_CSCU_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN07 */
#define IFX_CSCU_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN07 */
#define IFX_CSCU_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN08 */
#define IFX_CSCU_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN08 */
#define IFX_CSCU_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN08 */
#define IFX_CSCU_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN09 */
#define IFX_CSCU_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN09 */
#define IFX_CSCU_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN09 */
#define IFX_CSCU_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN10 */
#define IFX_CSCU_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN10 */
#define IFX_CSCU_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN10 */
#define IFX_CSCU_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN11 */
#define IFX_CSCU_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN11 */
#define IFX_CSCU_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN11 */
#define IFX_CSCU_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN12 */
#define IFX_CSCU_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN12 */
#define IFX_CSCU_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN12 */
#define IFX_CSCU_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN13 */
#define IFX_CSCU_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN13 */
#define IFX_CSCU_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN13 */
#define IFX_CSCU_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN14 */
#define IFX_CSCU_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN14 */
#define IFX_CSCU_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN14 */
#define IFX_CSCU_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN15 */
#define IFX_CSCU_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN15 */
#define IFX_CSCU_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN15 */
#define IFX_CSCU_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN16 */
#define IFX_CSCU_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN16 */
#define IFX_CSCU_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN16 */
#define IFX_CSCU_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN17 */
#define IFX_CSCU_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN17 */
#define IFX_CSCU_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN17 */
#define IFX_CSCU_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN18 */
#define IFX_CSCU_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN18 */
#define IFX_CSCU_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN18 */
#define IFX_CSCU_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN19 */
#define IFX_CSCU_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN19 */
#define IFX_CSCU_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN19 */
#define IFX_CSCU_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN20 */
#define IFX_CSCU_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN20 */
#define IFX_CSCU_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN20 */
#define IFX_CSCU_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN21 */
#define IFX_CSCU_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN21 */
#define IFX_CSCU_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN21 */
#define IFX_CSCU_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN22 */
#define IFX_CSCU_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN22 */
#define IFX_CSCU_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN22 */
#define IFX_CSCU_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN23 */
#define IFX_CSCU_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN23 */
#define IFX_CSCU_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN23 */
#define IFX_CSCU_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN24 */
#define IFX_CSCU_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN24 */
#define IFX_CSCU_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN24 */
#define IFX_CSCU_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN25 */
#define IFX_CSCU_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN25 */
#define IFX_CSCU_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN25 */
#define IFX_CSCU_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN26 */
#define IFX_CSCU_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN26 */
#define IFX_CSCU_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN26 */
#define IFX_CSCU_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN27 */
#define IFX_CSCU_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN27 */
#define IFX_CSCU_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN27 */
#define IFX_CSCU_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN28 */
#define IFX_CSCU_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN28 */
#define IFX_CSCU_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN28 */
#define IFX_CSCU_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN29 */
#define IFX_CSCU_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN29 */
#define IFX_CSCU_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN29 */
#define IFX_CSCU_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN30 */
#define IFX_CSCU_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN30 */
#define IFX_CSCU_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN30 */
#define IFX_CSCU_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_CSCU_ACCEN_WRA_Bits.EN31 */
#define IFX_CSCU_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRA_Bits.EN31 */
#define IFX_CSCU_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRA_Bits.EN31 */
#define IFX_CSCU_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_CSCU_ACCEN_WRB_Bits.EN32 */
#define IFX_CSCU_ACCEN_WRB_EN32_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRB_Bits.EN32 */
#define IFX_CSCU_ACCEN_WRB_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRB_Bits.EN32 */
#define IFX_CSCU_ACCEN_WRB_EN32_OFF (0u)

/** \brief Length for Ifx_CSCU_ACCEN_WRB_Bits.EN33 */
#define IFX_CSCU_ACCEN_WRB_EN33_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRB_Bits.EN33 */
#define IFX_CSCU_ACCEN_WRB_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRB_Bits.EN33 */
#define IFX_CSCU_ACCEN_WRB_EN33_OFF (1u)

/** \brief Length for Ifx_CSCU_ACCEN_WRB_Bits.EN34 */
#define IFX_CSCU_ACCEN_WRB_EN34_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRB_Bits.EN34 */
#define IFX_CSCU_ACCEN_WRB_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRB_Bits.EN34 */
#define IFX_CSCU_ACCEN_WRB_EN34_OFF (2u)

/** \brief Length for Ifx_CSCU_ACCEN_WRB_Bits.EN35 */
#define IFX_CSCU_ACCEN_WRB_EN35_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRB_Bits.EN35 */
#define IFX_CSCU_ACCEN_WRB_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRB_Bits.EN35 */
#define IFX_CSCU_ACCEN_WRB_EN35_OFF (3u)

/** \brief Length for Ifx_CSCU_ACCEN_WRB_Bits.EN36 */
#define IFX_CSCU_ACCEN_WRB_EN36_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRB_Bits.EN36 */
#define IFX_CSCU_ACCEN_WRB_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRB_Bits.EN36 */
#define IFX_CSCU_ACCEN_WRB_EN36_OFF (4u)

/** \brief Length for Ifx_CSCU_ACCEN_WRB_Bits.EN37 */
#define IFX_CSCU_ACCEN_WRB_EN37_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRB_Bits.EN37 */
#define IFX_CSCU_ACCEN_WRB_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRB_Bits.EN37 */
#define IFX_CSCU_ACCEN_WRB_EN37_OFF (5u)

/** \brief Length for Ifx_CSCU_ACCEN_WRB_Bits.EN38 */
#define IFX_CSCU_ACCEN_WRB_EN38_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRB_Bits.EN38 */
#define IFX_CSCU_ACCEN_WRB_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRB_Bits.EN38 */
#define IFX_CSCU_ACCEN_WRB_EN38_OFF (6u)

/** \brief Length for Ifx_CSCU_ACCEN_WRB_Bits.EN39 */
#define IFX_CSCU_ACCEN_WRB_EN39_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_WRB_Bits.EN39 */
#define IFX_CSCU_ACCEN_WRB_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_WRB_Bits.EN39 */
#define IFX_CSCU_ACCEN_WRB_EN39_OFF (7u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN00 */
#define IFX_CSCU_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN00 */
#define IFX_CSCU_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN00 */
#define IFX_CSCU_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN01 */
#define IFX_CSCU_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN01 */
#define IFX_CSCU_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN01 */
#define IFX_CSCU_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN02 */
#define IFX_CSCU_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN02 */
#define IFX_CSCU_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN02 */
#define IFX_CSCU_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN03 */
#define IFX_CSCU_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN03 */
#define IFX_CSCU_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN03 */
#define IFX_CSCU_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN04 */
#define IFX_CSCU_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN04 */
#define IFX_CSCU_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN04 */
#define IFX_CSCU_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN05 */
#define IFX_CSCU_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN05 */
#define IFX_CSCU_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN05 */
#define IFX_CSCU_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN06 */
#define IFX_CSCU_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN06 */
#define IFX_CSCU_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN06 */
#define IFX_CSCU_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN07 */
#define IFX_CSCU_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN07 */
#define IFX_CSCU_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN07 */
#define IFX_CSCU_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN08 */
#define IFX_CSCU_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN08 */
#define IFX_CSCU_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN08 */
#define IFX_CSCU_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN09 */
#define IFX_CSCU_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN09 */
#define IFX_CSCU_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN09 */
#define IFX_CSCU_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN10 */
#define IFX_CSCU_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN10 */
#define IFX_CSCU_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN10 */
#define IFX_CSCU_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN11 */
#define IFX_CSCU_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN11 */
#define IFX_CSCU_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN11 */
#define IFX_CSCU_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN12 */
#define IFX_CSCU_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN12 */
#define IFX_CSCU_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN12 */
#define IFX_CSCU_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN13 */
#define IFX_CSCU_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN13 */
#define IFX_CSCU_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN13 */
#define IFX_CSCU_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN14 */
#define IFX_CSCU_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN14 */
#define IFX_CSCU_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN14 */
#define IFX_CSCU_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN15 */
#define IFX_CSCU_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN15 */
#define IFX_CSCU_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN15 */
#define IFX_CSCU_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN16 */
#define IFX_CSCU_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN16 */
#define IFX_CSCU_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN16 */
#define IFX_CSCU_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN17 */
#define IFX_CSCU_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN17 */
#define IFX_CSCU_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN17 */
#define IFX_CSCU_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN18 */
#define IFX_CSCU_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN18 */
#define IFX_CSCU_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN18 */
#define IFX_CSCU_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN19 */
#define IFX_CSCU_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN19 */
#define IFX_CSCU_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN19 */
#define IFX_CSCU_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN20 */
#define IFX_CSCU_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN20 */
#define IFX_CSCU_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN20 */
#define IFX_CSCU_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN21 */
#define IFX_CSCU_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN21 */
#define IFX_CSCU_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN21 */
#define IFX_CSCU_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN22 */
#define IFX_CSCU_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN22 */
#define IFX_CSCU_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN22 */
#define IFX_CSCU_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN23 */
#define IFX_CSCU_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN23 */
#define IFX_CSCU_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN23 */
#define IFX_CSCU_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN24 */
#define IFX_CSCU_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN24 */
#define IFX_CSCU_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN24 */
#define IFX_CSCU_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN25 */
#define IFX_CSCU_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN25 */
#define IFX_CSCU_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN25 */
#define IFX_CSCU_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN26 */
#define IFX_CSCU_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN26 */
#define IFX_CSCU_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN26 */
#define IFX_CSCU_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN27 */
#define IFX_CSCU_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN27 */
#define IFX_CSCU_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN27 */
#define IFX_CSCU_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN28 */
#define IFX_CSCU_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN28 */
#define IFX_CSCU_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN28 */
#define IFX_CSCU_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN29 */
#define IFX_CSCU_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN29 */
#define IFX_CSCU_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN29 */
#define IFX_CSCU_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN30 */
#define IFX_CSCU_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN30 */
#define IFX_CSCU_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN30 */
#define IFX_CSCU_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_CSCU_ACCEN_RDA_Bits.EN31 */
#define IFX_CSCU_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDA_Bits.EN31 */
#define IFX_CSCU_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDA_Bits.EN31 */
#define IFX_CSCU_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_CSCU_ACCEN_RDB_Bits.EN32 */
#define IFX_CSCU_ACCEN_RDB_EN32_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDB_Bits.EN32 */
#define IFX_CSCU_ACCEN_RDB_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDB_Bits.EN32 */
#define IFX_CSCU_ACCEN_RDB_EN32_OFF (0u)

/** \brief Length for Ifx_CSCU_ACCEN_RDB_Bits.EN33 */
#define IFX_CSCU_ACCEN_RDB_EN33_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDB_Bits.EN33 */
#define IFX_CSCU_ACCEN_RDB_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDB_Bits.EN33 */
#define IFX_CSCU_ACCEN_RDB_EN33_OFF (1u)

/** \brief Length for Ifx_CSCU_ACCEN_RDB_Bits.EN34 */
#define IFX_CSCU_ACCEN_RDB_EN34_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDB_Bits.EN34 */
#define IFX_CSCU_ACCEN_RDB_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDB_Bits.EN34 */
#define IFX_CSCU_ACCEN_RDB_EN34_OFF (2u)

/** \brief Length for Ifx_CSCU_ACCEN_RDB_Bits.EN35 */
#define IFX_CSCU_ACCEN_RDB_EN35_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDB_Bits.EN35 */
#define IFX_CSCU_ACCEN_RDB_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDB_Bits.EN35 */
#define IFX_CSCU_ACCEN_RDB_EN35_OFF (3u)

/** \brief Length for Ifx_CSCU_ACCEN_RDB_Bits.EN36 */
#define IFX_CSCU_ACCEN_RDB_EN36_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDB_Bits.EN36 */
#define IFX_CSCU_ACCEN_RDB_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDB_Bits.EN36 */
#define IFX_CSCU_ACCEN_RDB_EN36_OFF (4u)

/** \brief Length for Ifx_CSCU_ACCEN_RDB_Bits.EN37 */
#define IFX_CSCU_ACCEN_RDB_EN37_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDB_Bits.EN37 */
#define IFX_CSCU_ACCEN_RDB_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDB_Bits.EN37 */
#define IFX_CSCU_ACCEN_RDB_EN37_OFF (5u)

/** \brief Length for Ifx_CSCU_ACCEN_RDB_Bits.EN38 */
#define IFX_CSCU_ACCEN_RDB_EN38_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDB_Bits.EN38 */
#define IFX_CSCU_ACCEN_RDB_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDB_Bits.EN38 */
#define IFX_CSCU_ACCEN_RDB_EN38_OFF (6u)

/** \brief Length for Ifx_CSCU_ACCEN_RDB_Bits.EN39 */
#define IFX_CSCU_ACCEN_RDB_EN39_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_RDB_Bits.EN39 */
#define IFX_CSCU_ACCEN_RDB_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_RDB_Bits.EN39 */
#define IFX_CSCU_ACCEN_RDB_EN39_OFF (7u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.RD00 */
#define IFX_CSCU_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.RD00 */
#define IFX_CSCU_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.RD00 */
#define IFX_CSCU_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.RD01 */
#define IFX_CSCU_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.RD01 */
#define IFX_CSCU_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.RD01 */
#define IFX_CSCU_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.RD02 */
#define IFX_CSCU_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.RD02 */
#define IFX_CSCU_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.RD02 */
#define IFX_CSCU_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.RD03 */
#define IFX_CSCU_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.RD03 */
#define IFX_CSCU_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.RD03 */
#define IFX_CSCU_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.RD04 */
#define IFX_CSCU_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.RD04 */
#define IFX_CSCU_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.RD04 */
#define IFX_CSCU_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.RD05 */
#define IFX_CSCU_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.RD05 */
#define IFX_CSCU_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.RD05 */
#define IFX_CSCU_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.RD06 */
#define IFX_CSCU_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.RD06 */
#define IFX_CSCU_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.RD06 */
#define IFX_CSCU_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.RD07 */
#define IFX_CSCU_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.RD07 */
#define IFX_CSCU_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.RD07 */
#define IFX_CSCU_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.WR00 */
#define IFX_CSCU_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.WR00 */
#define IFX_CSCU_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.WR00 */
#define IFX_CSCU_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.WR01 */
#define IFX_CSCU_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.WR01 */
#define IFX_CSCU_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.WR01 */
#define IFX_CSCU_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.WR02 */
#define IFX_CSCU_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.WR02 */
#define IFX_CSCU_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.WR02 */
#define IFX_CSCU_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.WR03 */
#define IFX_CSCU_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.WR03 */
#define IFX_CSCU_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.WR03 */
#define IFX_CSCU_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.WR04 */
#define IFX_CSCU_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.WR04 */
#define IFX_CSCU_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.WR04 */
#define IFX_CSCU_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.WR05 */
#define IFX_CSCU_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.WR05 */
#define IFX_CSCU_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.WR05 */
#define IFX_CSCU_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.WR06 */
#define IFX_CSCU_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.WR06 */
#define IFX_CSCU_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.WR06 */
#define IFX_CSCU_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_CSCU_ACCEN_VM_Bits.WR07 */
#define IFX_CSCU_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_VM_Bits.WR07 */
#define IFX_CSCU_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_VM_Bits.WR07 */
#define IFX_CSCU_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.RD00 */
#define IFX_CSCU_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.RD00 */
#define IFX_CSCU_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.RD00 */
#define IFX_CSCU_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.RD01 */
#define IFX_CSCU_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.RD01 */
#define IFX_CSCU_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.RD01 */
#define IFX_CSCU_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.RD02 */
#define IFX_CSCU_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.RD02 */
#define IFX_CSCU_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.RD02 */
#define IFX_CSCU_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.RD03 */
#define IFX_CSCU_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.RD03 */
#define IFX_CSCU_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.RD03 */
#define IFX_CSCU_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.RD04 */
#define IFX_CSCU_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.RD04 */
#define IFX_CSCU_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.RD04 */
#define IFX_CSCU_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.RD05 */
#define IFX_CSCU_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.RD05 */
#define IFX_CSCU_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.RD05 */
#define IFX_CSCU_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.RD06 */
#define IFX_CSCU_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.RD06 */
#define IFX_CSCU_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.RD06 */
#define IFX_CSCU_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.RD07 */
#define IFX_CSCU_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.RD07 */
#define IFX_CSCU_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.RD07 */
#define IFX_CSCU_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.WR00 */
#define IFX_CSCU_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.WR00 */
#define IFX_CSCU_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.WR00 */
#define IFX_CSCU_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.WR01 */
#define IFX_CSCU_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.WR01 */
#define IFX_CSCU_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.WR01 */
#define IFX_CSCU_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.WR02 */
#define IFX_CSCU_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.WR02 */
#define IFX_CSCU_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.WR02 */
#define IFX_CSCU_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.WR03 */
#define IFX_CSCU_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.WR03 */
#define IFX_CSCU_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.WR03 */
#define IFX_CSCU_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.WR04 */
#define IFX_CSCU_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.WR04 */
#define IFX_CSCU_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.WR04 */
#define IFX_CSCU_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.WR05 */
#define IFX_CSCU_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.WR05 */
#define IFX_CSCU_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.WR05 */
#define IFX_CSCU_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.WR06 */
#define IFX_CSCU_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.WR06 */
#define IFX_CSCU_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.WR06 */
#define IFX_CSCU_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_CSCU_ACCEN_PRS_Bits.WR07 */
#define IFX_CSCU_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_CSCU_ACCEN_PRS_Bits.WR07 */
#define IFX_CSCU_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_ACCEN_PRS_Bits.WR07 */
#define IFX_CSCU_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_CSCU_CSRM2HT_Bits.DATA */
#define IFX_CSCU_CSRM2HT_DATA_LEN (32u)

/** \brief Mask for Ifx_CSCU_CSRM2HT_Bits.DATA */
#define IFX_CSCU_CSRM2HT_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_CSCU_CSRM2HT_Bits.DATA */
#define IFX_CSCU_CSRM2HT_DATA_OFF (0u)

/** \brief Length for Ifx_CSCU_CSRM2ERR_Bits.DATA */
#define IFX_CSCU_CSRM2ERR_DATA_LEN (32u)

/** \brief Mask for Ifx_CSCU_CSRM2ERR_Bits.DATA */
#define IFX_CSCU_CSRM2ERR_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_CSCU_CSRM2ERR_Bits.DATA */
#define IFX_CSCU_CSRM2ERR_DATA_OFF (0u)

/** \brief Length for Ifx_CSCU_CSVCTRL_Bits.CSV */
#define IFX_CSCU_CSVCTRL_CSV_LEN (1u)

/** \brief Mask for Ifx_CSCU_CSVCTRL_Bits.CSV */
#define IFX_CSCU_CSVCTRL_CSV_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_CSVCTRL_Bits.CSV */
#define IFX_CSCU_CSVCTRL_CSV_OFF (0u)

/** \brief Length for Ifx_CSCU_INIT_Bits.DONE */
#define IFX_CSCU_INIT_DONE_LEN (1u)

/** \brief Mask for Ifx_CSCU_INIT_Bits.DONE */
#define IFX_CSCU_INIT_DONE_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_INIT_Bits.DONE */
#define IFX_CSCU_INIT_DONE_OFF (0u)

/** \brief Length for Ifx_CSCU_DBGCTRL_Bits.CSAV */
#define IFX_CSCU_DBGCTRL_CSAV_LEN (2u)

/** \brief Mask for Ifx_CSCU_DBGCTRL_Bits.CSAV */
#define IFX_CSCU_DBGCTRL_CSAV_MSK (0x3u)

/** \brief Offset for Ifx_CSCU_DBGCTRL_Bits.CSAV */
#define IFX_CSCU_DBGCTRL_CSAV_OFF (0u)

/** \brief Length for Ifx_CSCU_PINCTRL_Bits.LOCK */
#define IFX_CSCU_PINCTRL_LOCK_LEN (1u)

/** \brief Mask for Ifx_CSCU_PINCTRL_Bits.LOCK */
#define IFX_CSCU_PINCTRL_LOCK_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_PINCTRL_Bits.LOCK */
#define IFX_CSCU_PINCTRL_LOCK_OFF (0u)

/** \brief Length for Ifx_CSCU_PINCTRL_Bits.OEN1 */
#define IFX_CSCU_PINCTRL_OEN1_LEN (1u)

/** \brief Mask for Ifx_CSCU_PINCTRL_Bits.OEN1 */
#define IFX_CSCU_PINCTRL_OEN1_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_PINCTRL_Bits.OEN1 */
#define IFX_CSCU_PINCTRL_OEN1_OFF (1u)

/** \brief Length for Ifx_CSCU_PINCTRL_Bits.VAL1 */
#define IFX_CSCU_PINCTRL_VAL1_LEN (1u)

/** \brief Mask for Ifx_CSCU_PINCTRL_Bits.VAL1 */
#define IFX_CSCU_PINCTRL_VAL1_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_PINCTRL_Bits.VAL1 */
#define IFX_CSCU_PINCTRL_VAL1_OFF (2u)

/** \brief Length for Ifx_CSCU_PINCTRL_Bits.OEN0 */
#define IFX_CSCU_PINCTRL_OEN0_LEN (1u)

/** \brief Mask for Ifx_CSCU_PINCTRL_Bits.OEN0 */
#define IFX_CSCU_PINCTRL_OEN0_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_PINCTRL_Bits.OEN0 */
#define IFX_CSCU_PINCTRL_OEN0_OFF (3u)

/** \brief Length for Ifx_CSCU_PINCTRL_Bits.VAL0 */
#define IFX_CSCU_PINCTRL_VAL0_LEN (1u)

/** \brief Mask for Ifx_CSCU_PINCTRL_Bits.VAL0 */
#define IFX_CSCU_PINCTRL_VAL0_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_PINCTRL_Bits.VAL0 */
#define IFX_CSCU_PINCTRL_VAL0_OFF (4u)

/** \brief Length for Ifx_CSCU_SOTACTRL_Bits.SOTA */
#define IFX_CSCU_SOTACTRL_SOTA_LEN (3u)

/** \brief Mask for Ifx_CSCU_SOTACTRL_Bits.SOTA */
#define IFX_CSCU_SOTACTRL_SOTA_MSK (0x7u)

/** \brief Offset for Ifx_CSCU_SOTACTRL_Bits.SOTA */
#define IFX_CSCU_SOTACTRL_SOTA_OFF (0u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.FW_RST */
#define IFX_CSCU_STMEM1_FW_RST_LEN (8u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.FW_RST */
#define IFX_CSCU_STMEM1_FW_RST_MSK (0xffu)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.FW_RST */
#define IFX_CSCU_STMEM1_FW_RST_OFF (0u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.BV */
#define IFX_CSCU_STMEM1_BV_LEN (1u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.BV */
#define IFX_CSCU_STMEM1_BV_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.BV */
#define IFX_CSCU_STMEM1_BV_OFF (8u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.BP */
#define IFX_CSCU_STMEM1_BP_LEN (1u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.BP */
#define IFX_CSCU_STMEM1_BP_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.BP */
#define IFX_CSCU_STMEM1_BP_OFF (9u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.BCV */
#define IFX_CSCU_STMEM1_BCV_LEN (1u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.BCV */
#define IFX_CSCU_STMEM1_BCV_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.BCV */
#define IFX_CSCU_STMEM1_BCV_OFF (10u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.BIDX */
#define IFX_CSCU_STMEM1_BIDX_LEN (2u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.BIDX */
#define IFX_CSCU_STMEM1_BIDX_MSK (0x3u)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.BIDX */
#define IFX_CSCU_STMEM1_BIDX_OFF (11u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.BCFG */
#define IFX_CSCU_STMEM1_BCFG_LEN (3u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.BCFG */
#define IFX_CSCU_STMEM1_BCFG_MSK (0x7u)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.BCFG */
#define IFX_CSCU_STMEM1_BCFG_OFF (13u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.HAR */
#define IFX_CSCU_STMEM1_HAR_LEN (1u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.HAR */
#define IFX_CSCU_STMEM1_HAR_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.HAR */
#define IFX_CSCU_STMEM1_HAR_OFF (16u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.SCFG */
#define IFX_CSCU_STMEM1_SCFG_LEN (2u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.SCFG */
#define IFX_CSCU_STMEM1_SCFG_MSK (0x3u)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.SCFG */
#define IFX_CSCU_STMEM1_SCFG_OFF (17u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.ST */
#define IFX_CSCU_STMEM1_ST_LEN (1u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.ST */
#define IFX_CSCU_STMEM1_ST_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.ST */
#define IFX_CSCU_STMEM1_ST_OFF (19u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.SIDX */
#define IFX_CSCU_STMEM1_SIDX_LEN (5u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.SIDX */
#define IFX_CSCU_STMEM1_SIDX_MSK (0x1fu)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.SIDX */
#define IFX_CSCU_STMEM1_SIDX_OFF (20u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.R25 */
#define IFX_CSCU_STMEM1_R25_LEN (4u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.R25 */
#define IFX_CSCU_STMEM1_R25_MSK (0xfu)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.R25 */
#define IFX_CSCU_STMEM1_R25_OFF (25u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.CON_E */
#define IFX_CSCU_STMEM1_CON_E_LEN (1u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.CON_E */
#define IFX_CSCU_STMEM1_CON_E_MSK (0x1u)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.CON_E */
#define IFX_CSCU_STMEM1_CON_E_OFF (29u)

/** \brief Length for Ifx_CSCU_STMEM1_Bits.R30 */
#define IFX_CSCU_STMEM1_R30_LEN (2u)

/** \brief Mask for Ifx_CSCU_STMEM1_Bits.R30 */
#define IFX_CSCU_STMEM1_R30_MSK (0x3u)

/** \brief Offset for Ifx_CSCU_STMEM1_Bits.R30 */
#define IFX_CSCU_STMEM1_R30_OFF (30u)

/** \brief Length for Ifx_CSCU_STMEM2_Bits.BOOT_ADDR */
#define IFX_CSCU_STMEM2_BOOT_ADDR_LEN (30u)

/** \brief Mask for Ifx_CSCU_STMEM2_Bits.BOOT_ADDR */
#define IFX_CSCU_STMEM2_BOOT_ADDR_MSK (0x3fffffffu)

/** \brief Offset for Ifx_CSCU_STMEM2_Bits.BOOT_ADDR */
#define IFX_CSCU_STMEM2_BOOT_ADDR_OFF (2u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCSCU_BF_H */
