vhdl work "C:\Users\OWner\Documents\CENG 450\lab\UvicSpring2016CENG450Lab\IF_DE_pipeline.vhd"
