static int F_1 ( T_1 * V_1 , int V_2 , int V_3 )\r\n{ int V_4 , V_5 , V_6 ;\r\nV_6 = V_3 + V_7 [ V_2 ] ;\r\nF_2 ( V_6 ) ;\r\nF_3 ( 6 ) ; V_5 = F_4 () ;\r\nF_3 ( 4 ) ; V_4 = F_4 () ;\r\nF_3 ( 4 ) ;\r\nreturn F_5 ( V_5 , V_4 ) ;\r\n}\r\nstatic void F_6 ( T_1 * V_1 , int V_2 , int V_3 , int V_8 )\r\n{ int V_6 ;\r\nV_6 = V_3 + V_7 [ V_2 ] ;\r\nF_2 ( V_6 ) ;\r\nF_7 ( V_8 ) ;\r\nF_3 ( 5 ) ; F_3 ( 7 ) ; F_3 ( 5 ) ; F_3 ( 4 ) ;\r\n}\r\nstatic void F_8 ( T_1 * V_1 , char * V_9 , int V_10 , int V_3 )\r\n{ int V_4 , V_5 , V_11 , V_12 ;\r\nswitch( V_1 -> V_13 ) {\r\ncase 0 : F_2 ( V_3 ) ;\r\nfor ( V_11 = 0 ; V_11 < V_10 ; V_11 ++ ) {\r\nF_3 ( 6 ) ; V_5 = F_4 () ;\r\nF_3 ( 4 ) ; V_4 = F_4 () ;\r\nV_9 [ V_11 ] = F_5 ( V_5 , V_4 ) ;\r\n}\r\nF_3 ( 4 ) ;\r\nbreak;\r\ncase 1 : V_12 = 2 ;\r\nF_2 ( V_3 + 0xc0 ) ;\r\nF_7 ( 0xff ) ;\r\nfor ( V_11 = 0 ; V_11 < V_10 ; V_11 ++ ) {\r\nF_3 ( 0xa4 + V_12 ) ;\r\nV_9 [ V_11 ] = F_9 () ;\r\nV_12 = 2 - V_12 ;\r\n}\r\nF_3 ( 0xac ) ; F_3 ( 0xa4 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 2 : F_2 ( V_3 + 0x80 ) ;\r\nfor ( V_11 = 0 ; V_11 < V_10 - 2 ; V_11 ++ ) V_9 [ V_11 ] = F_10 () ;\r\nF_3 ( 0xac ) ; F_3 ( 0xa4 ) ;\r\nV_9 [ V_10 - 2 ] = F_10 () ;\r\nV_9 [ V_10 - 1 ] = F_10 () ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\ncase 3 : F_2 ( V_3 + 0x80 ) ;\r\nfor ( V_11 = 0 ; V_11 < ( V_10 / 2 ) - 1 ; V_11 ++ ) ( ( V_14 * ) V_9 ) [ V_11 ] = F_11 () ;\r\nF_3 ( 0xac ) ; F_3 ( 0xa4 ) ;\r\nV_9 [ V_10 - 2 ] = F_10 () ;\r\nV_9 [ V_10 - 1 ] = F_10 () ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\ncase 4 : F_2 ( V_3 + 0x80 ) ;\r\nfor ( V_11 = 0 ; V_11 < ( V_10 / 4 ) - 1 ; V_11 ++ ) ( ( V_15 * ) V_9 ) [ V_11 ] = F_12 () ;\r\nV_9 [ V_10 - 4 ] = F_10 () ;\r\nV_9 [ V_10 - 3 ] = F_10 () ;\r\nF_3 ( 0xac ) ; F_3 ( 0xa4 ) ;\r\nV_9 [ V_10 - 2 ] = F_10 () ;\r\nV_9 [ V_10 - 1 ] = F_10 () ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_13 ( T_1 * V_1 , char * V_9 , int V_10 )\r\n{ F_8 ( V_1 , V_9 , V_10 , 0x08 ) ;\r\n}\r\nstatic void F_14 ( T_1 * V_1 , char * V_9 , int V_10 )\r\n{ int V_11 ;\r\nswitch( V_1 -> V_13 ) {\r\ncase 0 :\r\ncase 1 : F_2 ( 8 ) ; F_3 ( 5 ) ;\r\nfor ( V_11 = 0 ; V_11 < V_10 ; V_11 ++ ) {\r\nF_7 ( V_9 [ V_11 ] ) ;\r\nF_3 ( 7 ) ; F_3 ( 5 ) ;\r\n}\r\nF_3 ( 4 ) ;\r\nbreak;\r\ncase 2 : F_2 ( 0xc8 ) ; F_3 ( 5 ) ;\r\nfor ( V_11 = 0 ; V_11 < V_10 ; V_11 ++ ) F_15 ( V_9 [ V_11 ] ) ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\ncase 3 : F_2 ( 0xc8 ) ; F_3 ( 5 ) ;\r\nfor ( V_11 = 0 ; V_11 < V_10 / 2 ; V_11 ++ ) F_16 ( ( ( V_14 * ) V_9 ) [ V_11 ] ) ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\ncase 4 : F_2 ( 0xc8 ) ; F_3 ( 5 ) ;\r\nfor ( V_11 = 0 ; V_11 < V_10 / 4 ; V_11 ++ ) F_17 ( ( ( V_15 * ) V_9 ) [ V_11 ] ) ;\r\nF_3 ( 4 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_18 ( T_1 * V_1 )\r\n{ V_1 -> V_16 = F_9 () ;\r\nV_1 -> V_17 = F_19 () ;\r\nF_3 ( 4 ) ;\r\n}\r\nstatic void F_20 ( T_1 * V_1 )\r\n{ F_2 ( 0x20 ) ;\r\nF_7 ( V_1 -> V_16 ) ;\r\nF_3 ( V_1 -> V_17 ) ;\r\n}\r\nstatic int F_21 ( T_1 * V_1 , char * V_18 , int V_19 )\r\n{ int V_20 , V_11 , V_6 ;\r\nint V_21 [ 2 ] = { 0 , 0 } ;\r\nV_1 -> V_16 = F_9 () ;\r\nF_7 ( 0xff ) ; F_22 ( 20 ) ; F_2 ( 0x3d ) ;\r\nF_22 ( 500 ) ;\r\nF_7 ( V_1 -> V_16 ) ;\r\nF_18 ( V_1 ) ;\r\nfor ( V_20 = 0 ; V_20 < 2 ; V_20 ++ ) {\r\nF_6 ( V_1 , 0 , 6 , 0xa0 + V_20 * 0x10 ) ;\r\nfor ( V_11 = 0 ; V_11 < 256 ; V_11 ++ ) {\r\nF_6 ( V_1 , 0 , 2 , V_11 ^ 0xaa ) ;\r\nF_6 ( V_1 , 0 , 3 , V_11 ^ 0x55 ) ;\r\nif ( F_1 ( V_1 , 0 , 2 ) != ( V_11 ^ 0xaa ) ) V_21 [ V_20 ] ++ ;\r\n}\r\n}\r\nF_20 ( V_1 ) ;\r\nF_18 ( V_1 ) ;\r\nF_8 ( V_1 , V_18 , 512 , 0x10 ) ;\r\nV_6 = 0 ;\r\nfor ( V_11 = 0 ; V_11 < 128 ; V_11 ++ ) if ( V_18 [ V_11 ] != V_11 ) V_6 ++ ;\r\nF_20 ( V_1 ) ;\r\nif ( V_19 ) {\r\nF_23 ( L_1 ,\r\nV_1 -> V_22 , V_1 -> V_23 , V_1 -> V_13 , V_21 [ 0 ] , V_21 [ 1 ] , V_6 ) ;\r\n}\r\nreturn ( V_6 || ( V_21 [ 0 ] && V_21 [ 1 ] ) ) ;\r\n}\r\nstatic void F_24 ( T_1 * V_1 , char * V_18 , int V_19 )\r\n{ char * V_24 [ 6 ] = { L_2 , L_3 ,\r\nL_4 , L_5 , L_6 } ;\r\nF_23 ( L_7 , V_1 -> V_22 ,\r\nV_25 , V_1 -> V_23 ) ;\r\nF_23 ( L_8 , V_1 -> V_13 ,\r\nV_24 [ V_1 -> V_13 ] , V_1 -> V_26 ) ;\r\nV_1 -> V_27 = 1 ;\r\nF_18 ( V_1 ) ;\r\nF_2 ( 0x9e ) ;\r\nF_20 ( V_1 ) ;\r\n}\r\nstatic void F_25 ( T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_27 ) {\r\nF_18 ( V_1 ) ;\r\nF_2 ( 0x1d ) ; F_2 ( 0x1e ) ;\r\nF_20 ( V_1 ) ;\r\nV_1 -> V_27 = 0 ;\r\n}\r\n}\r\nstatic int T_2 F_26 ( void )\r\n{\r\nreturn F_27 ( & V_28 ) ;\r\n}\r\nstatic void T_3 F_28 ( void )\r\n{\r\nF_29 ( & V_28 ) ;\r\n}
