INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/decode_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/execute_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/fetch_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/memory_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/writeback_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_cycle
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fetch_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/fetch_cycle.v:1]
INFO: [VRFC 10-311] analyzing module decode_cycle
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decode_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/decode_cycle.v:1]
INFO: [VRFC 10-311] analyzing module execute_cycle
WARNING: [VRFC 10-3609] overwriting previous definition of module 'execute_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/execute_cycle.v:1]
INFO: [VRFC 10-311] analyzing module memory_cycle
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/memory_cycle.v:1]
INFO: [VRFC 10-311] analyzing module writeback_cycle
WARNING: [VRFC 10-3609] overwriting previous definition of module 'writeback_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/writeback_cycle.v:4]
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'hazard_unit' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/hazard_unit.v:1]
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control_unit' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/control_unit.v:4]
INFO: [VRFC 10-311] analyzing module registerFile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'registerFile' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/registerFile.v:4]
INFO: [VRFC 10-311] analyzing module sign_extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'sign_extend' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/sign_extend.v:4]
INFO: [VRFC 10-311] analyzing module alu_decoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu_decoder' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu_decoder.v:4]
INFO: [VRFC 10-311] analyzing module main_decoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'main_decoder' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/main_decoder.v:4]
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu.v:4]
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v:1]
INFO: [VRFC 10-311] analyzing module mux_3_by_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux_3_by_1' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v:14]
INFO: [VRFC 10-311] analyzing module pc_adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_adder' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pc_adder.v:4]
INFO: [VRFC 10-311] analyzing module data_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_memory' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/data_memory.v:4]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/PC.v:4]
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/instruction_memory.v:4]
INFO: [VRFC 10-311] analyzing module pipeline_top
