###################################################################

# Created by write_sdc on Mon May 29 20:29:53 2023

###################################################################
set sdc_version 2.1

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
set_operating_conditions slow -library slow
set_wire_load_model -name tsmc13_wl10 -library slow
set_load -pin_load 0.05 [get_ports o_rd_vld]
set_load -pin_load 0.05 [get_ports {o_llr[7]}]
set_load -pin_load 0.05 [get_ports {o_llr[6]}]
set_load -pin_load 0.05 [get_ports {o_llr[5]}]
set_load -pin_load 0.05 [get_ports {o_llr[4]}]
set_load -pin_load 0.05 [get_ports {o_llr[3]}]
set_load -pin_load 0.05 [get_ports {o_llr[2]}]
set_load -pin_load 0.05 [get_ports {o_llr[1]}]
set_load -pin_load 0.05 [get_ports {o_llr[0]}]
set_load -pin_load 0.05 [get_ports o_hard_bit]
#set_ideal_network -no_propagate  [get_ports i_clk]
create_clock [get_ports i_clk]  -period 22  -waveform {0 11}
#set_clock_uncertainty 0.1  [get_clocks i_clk]
set_input_delay -clock i_clk  1  [get_ports i_reset]
set_input_delay -clock i_clk  1  [get_ports i_trig]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[159]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[158]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[157]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[156]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[155]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[154]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[153]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[152]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[151]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[150]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[149]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[148]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[147]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[146]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[145]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[144]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[143]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[142]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[141]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[140]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[139]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[138]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[137]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[136]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[135]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[134]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[133]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[132]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[131]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[130]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[129]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[128]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[127]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[126]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[125]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[124]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[123]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[122]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[121]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[120]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[119]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[118]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[117]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[116]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[115]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[114]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[113]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[112]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[111]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[110]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[109]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[108]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[107]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[106]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[105]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[104]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[103]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[102]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[101]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[100]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[99]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[98]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[97]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[96]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[95]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[94]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[93]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[92]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[91]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[90]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[89]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[88]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[87]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[86]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[85]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[84]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[83]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[82]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[81]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[80]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[79]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[78]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[77]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[76]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[75]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[74]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[73]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[72]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[71]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[70]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[69]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[68]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[67]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[66]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[65]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[64]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[63]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[62]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[61]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[60]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[59]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[58]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[57]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[56]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[55]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[54]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[53]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[52]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[51]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[50]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[49]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[48]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[47]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[46]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[45]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[44]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[43]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[42]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[41]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[40]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[39]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[38]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[37]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[36]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[35]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[34]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[33]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[32]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[31]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[30]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[29]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[28]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[27]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[26]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[25]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[24]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[23]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[22]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[21]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[20]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[19]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[18]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[17]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[16]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[15]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[14]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[13]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[12]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[11]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[10]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[9]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[8]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[7]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[6]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[5]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[4]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[3]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[2]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[1]}]
set_input_delay -clock i_clk  1  [get_ports {i_y_hat[0]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[319]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[318]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[317]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[316]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[315]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[314]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[313]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[312]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[311]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[310]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[309]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[308]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[307]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[306]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[305]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[304]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[303]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[302]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[301]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[300]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[299]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[298]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[297]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[296]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[295]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[294]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[293]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[292]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[291]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[290]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[289]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[288]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[287]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[286]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[285]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[284]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[283]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[282]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[281]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[280]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[279]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[278]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[277]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[276]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[275]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[274]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[273]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[272]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[271]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[270]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[269]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[268]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[267]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[266]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[265]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[264]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[263]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[262]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[261]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[260]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[259]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[258]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[257]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[256]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[255]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[254]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[253]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[252]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[251]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[250]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[249]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[248]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[247]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[246]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[245]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[244]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[243]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[242]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[241]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[240]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[239]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[238]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[237]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[236]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[235]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[234]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[233]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[232]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[231]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[230]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[229]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[228]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[227]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[226]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[225]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[224]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[223]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[222]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[221]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[220]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[219]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[218]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[217]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[216]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[215]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[214]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[213]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[212]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[211]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[210]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[209]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[208]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[207]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[206]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[205]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[204]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[203]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[202]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[201]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[200]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[199]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[198]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[197]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[196]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[195]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[194]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[193]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[192]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[191]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[190]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[189]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[188]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[187]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[186]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[185]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[184]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[183]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[182]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[181]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[180]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[179]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[178]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[177]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[176]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[175]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[174]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[173]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[172]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[171]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[170]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[169]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[168]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[167]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[166]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[165]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[164]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[163]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[162]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[161]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[160]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[159]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[158]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[157]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[156]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[155]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[154]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[153]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[152]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[151]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[150]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[149]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[148]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[147]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[146]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[145]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[144]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[143]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[142]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[141]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[140]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[139]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[138]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[137]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[136]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[135]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[134]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[133]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[132]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[131]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[130]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[129]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[128]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[127]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[126]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[125]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[124]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[123]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[122]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[121]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[120]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[119]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[118]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[117]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[116]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[115]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[114]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[113]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[112]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[111]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[110]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[109]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[108]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[107]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[106]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[105]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[104]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[103]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[102]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[101]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[100]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[99]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[98]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[97]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[96]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[95]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[94]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[93]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[92]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[91]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[90]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[89]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[88]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[87]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[86]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[85]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[84]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[83]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[82]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[81]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[80]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[79]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[78]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[77]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[76]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[75]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[74]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[73]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[72]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[71]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[70]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[69]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[68]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[67]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[66]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[65]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[64]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[63]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[62]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[61]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[60]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[59]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[58]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[57]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[56]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[55]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[54]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[53]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[52]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[51]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[50]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[49]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[48]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[47]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[46]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[45]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[44]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[43]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[42]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[41]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[40]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[39]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[38]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[37]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[36]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[35]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[34]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[33]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[32]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[31]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[30]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[29]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[28]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[27]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[26]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[25]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[24]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[23]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[22]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[21]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[20]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[19]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[18]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[17]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[16]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[15]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[14]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[13]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[12]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[11]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[10]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[9]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[8]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[7]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[6]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[5]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[4]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[3]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[2]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[1]}]
set_input_delay -clock i_clk  1  [get_ports {i_r[0]}]
set_input_delay -clock i_clk  1  [get_ports i_rd_rdy]
set_output_delay -clock i_clk  1  [get_ports o_rd_vld]
set_output_delay -clock i_clk  1  [get_ports {o_llr[7]}]
set_output_delay -clock i_clk  1  [get_ports {o_llr[6]}]
set_output_delay -clock i_clk  1  [get_ports {o_llr[5]}]
set_output_delay -clock i_clk  1  [get_ports {o_llr[4]}]
set_output_delay -clock i_clk  1  [get_ports {o_llr[3]}]
set_output_delay -clock i_clk  1  [get_ports {o_llr[2]}]
set_output_delay -clock i_clk  1  [get_ports {o_llr[1]}]
set_output_delay -clock i_clk  1  [get_ports {o_llr[0]}]
set_output_delay -clock i_clk  1  [get_ports o_hard_bit]
set_drive 1  [get_ports i_clk]
set_drive 1  [get_ports i_reset]
set_drive 1  [get_ports i_trig]
set_drive 1  [get_ports {i_y_hat[159]}]
set_drive 1  [get_ports {i_y_hat[158]}]
set_drive 1  [get_ports {i_y_hat[157]}]
set_drive 1  [get_ports {i_y_hat[156]}]
set_drive 1  [get_ports {i_y_hat[155]}]
set_drive 1  [get_ports {i_y_hat[154]}]
set_drive 1  [get_ports {i_y_hat[153]}]
set_drive 1  [get_ports {i_y_hat[152]}]
set_drive 1  [get_ports {i_y_hat[151]}]
set_drive 1  [get_ports {i_y_hat[150]}]
set_drive 1  [get_ports {i_y_hat[149]}]
set_drive 1  [get_ports {i_y_hat[148]}]
set_drive 1  [get_ports {i_y_hat[147]}]
set_drive 1  [get_ports {i_y_hat[146]}]
set_drive 1  [get_ports {i_y_hat[145]}]
set_drive 1  [get_ports {i_y_hat[144]}]
set_drive 1  [get_ports {i_y_hat[143]}]
set_drive 1  [get_ports {i_y_hat[142]}]
set_drive 1  [get_ports {i_y_hat[141]}]
set_drive 1  [get_ports {i_y_hat[140]}]
set_drive 1  [get_ports {i_y_hat[139]}]
set_drive 1  [get_ports {i_y_hat[138]}]
set_drive 1  [get_ports {i_y_hat[137]}]
set_drive 1  [get_ports {i_y_hat[136]}]
set_drive 1  [get_ports {i_y_hat[135]}]
set_drive 1  [get_ports {i_y_hat[134]}]
set_drive 1  [get_ports {i_y_hat[133]}]
set_drive 1  [get_ports {i_y_hat[132]}]
set_drive 1  [get_ports {i_y_hat[131]}]
set_drive 1  [get_ports {i_y_hat[130]}]
set_drive 1  [get_ports {i_y_hat[129]}]
set_drive 1  [get_ports {i_y_hat[128]}]
set_drive 1  [get_ports {i_y_hat[127]}]
set_drive 1  [get_ports {i_y_hat[126]}]
set_drive 1  [get_ports {i_y_hat[125]}]
set_drive 1  [get_ports {i_y_hat[124]}]
set_drive 1  [get_ports {i_y_hat[123]}]
set_drive 1  [get_ports {i_y_hat[122]}]
set_drive 1  [get_ports {i_y_hat[121]}]
set_drive 1  [get_ports {i_y_hat[120]}]
set_drive 1  [get_ports {i_y_hat[119]}]
set_drive 1  [get_ports {i_y_hat[118]}]
set_drive 1  [get_ports {i_y_hat[117]}]
set_drive 1  [get_ports {i_y_hat[116]}]
set_drive 1  [get_ports {i_y_hat[115]}]
set_drive 1  [get_ports {i_y_hat[114]}]
set_drive 1  [get_ports {i_y_hat[113]}]
set_drive 1  [get_ports {i_y_hat[112]}]
set_drive 1  [get_ports {i_y_hat[111]}]
set_drive 1  [get_ports {i_y_hat[110]}]
set_drive 1  [get_ports {i_y_hat[109]}]
set_drive 1  [get_ports {i_y_hat[108]}]
set_drive 1  [get_ports {i_y_hat[107]}]
set_drive 1  [get_ports {i_y_hat[106]}]
set_drive 1  [get_ports {i_y_hat[105]}]
set_drive 1  [get_ports {i_y_hat[104]}]
set_drive 1  [get_ports {i_y_hat[103]}]
set_drive 1  [get_ports {i_y_hat[102]}]
set_drive 1  [get_ports {i_y_hat[101]}]
set_drive 1  [get_ports {i_y_hat[100]}]
set_drive 1  [get_ports {i_y_hat[99]}]
set_drive 1  [get_ports {i_y_hat[98]}]
set_drive 1  [get_ports {i_y_hat[97]}]
set_drive 1  [get_ports {i_y_hat[96]}]
set_drive 1  [get_ports {i_y_hat[95]}]
set_drive 1  [get_ports {i_y_hat[94]}]
set_drive 1  [get_ports {i_y_hat[93]}]
set_drive 1  [get_ports {i_y_hat[92]}]
set_drive 1  [get_ports {i_y_hat[91]}]
set_drive 1  [get_ports {i_y_hat[90]}]
set_drive 1  [get_ports {i_y_hat[89]}]
set_drive 1  [get_ports {i_y_hat[88]}]
set_drive 1  [get_ports {i_y_hat[87]}]
set_drive 1  [get_ports {i_y_hat[86]}]
set_drive 1  [get_ports {i_y_hat[85]}]
set_drive 1  [get_ports {i_y_hat[84]}]
set_drive 1  [get_ports {i_y_hat[83]}]
set_drive 1  [get_ports {i_y_hat[82]}]
set_drive 1  [get_ports {i_y_hat[81]}]
set_drive 1  [get_ports {i_y_hat[80]}]
set_drive 1  [get_ports {i_y_hat[79]}]
set_drive 1  [get_ports {i_y_hat[78]}]
set_drive 1  [get_ports {i_y_hat[77]}]
set_drive 1  [get_ports {i_y_hat[76]}]
set_drive 1  [get_ports {i_y_hat[75]}]
set_drive 1  [get_ports {i_y_hat[74]}]
set_drive 1  [get_ports {i_y_hat[73]}]
set_drive 1  [get_ports {i_y_hat[72]}]
set_drive 1  [get_ports {i_y_hat[71]}]
set_drive 1  [get_ports {i_y_hat[70]}]
set_drive 1  [get_ports {i_y_hat[69]}]
set_drive 1  [get_ports {i_y_hat[68]}]
set_drive 1  [get_ports {i_y_hat[67]}]
set_drive 1  [get_ports {i_y_hat[66]}]
set_drive 1  [get_ports {i_y_hat[65]}]
set_drive 1  [get_ports {i_y_hat[64]}]
set_drive 1  [get_ports {i_y_hat[63]}]
set_drive 1  [get_ports {i_y_hat[62]}]
set_drive 1  [get_ports {i_y_hat[61]}]
set_drive 1  [get_ports {i_y_hat[60]}]
set_drive 1  [get_ports {i_y_hat[59]}]
set_drive 1  [get_ports {i_y_hat[58]}]
set_drive 1  [get_ports {i_y_hat[57]}]
set_drive 1  [get_ports {i_y_hat[56]}]
set_drive 1  [get_ports {i_y_hat[55]}]
set_drive 1  [get_ports {i_y_hat[54]}]
set_drive 1  [get_ports {i_y_hat[53]}]
set_drive 1  [get_ports {i_y_hat[52]}]
set_drive 1  [get_ports {i_y_hat[51]}]
set_drive 1  [get_ports {i_y_hat[50]}]
set_drive 1  [get_ports {i_y_hat[49]}]
set_drive 1  [get_ports {i_y_hat[48]}]
set_drive 1  [get_ports {i_y_hat[47]}]
set_drive 1  [get_ports {i_y_hat[46]}]
set_drive 1  [get_ports {i_y_hat[45]}]
set_drive 1  [get_ports {i_y_hat[44]}]
set_drive 1  [get_ports {i_y_hat[43]}]
set_drive 1  [get_ports {i_y_hat[42]}]
set_drive 1  [get_ports {i_y_hat[41]}]
set_drive 1  [get_ports {i_y_hat[40]}]
set_drive 1  [get_ports {i_y_hat[39]}]
set_drive 1  [get_ports {i_y_hat[38]}]
set_drive 1  [get_ports {i_y_hat[37]}]
set_drive 1  [get_ports {i_y_hat[36]}]
set_drive 1  [get_ports {i_y_hat[35]}]
set_drive 1  [get_ports {i_y_hat[34]}]
set_drive 1  [get_ports {i_y_hat[33]}]
set_drive 1  [get_ports {i_y_hat[32]}]
set_drive 1  [get_ports {i_y_hat[31]}]
set_drive 1  [get_ports {i_y_hat[30]}]
set_drive 1  [get_ports {i_y_hat[29]}]
set_drive 1  [get_ports {i_y_hat[28]}]
set_drive 1  [get_ports {i_y_hat[27]}]
set_drive 1  [get_ports {i_y_hat[26]}]
set_drive 1  [get_ports {i_y_hat[25]}]
set_drive 1  [get_ports {i_y_hat[24]}]
set_drive 1  [get_ports {i_y_hat[23]}]
set_drive 1  [get_ports {i_y_hat[22]}]
set_drive 1  [get_ports {i_y_hat[21]}]
set_drive 1  [get_ports {i_y_hat[20]}]
set_drive 1  [get_ports {i_y_hat[19]}]
set_drive 1  [get_ports {i_y_hat[18]}]
set_drive 1  [get_ports {i_y_hat[17]}]
set_drive 1  [get_ports {i_y_hat[16]}]
set_drive 1  [get_ports {i_y_hat[15]}]
set_drive 1  [get_ports {i_y_hat[14]}]
set_drive 1  [get_ports {i_y_hat[13]}]
set_drive 1  [get_ports {i_y_hat[12]}]
set_drive 1  [get_ports {i_y_hat[11]}]
set_drive 1  [get_ports {i_y_hat[10]}]
set_drive 1  [get_ports {i_y_hat[9]}]
set_drive 1  [get_ports {i_y_hat[8]}]
set_drive 1  [get_ports {i_y_hat[7]}]
set_drive 1  [get_ports {i_y_hat[6]}]
set_drive 1  [get_ports {i_y_hat[5]}]
set_drive 1  [get_ports {i_y_hat[4]}]
set_drive 1  [get_ports {i_y_hat[3]}]
set_drive 1  [get_ports {i_y_hat[2]}]
set_drive 1  [get_ports {i_y_hat[1]}]
set_drive 1  [get_ports {i_y_hat[0]}]
set_drive 1  [get_ports {i_r[319]}]
set_drive 1  [get_ports {i_r[318]}]
set_drive 1  [get_ports {i_r[317]}]
set_drive 1  [get_ports {i_r[316]}]
set_drive 1  [get_ports {i_r[315]}]
set_drive 1  [get_ports {i_r[314]}]
set_drive 1  [get_ports {i_r[313]}]
set_drive 1  [get_ports {i_r[312]}]
set_drive 1  [get_ports {i_r[311]}]
set_drive 1  [get_ports {i_r[310]}]
set_drive 1  [get_ports {i_r[309]}]
set_drive 1  [get_ports {i_r[308]}]
set_drive 1  [get_ports {i_r[307]}]
set_drive 1  [get_ports {i_r[306]}]
set_drive 1  [get_ports {i_r[305]}]
set_drive 1  [get_ports {i_r[304]}]
set_drive 1  [get_ports {i_r[303]}]
set_drive 1  [get_ports {i_r[302]}]
set_drive 1  [get_ports {i_r[301]}]
set_drive 1  [get_ports {i_r[300]}]
set_drive 1  [get_ports {i_r[299]}]
set_drive 1  [get_ports {i_r[298]}]
set_drive 1  [get_ports {i_r[297]}]
set_drive 1  [get_ports {i_r[296]}]
set_drive 1  [get_ports {i_r[295]}]
set_drive 1  [get_ports {i_r[294]}]
set_drive 1  [get_ports {i_r[293]}]
set_drive 1  [get_ports {i_r[292]}]
set_drive 1  [get_ports {i_r[291]}]
set_drive 1  [get_ports {i_r[290]}]
set_drive 1  [get_ports {i_r[289]}]
set_drive 1  [get_ports {i_r[288]}]
set_drive 1  [get_ports {i_r[287]}]
set_drive 1  [get_ports {i_r[286]}]
set_drive 1  [get_ports {i_r[285]}]
set_drive 1  [get_ports {i_r[284]}]
set_drive 1  [get_ports {i_r[283]}]
set_drive 1  [get_ports {i_r[282]}]
set_drive 1  [get_ports {i_r[281]}]
set_drive 1  [get_ports {i_r[280]}]
set_drive 1  [get_ports {i_r[279]}]
set_drive 1  [get_ports {i_r[278]}]
set_drive 1  [get_ports {i_r[277]}]
set_drive 1  [get_ports {i_r[276]}]
set_drive 1  [get_ports {i_r[275]}]
set_drive 1  [get_ports {i_r[274]}]
set_drive 1  [get_ports {i_r[273]}]
set_drive 1  [get_ports {i_r[272]}]
set_drive 1  [get_ports {i_r[271]}]
set_drive 1  [get_ports {i_r[270]}]
set_drive 1  [get_ports {i_r[269]}]
set_drive 1  [get_ports {i_r[268]}]
set_drive 1  [get_ports {i_r[267]}]
set_drive 1  [get_ports {i_r[266]}]
set_drive 1  [get_ports {i_r[265]}]
set_drive 1  [get_ports {i_r[264]}]
set_drive 1  [get_ports {i_r[263]}]
set_drive 1  [get_ports {i_r[262]}]
set_drive 1  [get_ports {i_r[261]}]
set_drive 1  [get_ports {i_r[260]}]
set_drive 1  [get_ports {i_r[259]}]
set_drive 1  [get_ports {i_r[258]}]
set_drive 1  [get_ports {i_r[257]}]
set_drive 1  [get_ports {i_r[256]}]
set_drive 1  [get_ports {i_r[255]}]
set_drive 1  [get_ports {i_r[254]}]
set_drive 1  [get_ports {i_r[253]}]
set_drive 1  [get_ports {i_r[252]}]
set_drive 1  [get_ports {i_r[251]}]
set_drive 1  [get_ports {i_r[250]}]
set_drive 1  [get_ports {i_r[249]}]
set_drive 1  [get_ports {i_r[248]}]
set_drive 1  [get_ports {i_r[247]}]
set_drive 1  [get_ports {i_r[246]}]
set_drive 1  [get_ports {i_r[245]}]
set_drive 1  [get_ports {i_r[244]}]
set_drive 1  [get_ports {i_r[243]}]
set_drive 1  [get_ports {i_r[242]}]
set_drive 1  [get_ports {i_r[241]}]
set_drive 1  [get_ports {i_r[240]}]
set_drive 1  [get_ports {i_r[239]}]
set_drive 1  [get_ports {i_r[238]}]
set_drive 1  [get_ports {i_r[237]}]
set_drive 1  [get_ports {i_r[236]}]
set_drive 1  [get_ports {i_r[235]}]
set_drive 1  [get_ports {i_r[234]}]
set_drive 1  [get_ports {i_r[233]}]
set_drive 1  [get_ports {i_r[232]}]
set_drive 1  [get_ports {i_r[231]}]
set_drive 1  [get_ports {i_r[230]}]
set_drive 1  [get_ports {i_r[229]}]
set_drive 1  [get_ports {i_r[228]}]
set_drive 1  [get_ports {i_r[227]}]
set_drive 1  [get_ports {i_r[226]}]
set_drive 1  [get_ports {i_r[225]}]
set_drive 1  [get_ports {i_r[224]}]
set_drive 1  [get_ports {i_r[223]}]
set_drive 1  [get_ports {i_r[222]}]
set_drive 1  [get_ports {i_r[221]}]
set_drive 1  [get_ports {i_r[220]}]
set_drive 1  [get_ports {i_r[219]}]
set_drive 1  [get_ports {i_r[218]}]
set_drive 1  [get_ports {i_r[217]}]
set_drive 1  [get_ports {i_r[216]}]
set_drive 1  [get_ports {i_r[215]}]
set_drive 1  [get_ports {i_r[214]}]
set_drive 1  [get_ports {i_r[213]}]
set_drive 1  [get_ports {i_r[212]}]
set_drive 1  [get_ports {i_r[211]}]
set_drive 1  [get_ports {i_r[210]}]
set_drive 1  [get_ports {i_r[209]}]
set_drive 1  [get_ports {i_r[208]}]
set_drive 1  [get_ports {i_r[207]}]
set_drive 1  [get_ports {i_r[206]}]
set_drive 1  [get_ports {i_r[205]}]
set_drive 1  [get_ports {i_r[204]}]
set_drive 1  [get_ports {i_r[203]}]
set_drive 1  [get_ports {i_r[202]}]
set_drive 1  [get_ports {i_r[201]}]
set_drive 1  [get_ports {i_r[200]}]
set_drive 1  [get_ports {i_r[199]}]
set_drive 1  [get_ports {i_r[198]}]
set_drive 1  [get_ports {i_r[197]}]
set_drive 1  [get_ports {i_r[196]}]
set_drive 1  [get_ports {i_r[195]}]
set_drive 1  [get_ports {i_r[194]}]
set_drive 1  [get_ports {i_r[193]}]
set_drive 1  [get_ports {i_r[192]}]
set_drive 1  [get_ports {i_r[191]}]
set_drive 1  [get_ports {i_r[190]}]
set_drive 1  [get_ports {i_r[189]}]
set_drive 1  [get_ports {i_r[188]}]
set_drive 1  [get_ports {i_r[187]}]
set_drive 1  [get_ports {i_r[186]}]
set_drive 1  [get_ports {i_r[185]}]
set_drive 1  [get_ports {i_r[184]}]
set_drive 1  [get_ports {i_r[183]}]
set_drive 1  [get_ports {i_r[182]}]
set_drive 1  [get_ports {i_r[181]}]
set_drive 1  [get_ports {i_r[180]}]
set_drive 1  [get_ports {i_r[179]}]
set_drive 1  [get_ports {i_r[178]}]
set_drive 1  [get_ports {i_r[177]}]
set_drive 1  [get_ports {i_r[176]}]
set_drive 1  [get_ports {i_r[175]}]
set_drive 1  [get_ports {i_r[174]}]
set_drive 1  [get_ports {i_r[173]}]
set_drive 1  [get_ports {i_r[172]}]
set_drive 1  [get_ports {i_r[171]}]
set_drive 1  [get_ports {i_r[170]}]
set_drive 1  [get_ports {i_r[169]}]
set_drive 1  [get_ports {i_r[168]}]
set_drive 1  [get_ports {i_r[167]}]
set_drive 1  [get_ports {i_r[166]}]
set_drive 1  [get_ports {i_r[165]}]
set_drive 1  [get_ports {i_r[164]}]
set_drive 1  [get_ports {i_r[163]}]
set_drive 1  [get_ports {i_r[162]}]
set_drive 1  [get_ports {i_r[161]}]
set_drive 1  [get_ports {i_r[160]}]
set_drive 1  [get_ports {i_r[159]}]
set_drive 1  [get_ports {i_r[158]}]
set_drive 1  [get_ports {i_r[157]}]
set_drive 1  [get_ports {i_r[156]}]
set_drive 1  [get_ports {i_r[155]}]
set_drive 1  [get_ports {i_r[154]}]
set_drive 1  [get_ports {i_r[153]}]
set_drive 1  [get_ports {i_r[152]}]
set_drive 1  [get_ports {i_r[151]}]
set_drive 1  [get_ports {i_r[150]}]
set_drive 1  [get_ports {i_r[149]}]
set_drive 1  [get_ports {i_r[148]}]
set_drive 1  [get_ports {i_r[147]}]
set_drive 1  [get_ports {i_r[146]}]
set_drive 1  [get_ports {i_r[145]}]
set_drive 1  [get_ports {i_r[144]}]
set_drive 1  [get_ports {i_r[143]}]
set_drive 1  [get_ports {i_r[142]}]
set_drive 1  [get_ports {i_r[141]}]
set_drive 1  [get_ports {i_r[140]}]
set_drive 1  [get_ports {i_r[139]}]
set_drive 1  [get_ports {i_r[138]}]
set_drive 1  [get_ports {i_r[137]}]
set_drive 1  [get_ports {i_r[136]}]
set_drive 1  [get_ports {i_r[135]}]
set_drive 1  [get_ports {i_r[134]}]
set_drive 1  [get_ports {i_r[133]}]
set_drive 1  [get_ports {i_r[132]}]
set_drive 1  [get_ports {i_r[131]}]
set_drive 1  [get_ports {i_r[130]}]
set_drive 1  [get_ports {i_r[129]}]
set_drive 1  [get_ports {i_r[128]}]
set_drive 1  [get_ports {i_r[127]}]
set_drive 1  [get_ports {i_r[126]}]
set_drive 1  [get_ports {i_r[125]}]
set_drive 1  [get_ports {i_r[124]}]
set_drive 1  [get_ports {i_r[123]}]
set_drive 1  [get_ports {i_r[122]}]
set_drive 1  [get_ports {i_r[121]}]
set_drive 1  [get_ports {i_r[120]}]
set_drive 1  [get_ports {i_r[119]}]
set_drive 1  [get_ports {i_r[118]}]
set_drive 1  [get_ports {i_r[117]}]
set_drive 1  [get_ports {i_r[116]}]
set_drive 1  [get_ports {i_r[115]}]
set_drive 1  [get_ports {i_r[114]}]
set_drive 1  [get_ports {i_r[113]}]
set_drive 1  [get_ports {i_r[112]}]
set_drive 1  [get_ports {i_r[111]}]
set_drive 1  [get_ports {i_r[110]}]
set_drive 1  [get_ports {i_r[109]}]
set_drive 1  [get_ports {i_r[108]}]
set_drive 1  [get_ports {i_r[107]}]
set_drive 1  [get_ports {i_r[106]}]
set_drive 1  [get_ports {i_r[105]}]
set_drive 1  [get_ports {i_r[104]}]
set_drive 1  [get_ports {i_r[103]}]
set_drive 1  [get_ports {i_r[102]}]
set_drive 1  [get_ports {i_r[101]}]
set_drive 1  [get_ports {i_r[100]}]
set_drive 1  [get_ports {i_r[99]}]
set_drive 1  [get_ports {i_r[98]}]
set_drive 1  [get_ports {i_r[97]}]
set_drive 1  [get_ports {i_r[96]}]
set_drive 1  [get_ports {i_r[95]}]
set_drive 1  [get_ports {i_r[94]}]
set_drive 1  [get_ports {i_r[93]}]
set_drive 1  [get_ports {i_r[92]}]
set_drive 1  [get_ports {i_r[91]}]
set_drive 1  [get_ports {i_r[90]}]
set_drive 1  [get_ports {i_r[89]}]
set_drive 1  [get_ports {i_r[88]}]
set_drive 1  [get_ports {i_r[87]}]
set_drive 1  [get_ports {i_r[86]}]
set_drive 1  [get_ports {i_r[85]}]
set_drive 1  [get_ports {i_r[84]}]
set_drive 1  [get_ports {i_r[83]}]
set_drive 1  [get_ports {i_r[82]}]
set_drive 1  [get_ports {i_r[81]}]
set_drive 1  [get_ports {i_r[80]}]
set_drive 1  [get_ports {i_r[79]}]
set_drive 1  [get_ports {i_r[78]}]
set_drive 1  [get_ports {i_r[77]}]
set_drive 1  [get_ports {i_r[76]}]
set_drive 1  [get_ports {i_r[75]}]
set_drive 1  [get_ports {i_r[74]}]
set_drive 1  [get_ports {i_r[73]}]
set_drive 1  [get_ports {i_r[72]}]
set_drive 1  [get_ports {i_r[71]}]
set_drive 1  [get_ports {i_r[70]}]
set_drive 1  [get_ports {i_r[69]}]
set_drive 1  [get_ports {i_r[68]}]
set_drive 1  [get_ports {i_r[67]}]
set_drive 1  [get_ports {i_r[66]}]
set_drive 1  [get_ports {i_r[65]}]
set_drive 1  [get_ports {i_r[64]}]
set_drive 1  [get_ports {i_r[63]}]
set_drive 1  [get_ports {i_r[62]}]
set_drive 1  [get_ports {i_r[61]}]
set_drive 1  [get_ports {i_r[60]}]
set_drive 1  [get_ports {i_r[59]}]
set_drive 1  [get_ports {i_r[58]}]
set_drive 1  [get_ports {i_r[57]}]
set_drive 1  [get_ports {i_r[56]}]
set_drive 1  [get_ports {i_r[55]}]
set_drive 1  [get_ports {i_r[54]}]
set_drive 1  [get_ports {i_r[53]}]
set_drive 1  [get_ports {i_r[52]}]
set_drive 1  [get_ports {i_r[51]}]
set_drive 1  [get_ports {i_r[50]}]
set_drive 1  [get_ports {i_r[49]}]
set_drive 1  [get_ports {i_r[48]}]
set_drive 1  [get_ports {i_r[47]}]
set_drive 1  [get_ports {i_r[46]}]
set_drive 1  [get_ports {i_r[45]}]
set_drive 1  [get_ports {i_r[44]}]
set_drive 1  [get_ports {i_r[43]}]
set_drive 1  [get_ports {i_r[42]}]
set_drive 1  [get_ports {i_r[41]}]
set_drive 1  [get_ports {i_r[40]}]
set_drive 1  [get_ports {i_r[39]}]
set_drive 1  [get_ports {i_r[38]}]
set_drive 1  [get_ports {i_r[37]}]
set_drive 1  [get_ports {i_r[36]}]
set_drive 1  [get_ports {i_r[35]}]
set_drive 1  [get_ports {i_r[34]}]
set_drive 1  [get_ports {i_r[33]}]
set_drive 1  [get_ports {i_r[32]}]
set_drive 1  [get_ports {i_r[31]}]
set_drive 1  [get_ports {i_r[30]}]
set_drive 1  [get_ports {i_r[29]}]
set_drive 1  [get_ports {i_r[28]}]
set_drive 1  [get_ports {i_r[27]}]
set_drive 1  [get_ports {i_r[26]}]
set_drive 1  [get_ports {i_r[25]}]
set_drive 1  [get_ports {i_r[24]}]
set_drive 1  [get_ports {i_r[23]}]
set_drive 1  [get_ports {i_r[22]}]
set_drive 1  [get_ports {i_r[21]}]
set_drive 1  [get_ports {i_r[20]}]
set_drive 1  [get_ports {i_r[19]}]
set_drive 1  [get_ports {i_r[18]}]
set_drive 1  [get_ports {i_r[17]}]
set_drive 1  [get_ports {i_r[16]}]
set_drive 1  [get_ports {i_r[15]}]
set_drive 1  [get_ports {i_r[14]}]
set_drive 1  [get_ports {i_r[13]}]
set_drive 1  [get_ports {i_r[12]}]
set_drive 1  [get_ports {i_r[11]}]
set_drive 1  [get_ports {i_r[10]}]
set_drive 1  [get_ports {i_r[9]}]
set_drive 1  [get_ports {i_r[8]}]
set_drive 1  [get_ports {i_r[7]}]
set_drive 1  [get_ports {i_r[6]}]
set_drive 1  [get_ports {i_r[5]}]
set_drive 1  [get_ports {i_r[4]}]
set_drive 1  [get_ports {i_r[3]}]
set_drive 1  [get_ports {i_r[2]}]
set_drive 1  [get_ports {i_r[1]}]
set_drive 1  [get_ports {i_r[0]}]
set_drive 1  [get_ports i_rd_rdy]
