<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › mct.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mct.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-exynos4/mct.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * EXYNOS4 MCT(Multi-Core Timer) support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/clockchips.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/percpu.h&gt;</span>

<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>
<span class="cp">#include &lt;asm/localtimer.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/regs-mct.h&gt;</span>
<span class="cp">#include &lt;asm/mach/time.h&gt;</span>

<span class="cp">#define TICK_BASE_CNT	1</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MCT_INT_SPI</span><span class="p">,</span>
	<span class="n">MCT_INT_PPI</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clk_rate</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mct_int_type</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">mct_clock_event_device</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_mct_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">stat_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">EXYNOS4_MCT_L_BASE</span><span class="p">(</span><span class="mi">0</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="n">EXYNOS4_MCT_L_MASK</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">EXYNOS4_MCT_L_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">MCT_L_TCON_OFFSET</span>:
			<span class="n">stat_addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_WSTAT_OFFSET</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>		<span class="cm">/* L_TCON write status */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">MCT_L_ICNTB_OFFSET</span>:
			<span class="n">stat_addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_WSTAT_OFFSET</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* L_ICNTB write status */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">MCT_L_TCNTB_OFFSET</span>:
			<span class="n">stat_addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_WSTAT_OFFSET</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* L_TCNTB write status */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">EXYNOS4_MCT_G_TCON</span>:
			<span class="n">stat_addr</span> <span class="o">=</span> <span class="n">EXYNOS4_MCT_G_WSTAT</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>		<span class="cm">/* G_TCON write status */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">EXYNOS4_MCT_G_COMP0_L</span>:
			<span class="n">stat_addr</span> <span class="o">=</span> <span class="n">EXYNOS4_MCT_G_WSTAT</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* G_COMP0_L write status */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">EXYNOS4_MCT_G_COMP0_U</span>:
			<span class="n">stat_addr</span> <span class="o">=</span> <span class="n">EXYNOS4_MCT_G_WSTAT</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* G_COMP0_U write status */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">EXYNOS4_MCT_G_COMP0_ADD_INCR</span>:
			<span class="n">stat_addr</span> <span class="o">=</span> <span class="n">EXYNOS4_MCT_G_WSTAT</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* G_COMP0_ADD_INCR w status */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">EXYNOS4_MCT_G_CNT_L</span>:
			<span class="n">stat_addr</span> <span class="o">=</span> <span class="n">EXYNOS4_MCT_G_CNT_WSTAT</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* G_CNT_L write status */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">EXYNOS4_MCT_G_CNT_U</span>:
			<span class="n">stat_addr</span> <span class="o">=</span> <span class="n">EXYNOS4_MCT_G_CNT_WSTAT</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* G_CNT_U write status */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Wait maximum 1 ms until written values are applied */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">loops_per_jiffy</span> <span class="o">/</span> <span class="mi">1000</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">stat_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">stat_addr</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="n">panic</span><span class="p">(</span><span class="s">&quot;MCT hangs after writing %d (addr:0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Clocksource handling */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_mct_frc_start</span><span class="p">(</span><span class="n">u32</span> <span class="n">hi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">lo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="n">lo</span><span class="p">,</span> <span class="n">EXYNOS4_MCT_G_CNT_L</span><span class="p">);</span>
	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="n">hi</span><span class="p">,</span> <span class="n">EXYNOS4_MCT_G_CNT_U</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_MCT_G_TCON</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">MCT_G_TCON_START</span><span class="p">;</span>
	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">EXYNOS4_MCT_G_TCON</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">cycle_t</span> <span class="nf">exynos4_frc_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">clocksource</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hi2</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_MCT_G_CNT_U</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">hi</span> <span class="o">=</span> <span class="n">hi2</span><span class="p">;</span>
		<span class="n">lo</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_MCT_G_CNT_L</span><span class="p">);</span>
		<span class="n">hi2</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_MCT_G_CNT_U</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">hi</span> <span class="o">!=</span> <span class="n">hi2</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">((</span><span class="n">cycle_t</span><span class="p">)</span><span class="n">hi</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">|</span> <span class="n">lo</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_frc_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">clocksource</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">exynos4_mct_frc_start</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">clocksource</span> <span class="n">mct_frc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mct-frc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span>		<span class="o">=</span> <span class="mi">400</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">exynos4_frc_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span>		<span class="o">=</span> <span class="n">CLOCKSOURCE_MASK</span><span class="p">(</span><span class="mi">64</span><span class="p">),</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_SOURCE_IS_CONTINUOUS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">exynos4_frc_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">exynos4_clocksource_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">exynos4_mct_frc_start</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clocksource_register_hz</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mct_frc</span><span class="p">,</span> <span class="n">clk_rate</span><span class="p">))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;%s: can&#39;t register clocksource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mct_frc</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_mct_comp0_stop</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tcon</span><span class="p">;</span>

	<span class="n">tcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_MCT_G_TCON</span><span class="p">);</span>
	<span class="n">tcon</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MCT_G_TCON_COMP0_ENABLE</span> <span class="o">|</span> <span class="n">MCT_G_TCON_COMP0_AUTO_INC</span><span class="p">);</span>

	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="n">tcon</span><span class="p">,</span> <span class="n">EXYNOS4_MCT_G_TCON</span><span class="p">);</span>
	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">EXYNOS4_MCT_G_INT_ENB</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_mct_comp0_start</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cycles</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tcon</span><span class="p">;</span>
	<span class="n">cycle_t</span> <span class="n">comp_cycle</span><span class="p">;</span>

	<span class="n">tcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_MCT_G_TCON</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tcon</span> <span class="o">|=</span> <span class="n">MCT_G_TCON_COMP0_AUTO_INC</span><span class="p">;</span>
		<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="n">cycles</span><span class="p">,</span> <span class="n">EXYNOS4_MCT_G_COMP0_ADD_INCR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">comp_cycle</span> <span class="o">=</span> <span class="n">exynos4_frc_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mct_frc</span><span class="p">)</span> <span class="o">+</span> <span class="n">cycles</span><span class="p">;</span>
	<span class="n">exynos4_mct_write</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">comp_cycle</span><span class="p">,</span> <span class="n">EXYNOS4_MCT_G_COMP0_L</span><span class="p">);</span>
	<span class="n">exynos4_mct_write</span><span class="p">((</span><span class="n">u32</span><span class="p">)(</span><span class="n">comp_cycle</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">),</span> <span class="n">EXYNOS4_MCT_G_COMP0_U</span><span class="p">);</span>

	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">EXYNOS4_MCT_G_INT_ENB</span><span class="p">);</span>

	<span class="n">tcon</span> <span class="o">|=</span> <span class="n">MCT_G_TCON_COMP0_ENABLE</span><span class="p">;</span>
	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="n">tcon</span> <span class="p">,</span> <span class="n">EXYNOS4_MCT_G_TCON</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_comp_set_next_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cycles</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">exynos4_mct_comp0_start</span><span class="p">(</span><span class="n">evt</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">,</span> <span class="n">cycles</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_comp_set_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cycles_per_jiffy</span><span class="p">;</span>
	<span class="n">exynos4_mct_comp0_stop</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span>:
		<span class="n">cycles_per_jiffy</span> <span class="o">=</span>
			<span class="p">(((</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span> <span class="n">NSEC_PER_SEC</span> <span class="o">/</span> <span class="n">HZ</span> <span class="o">*</span> <span class="n">evt</span><span class="o">-&gt;</span><span class="n">mult</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">evt</span><span class="o">-&gt;</span><span class="n">shift</span><span class="p">);</span>
		<span class="n">exynos4_mct_comp0_start</span><span class="p">(</span><span class="n">mode</span><span class="p">,</span> <span class="n">cycles_per_jiffy</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_ONESHOT</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_UNUSED</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_SHUTDOWN</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_RESUME</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">mct_comp_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mct-comp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">features</span>       <span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_PERIODIC</span> <span class="o">|</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span>		<span class="o">=</span> <span class="mi">250</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_next_event</span>	<span class="o">=</span> <span class="n">exynos4_comp_set_next_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span>	<span class="o">=</span> <span class="n">exynos4_comp_set_mode</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">exynos4_mct_comp_isr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>

	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">EXYNOS4_MCT_G_INT_CSTAT</span><span class="p">);</span>

	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">event_handler</span><span class="p">(</span><span class="n">evt</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">mct_comp_event_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mct_comp_irq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_TIMER</span> <span class="o">|</span> <span class="n">IRQF_IRQPOLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">exynos4_mct_comp_isr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_id</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">mct_comp_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_clockevent_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clockevents_calc_mult_shift</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mct_comp_device</span><span class="p">,</span> <span class="n">clk_rate</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">mct_comp_device</span><span class="p">.</span><span class="n">max_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mct_comp_device</span><span class="p">);</span>
	<span class="n">mct_comp_device</span><span class="p">.</span><span class="n">min_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0xf</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mct_comp_device</span><span class="p">);</span>
	<span class="n">mct_comp_device</span><span class="p">.</span><span class="n">cpumask</span> <span class="o">=</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">clockevents_register_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mct_comp_device</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos5250</span><span class="p">())</span>
		<span class="n">setup_irq</span><span class="p">(</span><span class="n">EXYNOS5_IRQ_MCT_G0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mct_comp_event_irq</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">setup_irq</span><span class="p">(</span><span class="n">EXYNOS4_IRQ_MCT_G0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mct_comp_event_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_LOCAL_TIMERS</span>

<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">mct_clock_event_device</span><span class="p">,</span> <span class="n">percpu_mct_tick</span><span class="p">);</span>

<span class="cm">/* Clock event handling */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_mct_tick_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">mct_clock_event_device</span> <span class="o">*</span><span class="n">mevt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">MCT_L_TCON_INT_START</span> <span class="o">|</span> <span class="n">MCT_L_TCON_TIMER_START</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">mevt</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_TCON_OFFSET</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_mct_tick_start</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cycles</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">mct_clock_event_device</span> <span class="o">*</span><span class="n">mevt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">exynos4_mct_tick_stop</span><span class="p">(</span><span class="n">mevt</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">|</span> <span class="n">cycles</span><span class="p">;</span>	<span class="cm">/* MCT_L_UPDATE_ICNTB */</span>

	<span class="cm">/* update interrupt count buffer */</span>
	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">mevt</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_ICNTB_OFFSET</span><span class="p">);</span>

	<span class="cm">/* enable MCT tick interrupt */</span>
	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">mevt</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_INT_ENB_OFFSET</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">mevt</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_TCON_OFFSET</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MCT_L_TCON_INT_START</span> <span class="o">|</span> <span class="n">MCT_L_TCON_TIMER_START</span> <span class="o">|</span>
	       <span class="n">MCT_L_TCON_INTERVAL_MODE</span><span class="p">;</span>
	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">mevt</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_TCON_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_tick_set_next_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cycles</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mct_clock_event_device</span> <span class="o">*</span><span class="n">mevt</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">percpu_mct_tick</span><span class="p">);</span>

	<span class="n">exynos4_mct_tick_start</span><span class="p">(</span><span class="n">cycles</span><span class="p">,</span> <span class="n">mevt</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">exynos4_tick_set_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mct_clock_event_device</span> <span class="o">*</span><span class="n">mevt</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">percpu_mct_tick</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cycles_per_jiffy</span><span class="p">;</span>

	<span class="n">exynos4_mct_tick_stop</span><span class="p">(</span><span class="n">mevt</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span>:
		<span class="n">cycles_per_jiffy</span> <span class="o">=</span>
			<span class="p">(((</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span> <span class="n">NSEC_PER_SEC</span> <span class="o">/</span> <span class="n">HZ</span> <span class="o">*</span> <span class="n">evt</span><span class="o">-&gt;</span><span class="n">mult</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">evt</span><span class="o">-&gt;</span><span class="n">shift</span><span class="p">);</span>
		<span class="n">exynos4_mct_tick_start</span><span class="p">(</span><span class="n">cycles_per_jiffy</span><span class="p">,</span> <span class="n">mevt</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_ONESHOT</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_UNUSED</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_SHUTDOWN</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_RESUME</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_mct_tick_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">mct_clock_event_device</span> <span class="o">*</span><span class="n">mevt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span> <span class="o">=</span> <span class="n">mevt</span><span class="o">-&gt;</span><span class="n">evt</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is for supporting oneshot mode.</span>
<span class="cm">	 * Mct would generate interrupt periodically</span>
<span class="cm">	 * without explicit stopping.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">evt</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">!=</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span><span class="p">)</span>
		<span class="n">exynos4_mct_tick_stop</span><span class="p">(</span><span class="n">mevt</span><span class="p">);</span>

	<span class="cm">/* Clear the MCT tick interrupt */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">mevt</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_INT_CSTAT_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">mevt</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_INT_CSTAT_OFFSET</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">exynos4_mct_tick_isr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mct_clock_event_device</span> <span class="o">*</span><span class="n">mevt</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span> <span class="o">=</span> <span class="n">mevt</span><span class="o">-&gt;</span><span class="n">evt</span><span class="p">;</span>

	<span class="n">exynos4_mct_tick_clear</span><span class="p">(</span><span class="n">mevt</span><span class="p">);</span>

	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">event_handler</span><span class="p">(</span><span class="n">evt</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">mct_tick0_event_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mct_tick0_irq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_TIMER</span> <span class="o">|</span> <span class="n">IRQF_NOBALANCING</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">exynos4_mct_tick_isr</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">mct_tick1_event_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mct_tick1_irq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_TIMER</span> <span class="o">|</span> <span class="n">IRQF_NOBALANCING</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">exynos4_mct_tick_isr</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">exynos4_local_timer_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mct_clock_event_device</span> <span class="o">*</span><span class="n">mevt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">mct_lx_irq</span><span class="p">;</span>

	<span class="n">mevt</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">percpu_mct_tick</span><span class="p">);</span>
	<span class="n">mevt</span><span class="o">-&gt;</span><span class="n">evt</span> <span class="o">=</span> <span class="n">evt</span><span class="p">;</span>

	<span class="n">mevt</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">EXYNOS4_MCT_L_BASE</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="n">sprintf</span><span class="p">(</span><span class="n">mevt</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;mct_tick%d&quot;</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>

	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">mevt</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">cpumask</span> <span class="o">=</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">set_next_event</span> <span class="o">=</span> <span class="n">exynos4_tick_set_next_event</span><span class="p">;</span>
	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">set_mode</span> <span class="o">=</span> <span class="n">exynos4_tick_set_mode</span><span class="p">;</span>
	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_PERIODIC</span> <span class="o">|</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span><span class="p">;</span>
	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">rating</span> <span class="o">=</span> <span class="mi">450</span><span class="p">;</span>

	<span class="n">clockevents_calc_mult_shift</span><span class="p">(</span><span class="n">evt</span><span class="p">,</span> <span class="n">clk_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">TICK_BASE_CNT</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">max_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0x7fffffff</span><span class="p">,</span> <span class="n">evt</span><span class="p">);</span>
	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">min_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0xf</span><span class="p">,</span> <span class="n">evt</span><span class="p">);</span>

	<span class="n">clockevents_register_device</span><span class="p">(</span><span class="n">evt</span><span class="p">);</span>

	<span class="n">exynos4_mct_write</span><span class="p">(</span><span class="n">TICK_BASE_CNT</span><span class="p">,</span> <span class="n">mevt</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">MCT_L_TCNTB_OFFSET</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mct_int_type</span> <span class="o">==</span> <span class="n">MCT_INT_SPI</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mct_lx_irq</span> <span class="o">=</span> <span class="n">soc_is_exynos4210</span><span class="p">()</span> <span class="o">?</span> <span class="n">EXYNOS4_IRQ_MCT_L0</span> <span class="o">:</span>
						<span class="n">EXYNOS5_IRQ_MCT_L0</span><span class="p">;</span>
			<span class="n">mct_tick0_event_irq</span><span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="n">mevt</span><span class="p">;</span>
			<span class="n">evt</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">mct_lx_irq</span><span class="p">;</span>
			<span class="n">setup_irq</span><span class="p">(</span><span class="n">mct_lx_irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mct_tick0_event_irq</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">mct_lx_irq</span> <span class="o">=</span> <span class="n">soc_is_exynos4210</span><span class="p">()</span> <span class="o">?</span> <span class="n">EXYNOS4_IRQ_MCT_L1</span> <span class="o">:</span>
						<span class="n">EXYNOS5_IRQ_MCT_L1</span><span class="p">;</span>
			<span class="n">mct_tick1_event_irq</span><span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="n">mevt</span><span class="p">;</span>
			<span class="n">evt</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">mct_lx_irq</span><span class="p">;</span>
			<span class="n">setup_irq</span><span class="p">(</span><span class="n">mct_lx_irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mct_tick1_event_irq</span><span class="p">);</span>
			<span class="n">irq_set_affinity</span><span class="p">(</span><span class="n">mct_lx_irq</span><span class="p">,</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">enable_percpu_irq</span><span class="p">(</span><span class="n">EXYNOS_IRQ_MCT_LOCALTIMER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_local_timer_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">set_mode</span><span class="p">(</span><span class="n">CLOCK_EVT_MODE_UNUSED</span><span class="p">,</span> <span class="n">evt</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mct_int_type</span> <span class="o">==</span> <span class="n">MCT_INT_SPI</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">remove_irq</span><span class="p">(</span><span class="n">evt</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mct_tick0_event_irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">remove_irq</span><span class="p">(</span><span class="n">evt</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mct_tick1_event_irq</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">disable_percpu_irq</span><span class="p">(</span><span class="n">EXYNOS_IRQ_MCT_LOCALTIMER</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">local_timer_ops</span> <span class="n">exynos4_mct_tick_ops</span> <span class="n">__cpuinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">setup</span>	<span class="o">=</span> <span class="n">exynos4_local_timer_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>	<span class="o">=</span> <span class="n">exynos4_local_timer_stop</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_LOCAL_TIMERS */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">exynos4_timer_resources</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">mct_clk</span><span class="p">;</span>
	<span class="n">mct_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;xtal&quot;</span><span class="p">);</span>

	<span class="n">clk_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">mct_clk</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_LOCAL_TIMERS</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mct_int_type</span> <span class="o">==</span> <span class="n">MCT_INT_PPI</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

		<span class="n">err</span> <span class="o">=</span> <span class="n">request_percpu_irq</span><span class="p">(</span><span class="n">EXYNOS_IRQ_MCT_LOCALTIMER</span><span class="p">,</span>
					 <span class="n">exynos4_mct_tick_isr</span><span class="p">,</span> <span class="s">&quot;MCT&quot;</span><span class="p">,</span>
					 <span class="o">&amp;</span><span class="n">percpu_mct_tick</span><span class="p">);</span>
		<span class="n">WARN</span><span class="p">(</span><span class="n">err</span><span class="p">,</span> <span class="s">&quot;MCT: can&#39;t request IRQ %d (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">EXYNOS_IRQ_MCT_LOCALTIMER</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">local_timer_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_mct_tick_ops</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_LOCAL_TIMERS */</span><span class="cp"></span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">exynos4_timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">soc_is_exynos4210</span><span class="p">())</span> <span class="o">||</span> <span class="p">(</span><span class="n">soc_is_exynos5250</span><span class="p">()))</span>
		<span class="n">mct_int_type</span> <span class="o">=</span> <span class="n">MCT_INT_SPI</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mct_int_type</span> <span class="o">=</span> <span class="n">MCT_INT_PPI</span><span class="p">;</span>

	<span class="n">exynos4_timer_resources</span><span class="p">();</span>
	<span class="n">exynos4_clocksource_init</span><span class="p">();</span>
	<span class="n">exynos4_clockevent_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">exynos4_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="n">exynos4_timer_init</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
