

================================================================
== Vitis HLS Report for 'pool'
================================================================
* Date:           Fri Dec  9 11:04:58 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.320 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       14|      532|  70.000 ns|  2.660 us|   14|  532|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_175_1  |        0|      518|   23 ~ 37|          -|          -|  0 ~ 14|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x1 = alloca i32 1"   --->   Operation 17 'alloca' 'x1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 18 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.50ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 19 'read' 'p_read_5' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%y_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_5, i32 16, i32 23"   --->   Operation 20 'partselect' 'y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %y_3"   --->   Operation 21 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read_5"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln175 = store i64 %zext_ln541, i64 %y" [src/fft.cpp:175]   --->   Operation 23 'store' 'store_ln175' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln175 = store i32 0, i32 %x1" [src/fft.cpp:175]   --->   Operation 24 'store' 'store_ln175' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%conv_i101 = zext i8 %empty"   --->   Operation 25 'zext' 'conv_i101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [7/7] (3.32ns)   --->   "%conv_i = uitofp i32 %conv_i101"   --->   Operation 26 'uitofp' 'conv_i' <Predicate = true> <Delay = 3.32> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 27 [6/7] (3.32ns)   --->   "%conv_i = uitofp i32 %conv_i101"   --->   Operation 27 'uitofp' 'conv_i' <Predicate = true> <Delay = 3.32> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.32>
ST_4 : Operation 28 [5/7] (3.32ns)   --->   "%conv_i = uitofp i32 %conv_i101"   --->   Operation 28 'uitofp' 'conv_i' <Predicate = true> <Delay = 3.32> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.32>
ST_5 : Operation 29 [4/7] (3.32ns)   --->   "%conv_i = uitofp i32 %conv_i101"   --->   Operation 29 'uitofp' 'conv_i' <Predicate = true> <Delay = 3.32> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.32>
ST_6 : Operation 30 [3/7] (3.32ns)   --->   "%conv_i = uitofp i32 %conv_i101"   --->   Operation 30 'uitofp' 'conv_i' <Predicate = true> <Delay = 3.32> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.32>
ST_7 : Operation 31 [2/7] (3.32ns)   --->   "%conv_i = uitofp i32 %conv_i101"   --->   Operation 31 'uitofp' 'conv_i' <Predicate = true> <Delay = 3.32> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.32>
ST_8 : Operation 32 [1/7] (3.32ns)   --->   "%conv_i = uitofp i32 %conv_i101"   --->   Operation 32 'uitofp' 'conv_i' <Predicate = true> <Delay = 3.32> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.19>
ST_9 : Operation 33 [2/2] (2.19ns)   --->   "%conv2_i = sptohp i32 %conv_i"   --->   Operation 33 'sptohp' 'conv2_i' <Predicate = true> <Delay = 2.19> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 34 [1/2] (2.19ns)   --->   "%conv2_i = sptohp i32 %conv_i"   --->   Operation 34 'sptohp' 'conv2_i' <Predicate = true> <Delay = 2.19> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.62>
ST_11 : Operation 35 [4/4] (2.62ns)   --->   "%mul = hmul i16 %conv2_i, i16 %conv2_i"   --->   Operation 35 'hmul' 'mul' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.62>
ST_12 : Operation 36 [3/4] (2.62ns)   --->   "%mul = hmul i16 %conv2_i, i16 %conv2_i"   --->   Operation 36 'hmul' 'mul' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 37 [2/4] (2.62ns)   --->   "%mul = hmul i16 %conv2_i, i16 %conv2_i"   --->   Operation 37 'hmul' 'mul' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.68>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %actp_regp, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (1.50ns)   --->   "%actp_regp_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %actp_regp"   --->   Operation 39 'read' 'actp_regp_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %O, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i8 %y_3" [src/fft.cpp:171]   --->   Operation 45 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1788 = zext i8 %empty"   --->   Operation 46 'zext' 'zext_ln1788' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/4] (2.62ns)   --->   "%mul = hmul i16 %conv2_i, i16 %conv2_i"   --->   Operation 47 'hmul' 'mul' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%empty_68 = trunc i32 %actp_regp_read"   --->   Operation 48 'trunc' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.85ns)   --->   "%tobool_i = icmp_eq  i8 %empty_68, i8 0"   --->   Operation 49 'icmp' 'tobool_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %empty" [src/fft.cpp:175]   --->   Operation 50 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln175 = add i9 %zext_ln1788, i9 511" [src/fft.cpp:175]   --->   Operation 51 'add' 'add_ln175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 52 [1/1] (1.17ns) (root node of TernaryAdder)   --->   "%sub_ln175 = sub i9 %add_ln175, i9 %zext_ln171" [src/fft.cpp:175]   --->   Operation 52 'sub' 'sub_ln175' <Predicate = true> <Delay = 1.17> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln175, i32 1, i32 8" [src/fft.cpp:175]   --->   Operation 53 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln175 = sext i8 %trunc_ln" [src/fft.cpp:175]   --->   Operation 54 'sext' 'sext_ln175' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i31 %sext_ln175" [src/fft.cpp:175]   --->   Operation 55 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %actp_regp_read, i32 8, i32 15"   --->   Operation 56 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.85ns)   --->   "%icmp_ln112 = icmp_ne  i8 %trunc_ln5, i8 0" [src/fft.cpp:112]   --->   Operation 57 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 58 [1/1] (0.33ns)   --->   "%or_ln112 = or i1 %tobool_i, i1 %icmp_ln112" [src/fft.cpp:112]   --->   Operation 58 'or' 'or_ln112' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 59 [1/1] (1.19ns)   --->   "%add_ln175_1 = add i32 %zext_ln175_1, i32 1" [src/fft.cpp:175]   --->   Operation 59 'add' 'add_ln175_1' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln175 = br void %VITIS_LOOP_178_2" [src/fft.cpp:175]   --->   Operation 60 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.97>
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "%y_4 = load i64 %y"   --->   Operation 61 'load' 'y_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 62 [1/1] (1.48ns)   --->   "%icmp_ln1027 = icmp_ult  i64 %y_4, i64 %zext_ln175"   --->   Operation 62 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln1027, void %for.end66.loopexit, void %VITIS_LOOP_178_2.split" [src/fft.cpp:175]   --->   Operation 63 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%x1_load = load i32 %x1" [src/fft.cpp:175]   --->   Operation 64 'load' 'x1_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i64 %y_4"   --->   Operation 65 'trunc' 'trunc_ln1027' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 66 [1/1] (0.00ns)   --->   "%empty_69 = trunc i64 %y_4"   --->   Operation 66 'trunc' 'empty_69' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %y_4, i32 1, i32 5"   --->   Operation 67 'partselect' 'tmp_5' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_5, i5 0"   --->   Operation 68 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.88ns)   --->   "%empty_70 = add i6 %trunc_ln1027, i6 1"   --->   Operation 69 'add' 'empty_70' <Predicate = (icmp_ln1027)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %empty_70, i32 1, i32 5"   --->   Operation 70 'partselect' 'tmp_7' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_7, i5 0"   --->   Operation 71 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.33ns)   --->   "%empty_71 = xor i1 %empty_69, i1 1"   --->   Operation 72 'xor' 'empty_71' <Predicate = (icmp_ln1027)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [2/2] (0.48ns)   --->   "%call_ln541 = call void @pool_Pipeline_VITIS_LOOP_178_2, i8 %y_3, i32 %x1_load, i32 %O, i8 %empty, i10 %tmp_6, i32 %I_0_0, i10 %tmp_8, i32 %I_0_1, i32 %I_1_0, i32 %I_1_1, i1 %empty_69, i1 %or_ln112, i1 %empty_71, i16 %mul"   --->   Operation 73 'call' 'call_ln541' <Predicate = (icmp_ln1027)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 74 [1/1] (1.20ns)   --->   "%add_ln175_2 = add i32 %x1_load, i32 %add_ln175_1" [src/fft.cpp:175]   --->   Operation 74 'add' 'add_ln175_2' <Predicate = (icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/1] (1.47ns)   --->   "%add_ln175_3 = add i64 %y_4, i64 2" [src/fft.cpp:175]   --->   Operation 75 'add' 'add_ln175_3' <Predicate = (icmp_ln1027)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln175 = store i64 %add_ln175_3, i64 %y" [src/fft.cpp:175]   --->   Operation 76 'store' 'store_ln175' <Predicate = (icmp_ln1027)> <Delay = 0.48>
ST_15 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln175 = store i32 %add_ln175_2, i32 %x1" [src/fft.cpp:175]   --->   Operation 77 'store' 'store_ln175' <Predicate = (icmp_ln1027)> <Delay = 0.48>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %p_read_5" [src/fft.cpp:200]   --->   Operation 78 'insertvalue' 'mrv' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %actp_regp_read" [src/fft.cpp:200]   --->   Operation 79 'insertvalue' 'mrv_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln200 = ret i64 %mrv_1" [src/fft.cpp:200]   --->   Operation 80 'ret' 'ret_ln200' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 14, i64 7" [src/fft.cpp:177]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/fft.cpp:171]   --->   Operation 82 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln541 = call void @pool_Pipeline_VITIS_LOOP_178_2, i8 %y_3, i32 %x1_load, i32 %O, i8 %empty, i10 %tmp_6, i32 %I_0_0, i10 %tmp_8, i32 %I_0_1, i32 %I_1_0, i32 %I_1_1, i1 %empty_69, i1 %or_ln112, i1 %empty_71, i16 %mul"   --->   Operation 83 'call' 'call_ln541' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln175 = br void %VITIS_LOOP_178_2" [src/fft.cpp:175]   --->   Operation 84 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 1.99ns
The critical path consists of the following:
	wire read operation ('p_read_5') on port 'p_read' [11]  (1.5 ns)
	'store' operation ('store_ln175', src/fft.cpp:175) of variable 'zext_ln541' on local variable 'y' [39]  (0.489 ns)

 <State 2>: 3.32ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [24]  (3.32 ns)

 <State 3>: 3.32ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [24]  (3.32 ns)

 <State 4>: 3.32ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [24]  (3.32 ns)

 <State 5>: 3.32ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [24]  (3.32 ns)

 <State 6>: 3.32ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [24]  (3.32 ns)

 <State 7>: 3.32ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [24]  (3.32 ns)

 <State 8>: 3.32ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [24]  (3.32 ns)

 <State 9>: 2.19ns
The critical path consists of the following:
	'sptohp' operation ('conv2_i') [25]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	'sptohp' operation ('conv2_i') [25]  (2.19 ns)

 <State 11>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul') [26]  (2.63 ns)

 <State 12>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul') [26]  (2.63 ns)

 <State 13>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul') [26]  (2.63 ns)

 <State 14>: 2.69ns
The critical path consists of the following:
	fifo read operation ('actp_regp_read') on port 'actp_regp' [12]  (1.5 ns)
	'icmp' operation ('tobool_i') [28]  (0.856 ns)
	'or' operation ('or_ln112', src/fft.cpp:112) [37]  (0.331 ns)

 <State 15>: 1.97ns
The critical path consists of the following:
	'load' operation ('y') on local variable 'y' [43]  (0 ns)
	'add' operation ('add_ln175_3', src/fft.cpp:175) [60]  (1.47 ns)
	'store' operation ('store_ln175', src/fft.cpp:175) of variable 'add_ln175_3', src/fft.cpp:175 on local variable 'y' [61]  (0.489 ns)
	blocking operation 0.011 ns on control path)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
