\hypertarget{classverilog__writer}{}\section{verilog\+\_\+writer Class Reference}
\label{classverilog__writer}\index{verilog\+\_\+writer@{verilog\+\_\+writer}}


S\+TD include.  




{\ttfamily \#include $<$verilog\+\_\+writer.\+hpp$>$}



Inheritance diagram for verilog\+\_\+writer\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=192pt]{dd/d23/classverilog__writer__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for verilog\+\_\+writer\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d9/d20/classverilog__writer__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
std\+::string \hyperlink{classverilog__writer_a59b2afa9a031c6fff601b4f349dd434b}{get\+\_\+name} () const override
\begin{DoxyCompactList}\small\item\em Return the name of the language writer. \end{DoxyCompactList}\item 
std\+::string \hyperlink{classverilog__writer_a4dade87869d04a1a2b166efa8c0a2253}{get\+\_\+extension} () const override
\begin{DoxyCompactList}\small\item\em Return the filename extension associated with the \hyperlink{classverilog__writer}{verilog\+\_\+writer}. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_ab013209d73c10f53c87bb1b7a2666ff0}{write\+\_\+comment} (const std\+::string \&comment\+\_\+string) override
\begin{DoxyCompactList}\small\item\em Print a comment. \end{DoxyCompactList}\item 
std\+::string \hyperlink{classverilog__writer_a20595dc1f543de374aeb4ec2f577971d}{type\+\_\+converter} (\hyperlink{structural__objects_8hpp_a219296792577e3292783725961506c83}{structural\+\_\+type\+\_\+descriptor\+Ref} Type) override
\begin{DoxyCompactList}\small\item\em Return a language based type string given a \hyperlink{structstructural__type__descriptor}{structural\+\_\+type\+\_\+descriptor}. \end{DoxyCompactList}\item 
std\+::string \hyperlink{classverilog__writer_aa7a775e57ed2f7d4d613352bd239a279}{type\+\_\+converter\+\_\+size} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Return a language based type string given a \hyperlink{structstructural__type__descriptor}{structural\+\_\+type\+\_\+descriptor} for the range of the array. \end{DoxyCompactList}\item 
std\+::string \hyperlink{classverilog__writer_a0dc813bd5493e6c2fd53c99d720eb958}{may\+\_\+slice\+\_\+string} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&port)
\begin{DoxyCompactList}\small\item\em return the slice in case of a port owned by a port vector \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a271c63e96fc1d6907503b0a0698ef6f8}{write\+\_\+library\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the \#include for each used library. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a1acf62504aefe5c48d6257cf707b59c3}{write\+\_\+module\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the declaration of the module. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a7384e2a4f2485bcadb61747e2371f64e}{write\+\_\+module\+\_\+internal\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the declaration of internal objects of the module. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a1b1655ecdaf1a37e7b9cf5dca23b8219}{write\+\_\+port\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir, bool last\+\_\+port\+\_\+to\+\_\+analyze) override
\begin{DoxyCompactList}\small\item\em Write the port declaration starting from a port object. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a0e4f86c1473978b5c7284b763db4e55a}{write\+\_\+component\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the declaration of a component. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_ad10d67870682d947144dac0629560742}{write\+\_\+signal\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the declaration of a signal. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a8c7225cfbd24b813da3fc7a790ff1e1c}{write\+\_\+module\+\_\+definition\+\_\+begin} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the top constructor declaration. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a1e0cb32347eba52c36780f6f179dfa6c}{write\+\_\+module\+\_\+instance\+\_\+begin} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir, const std\+::string \&component\+\_\+name, bool write\+\_\+parametrization) override
\begin{DoxyCompactList}\small\item\em Write the initial part of the instance of a module. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_ac10a9da13d7ad6c60d862998383a3695}{write\+\_\+module\+\_\+instance\+\_\+end} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the ending part of the instance of a module. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a6c09eb18456ab75a1086e45ec464cae8}{write\+\_\+port\+\_\+binding} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&port, const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&\hyperlink{tutorial__pact__2019_2Introduction_2second_2module_8c_a363ff33001bb9810eee7a6a61179583b}{top}, bool \&first\+\_\+port\+\_\+analyzed) override
\begin{DoxyCompactList}\small\item\em Write the binding of a port. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_ab9c4a8bd3452e3bb5d3efd13638b48c3}{write\+\_\+vector\+\_\+port\+\_\+binding} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&port, bool \&first\+\_\+port\+\_\+analyzed) override
\item 
void \hyperlink{classverilog__writer_aeb32328c5b805c13c4fc86a5576e82d4}{write\+\_\+module\+\_\+definition\+\_\+end} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the end part in a module declaration. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a4f2930898accd739d654c4afb425814c}{write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&port, const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&sig) override
\begin{DoxyCompactList}\small\item\em Write some code managing primary ports to signals connections. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_aa097c810dcf1d52f5559ad89def6da17}{write\+\_\+module\+\_\+parametrization} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Module can be parameterized with respect different features. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_ab65a214d6736e0fa5de6f2d5d085227f}{write\+\_\+tail} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the tail part of the file. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a97913d24c2a3524e21363688c90f3eb0}{write\+\_\+state\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir, const std\+::list$<$ std\+::string $>$ \&list\+\_\+of\+\_\+states, const std\+::string \&reset\+\_\+port, const std\+::string \&reset\+\_\+state, bool one\+\_\+hot) override
\begin{DoxyCompactList}\small\item\em write the declaration of all the states of the finite state machine. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_ab1e052e8bfd33f42202ec7c834c80039}{write\+\_\+present\+\_\+state\+\_\+update} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} cir, const std\+::string \&reset\+\_\+state, const std\+::string \&reset\+\_\+port, const std\+::string \&clock\+\_\+port, const std\+::string \&reset\+\_\+type, bool connect\+\_\+present\+\_\+next\+\_\+state\+\_\+signals) override
\begin{DoxyCompactList}\small\item\em write the present\+\_\+state update process \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a2c853b73efc5ca8215061d1055168718}{write\+\_\+transition\+\_\+output\+\_\+functions} (bool single\+\_\+proc, unsigned int output\+\_\+index, const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir, const std\+::string \&reset\+\_\+state, const std\+::string \&reset\+\_\+port, const std\+::string \&start\+\_\+port, const std\+::string \&clock\+\_\+port, std\+::vector$<$ std\+::string $>$\+::const\+\_\+iterator \&first, std\+::vector$<$ std\+::string $>$\+::const\+\_\+iterator \&end) override
\begin{DoxyCompactList}\small\item\em Write the transition and output functions. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_ab4539a1601893c0c86f57bb66da56e45}{write\+\_\+\+N\+P\+\_\+functionalities} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write in the proper language the behavioral description of the module described in \char`\"{}\+Not Parsed\char`\"{} form. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a326f7f3aadac6d88b989a477360feb47}{write\+\_\+port\+\_\+decl\+\_\+header} () override
\begin{DoxyCompactList}\small\item\em Write the header for port\+\_\+decl. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_adb76a5b50df9958409d5bde95d2dae79}{write\+\_\+port\+\_\+decl\+\_\+tail} () override
\begin{DoxyCompactList}\small\item\em Write the tail for port\+\_\+decl. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a429d09829b565c8bb4b243b0eb089546}{write\+\_\+module\+\_\+parametrization\+\_\+decl} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the declaration of the module parameters. \end{DoxyCompactList}\item 
\hyperlink{classverilog__writer_aa53cae880dfdd2adb20a47887f8a2a70}{verilog\+\_\+writer} (const \hyperlink{Parameter_8hpp_a37841774a6fcb479b597fdf8955eb4ea}{Parameter\+Const\+Ref} \hyperlink{classlanguage__writer_aeb717c1d12571e3808759009be752d59}{parameters})
\begin{DoxyCompactList}\small\item\em Constructor. \end{DoxyCompactList}\item 
\hyperlink{classverilog__writer_ac301c11a82d8f9e788332550df4271f7}{$\sim$verilog\+\_\+writer} () override
\begin{DoxyCompactList}\small\item\em Destructor. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_a67bc3c89705a8863735409e64aa8cf32}{write\+\_\+assign} (const std\+::string \&op0, const std\+::string \&op1) override
\item 
bool \hyperlink{classverilog__writer_a33625c1b43ea1ee1fa7331cde5d83c8b}{has\+\_\+output\+\_\+prefix} () const override
\item 
bool \hyperlink{classverilog__writer_a1595f62191efb28fa23d944791bbdd71}{check\+\_\+keyword} (std\+::string id) const override
\item 
void \hyperlink{classverilog__writer_a19adf1be19b905787d523ecbf8e654aa}{write\+\_\+timing\+\_\+specification} (const technology\+\_\+manager\+Const\+Ref TM, const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\item 
void \hyperlink{classverilog__writer_a36a19f7e6beea0b3d1c16389397cf9ea}{write\+\_\+header} () override
\begin{DoxyCompactList}\small\item\em Writes the header part of the file. \end{DoxyCompactList}\item 
void \hyperlink{classverilog__writer_ae6de8e08344d96fdc22cfef1974b59fa}{Write\+Builtin} (const structural\+\_\+object\+Const\+Ref component) override
\begin{DoxyCompactList}\small\item\em Write a builtin component. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classCustomOrderedSet}{Custom\+Ordered\+Set}$<$ std\+::string $>$ \hyperlink{classverilog__writer_a9f92a193bda2a4e3541592da303b112e}{keywords}
\end{DoxyCompactItemize}
\subsection*{Static Protected Attributes}
\begin{DoxyCompactItemize}
\item 
static const char $\ast$ \hyperlink{classverilog__writer_adbbb8a6e0f6c3c951c7a31741275a1c3}{token\+Names} \mbox{[}$\,$\mbox{]}
\item 
static const std\+::map$<$ std\+::string, std\+::string $>$ \hyperlink{classverilog__writer_a4ee76148a5f6bc7b24a8c40fb189024c}{builtin\+\_\+to\+\_\+verilog\+\_\+keyword}
\begin{DoxyCompactList}\small\item\em map putting into relation standard gates with the corresponding built-\/in Verilog statements. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
S\+TD include. 

S\+TL include 

Definition at line 58 of file verilog\+\_\+writer.\+hpp.



\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classverilog__writer_aa53cae880dfdd2adb20a47887f8a2a70}\label{classverilog__writer_aa53cae880dfdd2adb20a47887f8a2a70}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{verilog\+\_\+writer()}{verilog\_writer()}}
{\footnotesize\ttfamily verilog\+\_\+writer\+::verilog\+\_\+writer (\begin{DoxyParamCaption}\item[{const \hyperlink{Parameter_8hpp_a37841774a6fcb479b597fdf8955eb4ea}{Parameter\+Const\+Ref}}]{parameters }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}



Constructor. 



Definition at line 1640 of file verilog\+\_\+writer.\+cpp.



References language\+\_\+writer\+::debug\+\_\+level, G\+E\+T\+\_\+\+C\+L\+A\+SS, keywords, language\+\_\+writer\+::parameters, token\+Names, and $\sim$verilog\+\_\+writer().



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=340pt]{d8/dba/classverilog__writer_aa53cae880dfdd2adb20a47887f8a2a70_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=319pt]{d8/dba/classverilog__writer_aa53cae880dfdd2adb20a47887f8a2a70_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_ac301c11a82d8f9e788332550df4271f7}\label{classverilog__writer_ac301c11a82d8f9e788332550df4271f7}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!````~verilog\+\_\+writer@{$\sim$verilog\+\_\+writer}}
\index{````~verilog\+\_\+writer@{$\sim$verilog\+\_\+writer}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{$\sim$verilog\+\_\+writer()}{~verilog\_writer()}}
{\footnotesize\ttfamily verilog\+\_\+writer\+::$\sim$verilog\+\_\+writer (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [default]}}



Destructor. 



Referenced by get\+\_\+extension(), and verilog\+\_\+writer().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_ac301c11a82d8f9e788332550df4271f7_icgraph}
\end{center}
\end{figure}


\subsection{Member Function Documentation}
\mbox{\Hypertarget{classverilog__writer_a1595f62191efb28fa23d944791bbdd71}\label{classverilog__writer_a1595f62191efb28fa23d944791bbdd71}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!check\+\_\+keyword@{check\+\_\+keyword}}
\index{check\+\_\+keyword@{check\+\_\+keyword}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{check\+\_\+keyword()}{check\_keyword()}}
{\footnotesize\ttfamily bool verilog\+\_\+writer\+::check\+\_\+keyword (\begin{DoxyParamCaption}\item[{std\+::string}]{id }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \hyperlink{classlanguage__writer_a5a69f96be3c6c3cab69325058c077d21}{language\+\_\+writer}.



Definition at line 1649 of file verilog\+\_\+writer.\+cpp.



References keywords.



Referenced by has\+\_\+output\+\_\+prefix().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=319pt]{d8/dba/classverilog__writer_a1595f62191efb28fa23d944791bbdd71_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a4dade87869d04a1a2b166efa8c0a2253}\label{classverilog__writer_a4dade87869d04a1a2b166efa8c0a2253}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!get\+\_\+extension@{get\+\_\+extension}}
\index{get\+\_\+extension@{get\+\_\+extension}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{get\+\_\+extension()}{get\_extension()}}
{\footnotesize\ttfamily std\+::string verilog\+\_\+writer\+::get\+\_\+extension (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Return the filename extension associated with the \hyperlink{classverilog__writer}{verilog\+\_\+writer}. 



Implements \hyperlink{classlanguage__writer_a3bcb9c84b283d53ecc1f3c4ee8e9dc38}{language\+\_\+writer}.



Definition at line 78 of file verilog\+\_\+writer.\+hpp.



References may\+\_\+slice\+\_\+string(), language\+\_\+writer\+::parameters, top(), type\+\_\+converter(), type\+\_\+converter\+\_\+size(), verilog\+\_\+writer(), write\+\_\+assign(), write\+\_\+comment(), write\+\_\+component\+\_\+declaration(), write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix(), write\+\_\+library\+\_\+declaration(), write\+\_\+module\+\_\+declaration(), write\+\_\+module\+\_\+definition\+\_\+begin(), write\+\_\+module\+\_\+definition\+\_\+end(), write\+\_\+module\+\_\+instance\+\_\+begin(), write\+\_\+module\+\_\+instance\+\_\+end(), write\+\_\+module\+\_\+internal\+\_\+declaration(), write\+\_\+module\+\_\+parametrization(), write\+\_\+module\+\_\+parametrization\+\_\+decl(), write\+\_\+\+N\+P\+\_\+functionalities(), write\+\_\+port\+\_\+binding(), write\+\_\+port\+\_\+decl\+\_\+header(), write\+\_\+port\+\_\+decl\+\_\+tail(), write\+\_\+port\+\_\+declaration(), write\+\_\+present\+\_\+state\+\_\+update(), write\+\_\+signal\+\_\+declaration(), write\+\_\+state\+\_\+declaration(), write\+\_\+tail(), write\+\_\+transition\+\_\+output\+\_\+functions(), write\+\_\+vector\+\_\+port\+\_\+binding(), and $\sim$verilog\+\_\+writer().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d8/dba/classverilog__writer_a4dade87869d04a1a2b166efa8c0a2253_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a59b2afa9a031c6fff601b4f349dd434b}\label{classverilog__writer_a59b2afa9a031c6fff601b4f349dd434b}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!get\+\_\+name@{get\+\_\+name}}
\index{get\+\_\+name@{get\+\_\+name}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{get\+\_\+name()}{get\_name()}}
{\footnotesize\ttfamily std\+::string verilog\+\_\+writer\+::get\+\_\+name (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Return the name of the language writer. 



Implements \hyperlink{classlanguage__writer_a6eabf4ff2972e00a392a0d2a8b4c5a3a}{language\+\_\+writer}.



Definition at line 71 of file verilog\+\_\+writer.\+hpp.

\mbox{\Hypertarget{classverilog__writer_a33625c1b43ea1ee1fa7331cde5d83c8b}\label{classverilog__writer_a33625c1b43ea1ee1fa7331cde5d83c8b}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!has\+\_\+output\+\_\+prefix@{has\+\_\+output\+\_\+prefix}}
\index{has\+\_\+output\+\_\+prefix@{has\+\_\+output\+\_\+prefix}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{has\+\_\+output\+\_\+prefix()}{has\_output\_prefix()}}
{\footnotesize\ttfamily bool verilog\+\_\+writer\+::has\+\_\+output\+\_\+prefix (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \hyperlink{classlanguage__writer_a10d8bf3a0f71364bc3a72273c1172a34}{language\+\_\+writer}.



Definition at line 254 of file verilog\+\_\+writer.\+hpp.



References check\+\_\+keyword(), write\+\_\+header(), write\+\_\+timing\+\_\+specification(), and Write\+Builtin().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a33625c1b43ea1ee1fa7331cde5d83c8b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a0dc813bd5493e6c2fd53c99d720eb958}\label{classverilog__writer_a0dc813bd5493e6c2fd53c99d720eb958}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!may\+\_\+slice\+\_\+string@{may\+\_\+slice\+\_\+string}}
\index{may\+\_\+slice\+\_\+string@{may\+\_\+slice\+\_\+string}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{may\+\_\+slice\+\_\+string()}{may\_slice\_string()}}
{\footnotesize\ttfamily std\+::string verilog\+\_\+writer\+::may\+\_\+slice\+\_\+string (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{port }\end{DoxyParamCaption})}



return the slice in case of a port owned by a port vector 


\begin{DoxyParams}{Parameters}
{\em port} & is the port \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
a string in case of a port owned by a port vector 
\end{DoxyReturn}


Definition at line 326 of file verilog\+\_\+writer.\+cpp.



References B\+I\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, get\+\_\+id(), structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), structural\+\_\+object\+::get\+\_\+owner(), structural\+\_\+object\+::get\+\_\+type\+Ref(), structural\+\_\+type\+\_\+descriptor\+::\+I\+NT, N\+U\+M\+\_\+\+E\+L\+E\+M\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+O\+T\+H\+ER, port\+\_\+vector\+\_\+o\+\_\+K, structural\+\_\+type\+\_\+descriptor\+::print(), structural\+\_\+type\+\_\+descriptor\+::\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::size, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, structural\+\_\+type\+\_\+descriptor\+::type, structural\+\_\+type\+\_\+descriptor\+::\+U\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+U\+N\+K\+N\+O\+WN, structural\+\_\+type\+\_\+descriptor\+::\+U\+S\+ER, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::vector\+\_\+size, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+S\+ER.



Referenced by get\+\_\+extension(), and write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a0dc813bd5493e6c2fd53c99d720eb958_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a0dc813bd5493e6c2fd53c99d720eb958_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a20595dc1f543de374aeb4ec2f577971d}\label{classverilog__writer_a20595dc1f543de374aeb4ec2f577971d}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!type\+\_\+converter@{type\+\_\+converter}}
\index{type\+\_\+converter@{type\+\_\+converter}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{type\+\_\+converter()}{type\_converter()}}
{\footnotesize\ttfamily std\+::string verilog\+\_\+writer\+::type\+\_\+converter (\begin{DoxyParamCaption}\item[{\hyperlink{structural__objects_8hpp_a219296792577e3292783725961506c83}{structural\+\_\+type\+\_\+descriptor\+Ref}}]{Type }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Return a language based type string given a \hyperlink{structstructural__type__descriptor}{structural\+\_\+type\+\_\+descriptor}. 

In case of arrays the range of the array is print by the type\+\_\+converter\+\_\+size function. 
\begin{DoxyParams}{Parameters}
{\em Type} & is the \hyperlink{structstructural__type__descriptor}{structural\+\_\+type\+\_\+descriptor}. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a1ac884fda2f8990edf61f914af7b04dd}{language\+\_\+writer}.



Definition at line 120 of file verilog\+\_\+writer.\+cpp.



References structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::id\+\_\+type, structural\+\_\+type\+\_\+descriptor\+::\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+O\+T\+H\+ER, structural\+\_\+type\+\_\+descriptor\+::\+R\+E\+AL, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, structural\+\_\+type\+\_\+descriptor\+::type, structural\+\_\+type\+\_\+descriptor\+::\+U\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+U\+N\+K\+N\+O\+WN, structural\+\_\+type\+\_\+descriptor\+::\+U\+S\+ER, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+S\+ER.



Referenced by get\+\_\+extension(), write\+\_\+port\+\_\+declaration(), and write\+\_\+signal\+\_\+declaration().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a20595dc1f543de374aeb4ec2f577971d_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_aa7a775e57ed2f7d4d613352bd239a279}\label{classverilog__writer_aa7a775e57ed2f7d4d613352bd239a279}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!type\+\_\+converter\+\_\+size@{type\+\_\+converter\+\_\+size}}
\index{type\+\_\+converter\+\_\+size@{type\+\_\+converter\+\_\+size}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{type\+\_\+converter\+\_\+size()}{type\_converter\_size()}}
{\footnotesize\ttfamily std\+::string verilog\+\_\+writer\+::type\+\_\+converter\+\_\+size (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Return a language based type string given a \hyperlink{structstructural__type__descriptor}{structural\+\_\+type\+\_\+descriptor} for the range of the array. 

In case of scalar type it return an empty string. 
\begin{DoxyParams}{Parameters}
{\em cir} & is the object for which the size has been computed. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a154f45ed77a5dff96d190b4e1ccfa366}{language\+\_\+writer}.



Definition at line 177 of file verilog\+\_\+writer.\+cpp.



References B\+I\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), structural\+\_\+object\+::get\+\_\+owner(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, structural\+\_\+object\+::get\+\_\+type\+Ref(), structural\+\_\+type\+\_\+descriptor\+::id\+\_\+type, structural\+\_\+type\+\_\+descriptor\+::\+I\+NT, N\+U\+M\+\_\+\+E\+L\+E\+M\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+O\+T\+H\+ER, port\+\_\+vector\+\_\+o\+\_\+K, P\+O\+R\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::print(), structural\+\_\+type\+\_\+descriptor\+::\+R\+E\+AL, signal\+\_\+vector\+\_\+o\+\_\+K, structural\+\_\+type\+\_\+descriptor\+::size, S\+TR, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE, structural\+\_\+type\+\_\+descriptor\+::type, structural\+\_\+type\+\_\+descriptor\+::\+U\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+U\+N\+K\+N\+O\+WN, structural\+\_\+type\+\_\+descriptor\+::\+U\+S\+ER, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::vector\+\_\+size, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+S\+ER.



Referenced by get\+\_\+extension(), write\+\_\+port\+\_\+binding(), write\+\_\+port\+\_\+declaration(), and write\+\_\+signal\+\_\+declaration().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_aa7a775e57ed2f7d4d613352bd239a279_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_aa7a775e57ed2f7d4d613352bd239a279_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a67bc3c89705a8863735409e64aa8cf32}\label{classverilog__writer_a67bc3c89705a8863735409e64aa8cf32}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+assign@{write\+\_\+assign}}
\index{write\+\_\+assign@{write\+\_\+assign}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+assign()}{write\_assign()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+assign (\begin{DoxyParamCaption}\item[{const std\+::string \&}]{op0,  }\item[{const std\+::string \&}]{op1 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \hyperlink{classlanguage__writer_a49b971e9b90296b0096a78c06219992d}{language\+\_\+writer}.



Definition at line 471 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a67bc3c89705a8863735409e64aa8cf32_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{d8/dba/classverilog__writer_a67bc3c89705a8863735409e64aa8cf32_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_ab013209d73c10f53c87bb1b7a2666ff0}\label{classverilog__writer_ab013209d73c10f53c87bb1b7a2666ff0}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+comment@{write\+\_\+comment}}
\index{write\+\_\+comment@{write\+\_\+comment}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+comment()}{write\_comment()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+comment (\begin{DoxyParamCaption}\item[{const std\+::string \&}]{comment\+\_\+string }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Print a comment. 


\begin{DoxyParams}{Parameters}
{\em comment\+\_\+string} & is the string to be printed as a comment. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_acb35eb2c22883fcf1f479a091dc4429d}{language\+\_\+writer}.



Definition at line 115 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by get\+\_\+extension(), and write\+\_\+timing\+\_\+specification().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_ab013209d73c10f53c87bb1b7a2666ff0_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_ab013209d73c10f53c87bb1b7a2666ff0_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a0e4f86c1473978b5c7284b763db4e55a}\label{classverilog__writer_a0e4f86c1473978b5c7284b763db4e55a}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+component\+\_\+declaration@{write\+\_\+component\+\_\+declaration}}
\index{write\+\_\+component\+\_\+declaration@{write\+\_\+component\+\_\+declaration}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+component\+\_\+declaration()}{write\_component\_declaration()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+component\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the declaration of a component. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the component to be declared. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a99c30813a77c594298e9d4612d2a7e29}{language\+\_\+writer}.



Definition at line 516 of file verilog\+\_\+writer.\+cpp.



Referenced by get\+\_\+extension().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=332pt]{d8/dba/classverilog__writer_a0e4f86c1473978b5c7284b763db4e55a_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a36a19f7e6beea0b3d1c16389397cf9ea}\label{classverilog__writer_a36a19f7e6beea0b3d1c16389397cf9ea}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+header@{write\+\_\+header}}
\index{write\+\_\+header@{write\+\_\+header}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+header()}{write\_header()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+header (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Writes the header part of the file. 

Write some lines of comments and possibly global libraries. 

Reimplemented from \hyperlink{classlanguage__writer_a3e96d627983817f9b84f72cc1fa8bb4f}{language\+\_\+writer}.



Definition at line 1707 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by has\+\_\+output\+\_\+prefix().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a36a19f7e6beea0b3d1c16389397cf9ea_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=313pt]{d8/dba/classverilog__writer_a36a19f7e6beea0b3d1c16389397cf9ea_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a4f2930898accd739d654c4afb425814c}\label{classverilog__writer_a4f2930898accd739d654c4afb425814c}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix@{write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix}}
\index{write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix@{write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix()}{write\_io\_signal\_post\_fix()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{port,  }\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{sig }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write some code managing primary ports to signals connections. 

\hyperlink{classLoop}{Loop} signals are present for example in this bench circuit\+: I\+N\+P\+U\+T(\+X) O\+U\+T\+P\+U\+T(\+Z) Y = D\+F\+F(\+Z) Z = \hyperlink{tutorial__pnnl__2019_2memory_2third_2solution_2mips_8c_acd1b97556dfbbac61063a63031d2f91d}{A\+N\+D(\+X,\+Y)}. The circuit builder adds an internal signal Z\+\_\+sign allowing the write and read of the Z values. In verilog, this problem has been solved in this way\+: ???; 
\begin{DoxyParams}{Parameters}
{\em port} & is the primary port for which this problem happens. \\
\hline
{\em sig} & is the attached signal. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a1789bbe12e4b1e4f168f4cc25bb7faff}{language\+\_\+writer}.



Definition at line 855 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), constant\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+owner(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, port\+\_\+o\+::\+IN, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, may\+\_\+slice\+\_\+string(), port\+\_\+o\+\_\+K, port\+\_\+vector\+\_\+o\+\_\+K, signal\+\_\+o\+\_\+K, signal\+\_\+vector\+\_\+o\+\_\+K, S\+TR, and T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a4f2930898accd739d654c4afb425814c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{d8/dba/classverilog__writer_a4f2930898accd739d654c4afb425814c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a271c63e96fc1d6907503b0a0698ef6f8}\label{classverilog__writer_a271c63e96fc1d6907503b0a0698ef6f8}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+library\+\_\+declaration@{write\+\_\+library\+\_\+declaration}}
\index{write\+\_\+library\+\_\+declaration@{write\+\_\+library\+\_\+declaration}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+library\+\_\+declaration()}{write\_library\_declaration()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+library\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the \#include for each used library. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the component for which the library declarations are written. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_ab43debc2245af8078bb36b157d780aca}{language\+\_\+writer}.



Definition at line 436 of file verilog\+\_\+writer.\+cpp.



Referenced by get\+\_\+extension().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{d8/dba/classverilog__writer_a271c63e96fc1d6907503b0a0698ef6f8_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a1acf62504aefe5c48d6257cf707b59c3}\label{classverilog__writer_a1acf62504aefe5c48d6257cf707b59c3}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+module\+\_\+declaration@{write\+\_\+module\+\_\+declaration}}
\index{write\+\_\+module\+\_\+declaration@{write\+\_\+module\+\_\+declaration}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+declaration()}{write\_module\_declaration()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+module\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the declaration of the module. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the module to be written. \\
\hline
\end{DoxyParams}
write IO port declarations respecting the position 

Implements \hyperlink{classlanguage__writer_a32b5b9395eb518430fca70b1d49ff133}{language\+\_\+writer}.



Definition at line 440 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+A\+ME, Indented\+Output\+Stream\+::\+Indent(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, register\+\_\+\+A\+R\+\_\+\+N\+O\+R\+E\+T\+I\+ME, register\+\_\+\+A\+R\+\_\+\+N\+O\+R\+E\+T\+I\+M\+E\+\_\+\+I\+NT, register\+\_\+\+A\+R\+\_\+\+N\+O\+R\+E\+T\+I\+M\+E\+\_\+\+R\+E\+AL, register\+\_\+\+A\+R\+\_\+\+N\+O\+R\+E\+T\+I\+M\+E\+\_\+\+U\+I\+NT, and T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a1acf62504aefe5c48d6257cf707b59c3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=316pt]{d8/dba/classverilog__writer_a1acf62504aefe5c48d6257cf707b59c3_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a8c7225cfbd24b813da3fc7a790ff1e1c}\label{classverilog__writer_a8c7225cfbd24b813da3fc7a790ff1e1c}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+module\+\_\+definition\+\_\+begin@{write\+\_\+module\+\_\+definition\+\_\+begin}}
\index{write\+\_\+module\+\_\+definition\+\_\+begin@{write\+\_\+module\+\_\+definition\+\_\+begin}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+definition\+\_\+begin()}{write\_module\_definition\_begin()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+module\+\_\+definition\+\_\+begin (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the top constructor declaration. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the top component to be declared. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a53b7db2b1ad81b2ee89ff81705b0f0ff}{language\+\_\+writer}.



Definition at line 537 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a8c7225cfbd24b813da3fc7a790ff1e1c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=336pt]{d8/dba/classverilog__writer_a8c7225cfbd24b813da3fc7a790ff1e1c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_aeb32328c5b805c13c4fc86a5576e82d4}\label{classverilog__writer_aeb32328c5b805c13c4fc86a5576e82d4}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+module\+\_\+definition\+\_\+end@{write\+\_\+module\+\_\+definition\+\_\+end}}
\index{write\+\_\+module\+\_\+definition\+\_\+end@{write\+\_\+module\+\_\+definition\+\_\+end}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+definition\+\_\+end()}{write\_module\_definition\_end()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+module\+\_\+definition\+\_\+end (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the end part in a module declaration. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the top component to be declared. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a57586ab4a2816a9eeb3658b9f072d02d}{language\+\_\+writer}.



Definition at line 614 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), Indented\+Output\+Stream\+::\+Deindent(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_aeb32328c5b805c13c4fc86a5576e82d4_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=329pt]{d8/dba/classverilog__writer_aeb32328c5b805c13c4fc86a5576e82d4_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a1e0cb32347eba52c36780f6f179dfa6c}\label{classverilog__writer_a1e0cb32347eba52c36780f6f179dfa6c}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+module\+\_\+instance\+\_\+begin@{write\+\_\+module\+\_\+instance\+\_\+begin}}
\index{write\+\_\+module\+\_\+instance\+\_\+begin@{write\+\_\+module\+\_\+instance\+\_\+begin}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+instance\+\_\+begin()}{write\_module\_instance\_begin()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+module\+\_\+instance\+\_\+begin (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir,  }\item[{const std\+::string \&}]{component\+\_\+name,  }\item[{bool}]{write\+\_\+parametrization }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the initial part of the instance of a module. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the module to be instanced. \\
\hline
{\em component\+\_\+name} & is the name of the module to be instanced. It has to be specified since V\+H\+DL and verilog can print in different ways \\
\hline
{\em write\+\_\+parametrization} & specified if parameters have to be written \\
\hline
\end{DoxyParams}
check possible module parametrization 

Implements \hyperlink{classlanguage__writer_a9fa5dba07a53f84fb2936c0c46a511a4}{language\+\_\+writer}.



Definition at line 592 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), channel\+\_\+o\+\_\+K, component\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and write\+\_\+module\+\_\+parametrization().



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a1e0cb32347eba52c36780f6f179dfa6c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=334pt]{d8/dba/classverilog__writer_a1e0cb32347eba52c36780f6f179dfa6c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_ac10a9da13d7ad6c60d862998383a3695}\label{classverilog__writer_ac10a9da13d7ad6c60d862998383a3695}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+module\+\_\+instance\+\_\+end@{write\+\_\+module\+\_\+instance\+\_\+end}}
\index{write\+\_\+module\+\_\+instance\+\_\+end@{write\+\_\+module\+\_\+instance\+\_\+end}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+instance\+\_\+end()}{write\_module\_instance\_end()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+module\+\_\+instance\+\_\+end (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the ending part of the instance of a module. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the module to be instanced. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a58bc0c17545d1fc96385a5fbffbe62b2}{language\+\_\+writer}.



Definition at line 609 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_ac10a9da13d7ad6c60d862998383a3695_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=326pt]{d8/dba/classverilog__writer_ac10a9da13d7ad6c60d862998383a3695_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a7384e2a4f2485bcadb61747e2371f64e}\label{classverilog__writer_a7384e2a4f2485bcadb61747e2371f64e}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+module\+\_\+internal\+\_\+declaration@{write\+\_\+module\+\_\+internal\+\_\+declaration}}
\index{write\+\_\+module\+\_\+internal\+\_\+declaration@{write\+\_\+module\+\_\+internal\+\_\+declaration}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+internal\+\_\+declaration()}{write\_module\_internal\_declaration()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+module\+\_\+internal\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the declaration of internal objects of the module. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the module to be written. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a3971d4b51e6c1762c29f8e0cb0a899f7}{language\+\_\+writer}.



Definition at line 467 of file verilog\+\_\+writer.\+cpp.



Referenced by get\+\_\+extension().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a7384e2a4f2485bcadb61747e2371f64e_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_aa097c810dcf1d52f5559ad89def6da17}\label{classverilog__writer_aa097c810dcf1d52f5559ad89def6da17}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+module\+\_\+parametrization@{write\+\_\+module\+\_\+parametrization}}
\index{write\+\_\+module\+\_\+parametrization@{write\+\_\+module\+\_\+parametrization}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+parametrization()}{write\_module\_parametrization()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+module\+\_\+parametrization (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Module can be parameterized with respect different features. 

Port vectors areparameterizedd with the number of port associated, while ports are parameterized in case the type is a integer with the number of bits. The id of the module is modified by adding the parameters at its end. For example an A\+N\+D\+\_\+\+G\+A\+TE with a port\+\_\+vector of 2 will be declared as\+: A\+N\+D\+\_\+\+G\+A\+T\+E\+\_\+2. Moreover, a multiplier with the first input of four bits, the second input with eight bits and an output of twelve bits will be declared as\+: M\+U\+L\+T\+\_\+4\+\_\+8\+\_\+12. Note that parametrization has a meaning only in case the functionality come from the S\+TD technology library. 
\begin{DoxyParams}{Parameters}
{\em cir} & is the component to be declared. \\
\hline
\end{DoxyParams}
writing memory-\/related parameters 

Implements \hyperlink{classlanguage__writer_a393febaf037080d4a91588cfa699c8cb}{language\+\_\+writer}.



Definition at line 888 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), B\+I\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, channel\+\_\+o\+\_\+K, component\+\_\+o\+\_\+K, language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, structural\+\_\+object\+::get\+\_\+kind(), N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), structural\+\_\+object\+::get\+\_\+path(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, structural\+\_\+object\+::get\+\_\+type\+Ref(), I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, M\+E\+M\+O\+R\+Y\+\_\+\+P\+A\+R\+A\+M\+E\+T\+ER, N\+U\+M\+\_\+\+E\+L\+E\+M\+\_\+\+P\+R\+E\+F\+IX, port\+\_\+vector\+\_\+o\+\_\+K, P\+O\+R\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+object\+::print(), structural\+\_\+type\+\_\+descriptor\+::size, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, structural\+\_\+type\+\_\+descriptor\+::type, test\+\_\+panda\+::type, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::vector\+\_\+size, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT.



Referenced by get\+\_\+extension(), and write\+\_\+module\+\_\+instance\+\_\+begin().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_aa097c810dcf1d52f5559ad89def6da17_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_aa097c810dcf1d52f5559ad89def6da17_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a429d09829b565c8bb4b243b0eb089546}\label{classverilog__writer_a429d09829b565c8bb4b243b0eb089546}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+module\+\_\+parametrization\+\_\+decl@{write\+\_\+module\+\_\+parametrization\+\_\+decl}}
\index{write\+\_\+module\+\_\+parametrization\+\_\+decl@{write\+\_\+module\+\_\+parametrization\+\_\+decl}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+parametrization\+\_\+decl()}{write\_module\_parametrization\_decl()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+module\+\_\+parametrization\+\_\+decl (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the declaration of the module parameters. 

writing memory-\/related parameters

F\+I\+X\+ME\+: this is workaround due to the fact that the default value of M\+E\+M\+O\+R\+Y\+\_\+\+P\+A\+R\+A\+M\+E\+T\+ER is \char`\"{}\char`\"{}

writing other library parameters

if at least one parameter is used, first\+\_\+it is true. 

Implements \hyperlink{classlanguage__writer_ad14ee8909894bca0a7d8874554d91d9b}{language\+\_\+writer}.



Definition at line 1537 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), B\+I\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, channel\+\_\+o\+\_\+K, component\+\_\+o\+\_\+K, language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, structural\+\_\+object\+::get\+\_\+kind(), N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, structural\+\_\+object\+::get\+\_\+type\+Ref(), I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, M\+E\+M\+O\+R\+Y\+\_\+\+P\+A\+R\+A\+M\+E\+T\+ER, N\+U\+M\+\_\+\+E\+L\+E\+M\+\_\+\+P\+R\+E\+F\+IX, port\+\_\+vector\+\_\+o\+\_\+K, P\+O\+R\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, P\+R\+I\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, structural\+\_\+type\+\_\+descriptor\+::size, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, structural\+\_\+type\+\_\+descriptor\+::type, test\+\_\+panda\+::type, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::vector\+\_\+size, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a429d09829b565c8bb4b243b0eb089546_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a429d09829b565c8bb4b243b0eb089546_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_ab4539a1601893c0c86f57bb66da56e45}\label{classverilog__writer_ab4539a1601893c0c86f57bb66da56e45}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+\+N\+P\+\_\+functionalities@{write\+\_\+\+N\+P\+\_\+functionalities}}
\index{write\+\_\+\+N\+P\+\_\+functionalities@{write\+\_\+\+N\+P\+\_\+functionalities}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+\+N\+P\+\_\+functionalities()}{write\_NP\_functionalities()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+\+N\+P\+\_\+functionalities (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write in the proper language the behavioral description of the module described in \char`\"{}\+Not Parsed\char`\"{} form. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the component. \\
\hline
\end{DoxyParams}
manage reset by preprocessing the behavioral description 

Implements \hyperlink{classlanguage__writer_a75a800dc2e7afbecf76f1acaae82b6ce}{language\+\_\+writer}.



Definition at line 1494 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+A\+ME, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, language\+\_\+writer\+::parameters, remove\+\_\+escaped(), R\+E\+S\+E\+T\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and N\+P\+\_\+functionality\+::\+V\+E\+R\+I\+L\+O\+G\+\_\+\+P\+R\+O\+V\+I\+D\+ED.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_ab4539a1601893c0c86f57bb66da56e45_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{d8/dba/classverilog__writer_ab4539a1601893c0c86f57bb66da56e45_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a6c09eb18456ab75a1086e45ec464cae8}\label{classverilog__writer_a6c09eb18456ab75a1086e45ec464cae8}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+port\+\_\+binding@{write\+\_\+port\+\_\+binding}}
\index{write\+\_\+port\+\_\+binding@{write\+\_\+port\+\_\+binding}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+port\+\_\+binding()}{write\_port\_binding()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+port\+\_\+binding (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{port,  }\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{top,  }\item[{bool \&}]{first\+\_\+port\+\_\+analyzed }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the binding of a port. 

It follows the name binding style. 
\begin{DoxyParams}{Parameters}
{\em port} & is the port to be bounded. \\
\hline
{\em top} & is the component owner of the component that has the port to be bounded. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_aae06225ee079da7199d6f7e9f35fa108}{language\+\_\+writer}.



Definition at line 810 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), constant\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+owner(), structural\+\_\+object\+::get\+\_\+path(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, port\+\_\+o\+\_\+K, port\+\_\+vector\+\_\+o\+\_\+K, signal\+\_\+o\+\_\+K, signal\+\_\+vector\+\_\+o\+\_\+K, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and type\+\_\+converter\+\_\+size().



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a6c09eb18456ab75a1086e45ec464cae8_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{d8/dba/classverilog__writer_a6c09eb18456ab75a1086e45ec464cae8_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a326f7f3aadac6d88b989a477360feb47}\label{classverilog__writer_a326f7f3aadac6d88b989a477360feb47}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+port\+\_\+decl\+\_\+header@{write\+\_\+port\+\_\+decl\+\_\+header}}
\index{write\+\_\+port\+\_\+decl\+\_\+header@{write\+\_\+port\+\_\+decl\+\_\+header}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+port\+\_\+decl\+\_\+header()}{write\_port\_decl\_header()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+port\+\_\+decl\+\_\+header (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the header for port\+\_\+decl. 

do nothing 

Implements \hyperlink{classlanguage__writer_a89c790a77df81030bd359a1adcaae433}{language\+\_\+writer}.



Definition at line 1527 of file verilog\+\_\+writer.\+cpp.



Referenced by get\+\_\+extension().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{d8/dba/classverilog__writer_a326f7f3aadac6d88b989a477360feb47_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_adb76a5b50df9958409d5bde95d2dae79}\label{classverilog__writer_adb76a5b50df9958409d5bde95d2dae79}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+port\+\_\+decl\+\_\+tail@{write\+\_\+port\+\_\+decl\+\_\+tail}}
\index{write\+\_\+port\+\_\+decl\+\_\+tail@{write\+\_\+port\+\_\+decl\+\_\+tail}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+port\+\_\+decl\+\_\+tail()}{write\_port\_decl\_tail()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+port\+\_\+decl\+\_\+tail (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the tail for port\+\_\+decl. 

do nothing 

Implements \hyperlink{classlanguage__writer_af20577675f401b5e75b4f0a64484529b}{language\+\_\+writer}.



Definition at line 1532 of file verilog\+\_\+writer.\+cpp.



Referenced by get\+\_\+extension().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{d8/dba/classverilog__writer_adb76a5b50df9958409d5bde95d2dae79_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a1b1655ecdaf1a37e7b9cf5dca23b8219}\label{classverilog__writer_a1b1655ecdaf1a37e7b9cf5dca23b8219}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+port\+\_\+declaration@{write\+\_\+port\+\_\+declaration}}
\index{write\+\_\+port\+\_\+declaration@{write\+\_\+port\+\_\+declaration}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+port\+\_\+declaration()}{write\_port\_declaration()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+port\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir,  }\item[{bool}]{last\+\_\+port\+\_\+to\+\_\+analyze }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the port declaration starting from a port object. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the port to be written. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_acf6d294fc4f807691e729b0dd13bc998}{language\+\_\+writer}.



Definition at line 477 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), port\+\_\+o\+::\+G\+EN, structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+type\+Ref(), port\+\_\+o\+::\+IN, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, port\+\_\+o\+::\+IO, port\+\_\+o\+::\+O\+UT, port\+\_\+o\+\_\+K, port\+\_\+vector\+\_\+o\+\_\+K, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, port\+\_\+o\+::\+T\+L\+M\+\_\+\+IN, port\+\_\+o\+::\+T\+L\+M\+\_\+\+I\+N\+O\+UT, port\+\_\+o\+::\+T\+L\+M\+\_\+\+O\+UT, type\+\_\+converter(), type\+\_\+converter\+\_\+size(), and port\+\_\+o\+::\+U\+N\+K\+N\+O\+WN.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a1b1655ecdaf1a37e7b9cf5dca23b8219_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{d8/dba/classverilog__writer_a1b1655ecdaf1a37e7b9cf5dca23b8219_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_ab1e052e8bfd33f42202ec7c834c80039}\label{classverilog__writer_ab1e052e8bfd33f42202ec7c834c80039}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+present\+\_\+state\+\_\+update@{write\+\_\+present\+\_\+state\+\_\+update}}
\index{write\+\_\+present\+\_\+state\+\_\+update@{write\+\_\+present\+\_\+state\+\_\+update}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+present\+\_\+state\+\_\+update()}{write\_present\_state\_update()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+present\+\_\+state\+\_\+update (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{cir,  }\item[{const std\+::string \&}]{reset\+\_\+state,  }\item[{const std\+::string \&}]{reset\+\_\+port,  }\item[{const std\+::string \&}]{clock\+\_\+port,  }\item[{const std\+::string \&}]{reset\+\_\+type,  }\item[{bool}]{connect\+\_\+present\+\_\+next\+\_\+state\+\_\+signals }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



write the present\+\_\+state update process 


\begin{DoxyParams}{Parameters}
{\em reset\+\_\+state} & is the reset state. \\
\hline
{\em reset\+\_\+port} & is the reset port. \\
\hline
{\em clock\+\_\+port} & is the clock port. \\
\hline
{\em reset\+\_\+type} & specify the type of the reset \\
\hline
\end{DoxyParams}
reset is needed even in case of reset\+\_\+type == \char`\"{}no\char`\"{} 

Implements \hyperlink{classlanguage__writer_accbef441e192407932159b5a4d885cda}{language\+\_\+writer}.



Definition at line 1104 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), Indented\+Output\+Stream\+::\+Deindent(), N\+P\+\_\+functionality\+::\+F\+S\+M\+\_\+\+CS, module\+::get\+\_\+\+N\+P\+\_\+functionality(), Indented\+Output\+Stream\+::\+Indent(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, N\+E\+X\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, language\+\_\+writer\+::parameters, P\+R\+E\+S\+E\+N\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, S\+E\+L\+E\+C\+T\+O\+R\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+F\+I\+LE, and S\+TR.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_ab1e052e8bfd33f42202ec7c834c80039_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=326pt]{d8/dba/classverilog__writer_ab1e052e8bfd33f42202ec7c834c80039_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_ad10d67870682d947144dac0629560742}\label{classverilog__writer_ad10d67870682d947144dac0629560742}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+signal\+\_\+declaration@{write\+\_\+signal\+\_\+declaration}}
\index{write\+\_\+signal\+\_\+declaration@{write\+\_\+signal\+\_\+declaration}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+signal\+\_\+declaration()}{write\_signal\_declaration()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+signal\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the declaration of a signal. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the signal to be declared. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_ae574f2a7e9cb7904172ce08aab243f8e}{language\+\_\+writer}.



Definition at line 520 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+type\+Ref(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, signal\+\_\+o\+\_\+K, signal\+\_\+vector\+\_\+o\+\_\+K, structural\+\_\+type\+\_\+descriptor\+::size, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, structural\+\_\+type\+\_\+descriptor\+::type, type\+\_\+converter(), type\+\_\+converter\+\_\+size(), and structural\+\_\+type\+\_\+descriptor\+::vector\+\_\+size.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_ad10d67870682d947144dac0629560742_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{d8/dba/classverilog__writer_ad10d67870682d947144dac0629560742_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a97913d24c2a3524e21363688c90f3eb0}\label{classverilog__writer_a97913d24c2a3524e21363688c90f3eb0}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+state\+\_\+declaration@{write\+\_\+state\+\_\+declaration}}
\index{write\+\_\+state\+\_\+declaration@{write\+\_\+state\+\_\+declaration}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+state\+\_\+declaration()}{write\_state\_declaration()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+state\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir,  }\item[{const std\+::list$<$ std\+::string $>$ \&}]{list\+\_\+of\+\_\+states,  }\item[{const std\+::string \&}]{reset\+\_\+port,  }\item[{const std\+::string \&}]{reset\+\_\+state,  }\item[{bool}]{one\+\_\+hot }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



write the declaration of all the states of the finite state machine. 


\begin{DoxyParams}{Parameters}
{\em list\+\_\+of\+\_\+states} & is the list of all the states. \\
\hline
\end{DoxyParams}
adjust in case states are not consecutive

enable buffers 

Implements \hyperlink{classlanguage__writer_a3325b6d77049e7f4bf39b1c4758df5e8}{language\+\_\+writer}.



Definition at line 1008 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), language\+\_\+writer\+::bitnumber(), H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+B\+O\+SE, Indented\+Output\+Stream\+::\+Deindent(), language\+\_\+writer\+::encode\+\_\+one\+\_\+hot(), N\+P\+\_\+functionality\+::\+F\+S\+M\+\_\+\+CS, module\+::get\+\_\+\+N\+P\+\_\+functionality(), module\+::get\+\_\+out\+\_\+port(), module\+::get\+\_\+out\+\_\+port\+\_\+size(), Indented\+Output\+Stream\+::\+Indent(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, max(), N\+E\+X\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, language\+\_\+writer\+::parameters, P\+R\+E\+S\+E\+N\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, P\+R\+I\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, S\+T\+A\+T\+E\+\_\+\+N\+A\+M\+E\+\_\+\+P\+R\+E\+F\+IX, S\+TR, and T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a97913d24c2a3524e21363688c90f3eb0_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{d8/dba/classverilog__writer_a97913d24c2a3524e21363688c90f3eb0_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_ab65a214d6736e0fa5de6f2d5d085227f}\label{classverilog__writer_ab65a214d6736e0fa5de6f2d5d085227f}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+tail@{write\+\_\+tail}}
\index{write\+\_\+tail@{write\+\_\+tail}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+tail()}{write\_tail()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+tail (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the tail part of the file. 

Write some lines of comments and some debugging code. 
\begin{DoxyParams}{Parameters}
{\em cir} & is the top component. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_aa244ceb9a8c0033a75c5b885df4693c8}{language\+\_\+writer}.



Definition at line 1004 of file verilog\+\_\+writer.\+cpp.



Referenced by get\+\_\+extension().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=329pt]{d8/dba/classverilog__writer_ab65a214d6736e0fa5de6f2d5d085227f_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a19adf1be19b905787d523ecbf8e654aa}\label{classverilog__writer_a19adf1be19b905787d523ecbf8e654aa}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+timing\+\_\+specification@{write\+\_\+timing\+\_\+specification}}
\index{write\+\_\+timing\+\_\+specification@{write\+\_\+timing\+\_\+specification}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+timing\+\_\+specification()}{write\_timing\_specification()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+timing\+\_\+specification (\begin{DoxyParamCaption}\item[{const technology\+\_\+manager\+Const\+Ref}]{TM,  }\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Reimplemented from \hyperlink{classlanguage__writer_acbb595dd221844492946d60b79c00185}{language\+\_\+writer}.



Definition at line 1654 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), Indented\+Output\+Stream\+::\+Deindent(), N\+P\+\_\+functionality\+::exist\+\_\+\+N\+P\+\_\+functionality(), N\+P\+\_\+functionality\+::\+F\+SM, N\+P\+\_\+functionality\+::\+F\+S\+M\+\_\+\+CS, module\+::get\+\_\+in\+\_\+port(), module\+::get\+\_\+in\+\_\+port\+\_\+size(), module\+::get\+\_\+internal\+\_\+objects\+\_\+size(), module\+::get\+\_\+\+N\+P\+\_\+functionality(), module\+::get\+\_\+out\+\_\+port(), module\+::get\+\_\+out\+\_\+port\+\_\+size(), structural\+\_\+object\+::get\+\_\+type\+Ref(), structural\+\_\+type\+\_\+descriptor\+::id\+\_\+type, Indented\+Output\+Stream\+::\+Indent(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and write\+\_\+comment().



Referenced by has\+\_\+output\+\_\+prefix().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a19adf1be19b905787d523ecbf8e654aa_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=320pt]{d8/dba/classverilog__writer_a19adf1be19b905787d523ecbf8e654aa_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_a2c853b73efc5ca8215061d1055168718}\label{classverilog__writer_a2c853b73efc5ca8215061d1055168718}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+transition\+\_\+output\+\_\+functions@{write\+\_\+transition\+\_\+output\+\_\+functions}}
\index{write\+\_\+transition\+\_\+output\+\_\+functions@{write\+\_\+transition\+\_\+output\+\_\+functions}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+transition\+\_\+output\+\_\+functions()}{write\_transition\_output\_functions()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+transition\+\_\+output\+\_\+functions (\begin{DoxyParamCaption}\item[{bool}]{single\+\_\+proc,  }\item[{unsigned int}]{output\+\_\+index,  }\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir,  }\item[{const std\+::string \&}]{reset\+\_\+state,  }\item[{const std\+::string \&}]{reset\+\_\+port,  }\item[{const std\+::string \&}]{start\+\_\+port,  }\item[{const std\+::string \&}]{clock\+\_\+port,  }\item[{std\+::vector$<$ std\+::string $>$\+::const\+\_\+iterator \&}]{first,  }\item[{std\+::vector$<$ std\+::string $>$\+::const\+\_\+iterator \&}]{end }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the transition and output functions. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the component. \\
\hline
{\em reset\+\_\+port} & is the reset port. \\
\hline
{\em clock\+\_\+port} & is the clock port. \\
\hline
{\em first} & if the first iterator of the state table. \\
\hline
{\em end} & if the end iterator of the state table. \\
\hline
{\em n\+\_\+states} & is the number of states. \\
\hline
\end{DoxyParams}
state transitions description

compute the default output

get the present state

get the current output

check if we can skip this state 

Implements \hyperlink{classlanguage__writer_a1eb41e600406aea66d35f6da5ef16098}{language\+\_\+writer}.



Definition at line 1137 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, N\+P\+\_\+functionality\+::exist\+\_\+\+N\+P\+\_\+functionality(), N\+P\+\_\+functionality\+::\+F\+S\+M\+\_\+\+CS, N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, N\+E\+X\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, P\+R\+E\+S\+E\+N\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, S\+E\+L\+E\+C\+T\+O\+R\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+F\+I\+LE, S\+T\+D\+\_\+\+C\+L\+O\+S\+I\+N\+G\+\_\+\+C\+H\+AR, S\+T\+D\+\_\+\+O\+P\+E\+N\+I\+N\+G\+\_\+\+C\+H\+AR, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_a2c853b73efc5ca8215061d1055168718_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=349pt]{d8/dba/classverilog__writer_a2c853b73efc5ca8215061d1055168718_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_ab9c4a8bd3452e3bb5d3efd13638b48c3}\label{classverilog__writer_ab9c4a8bd3452e3bb5d3efd13638b48c3}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!write\+\_\+vector\+\_\+port\+\_\+binding@{write\+\_\+vector\+\_\+port\+\_\+binding}}
\index{write\+\_\+vector\+\_\+port\+\_\+binding@{write\+\_\+vector\+\_\+port\+\_\+binding}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+vector\+\_\+port\+\_\+binding()}{write\_vector\_port\_binding()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::write\+\_\+vector\+\_\+port\+\_\+binding (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{port,  }\item[{bool \&}]{first\+\_\+port\+\_\+analyzed }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \hyperlink{classlanguage__writer_a97f0527b8b3b510dc254108379edf440}{language\+\_\+writer}.



Definition at line 620 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), constant\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+owner(), structural\+\_\+object\+::get\+\_\+path(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, index, max(), port\+\_\+vector\+\_\+o\+\_\+K, signal\+\_\+vector\+\_\+o\+\_\+K, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_ab9c4a8bd3452e3bb5d3efd13638b48c3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=317pt]{d8/dba/classverilog__writer_ab9c4a8bd3452e3bb5d3efd13638b48c3_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classverilog__writer_ae6de8e08344d96fdc22cfef1974b59fa}\label{classverilog__writer_ae6de8e08344d96fdc22cfef1974b59fa}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!Write\+Builtin@{Write\+Builtin}}
\index{Write\+Builtin@{Write\+Builtin}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{Write\+Builtin()}{WriteBuiltin()}}
{\footnotesize\ttfamily void verilog\+\_\+writer\+::\+Write\+Builtin (\begin{DoxyParamCaption}\item[{const structural\+\_\+object\+Const\+Ref}]{component }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write a builtin component. 


\begin{DoxyParams}{Parameters}
{\em component} & is the component to be printed \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a30538fe1dc72928281e409f7684ced83}{language\+\_\+writer}.



Definition at line 542 of file verilog\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), builtin\+\_\+to\+\_\+verilog\+\_\+keyword, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+A\+ME, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, port\+\_\+o\+\_\+K, port\+\_\+vector\+\_\+o\+\_\+K, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE.



Referenced by has\+\_\+output\+\_\+prefix().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/dba/classverilog__writer_ae6de8e08344d96fdc22cfef1974b59fa_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=343pt]{d8/dba/classverilog__writer_ae6de8e08344d96fdc22cfef1974b59fa_icgraph}
\end{center}
\end{figure}


\subsection{Field Documentation}
\mbox{\Hypertarget{classverilog__writer_a4ee76148a5f6bc7b24a8c40fb189024c}\label{classverilog__writer_a4ee76148a5f6bc7b24a8c40fb189024c}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!builtin\+\_\+to\+\_\+verilog\+\_\+keyword@{builtin\+\_\+to\+\_\+verilog\+\_\+keyword}}
\index{builtin\+\_\+to\+\_\+verilog\+\_\+keyword@{builtin\+\_\+to\+\_\+verilog\+\_\+keyword}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{builtin\+\_\+to\+\_\+verilog\+\_\+keyword}{builtin\_to\_verilog\_keyword}}
{\footnotesize\ttfamily const std\+::map$<$ std\+::string, std\+::string $>$ verilog\+\_\+writer\+::builtin\+\_\+to\+\_\+verilog\+\_\+keyword\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [protected]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}
= \{
    \{\hyperlink{technology__node_8hpp_a92082a6ad93e10690c4c96dac3496de8}{AND\_GATE\_STD}, \textcolor{stringliteral}{"and"}\}, \{\hyperlink{technology__node_8hpp_a7974f9e003d7a03cd6f5ee77776e96bc}{NAND\_GATE\_STD}, \textcolor{stringliteral}{"nand"}\}, \{
      \hyperlink{technology__node_8hpp_a87cd9ed4dfee4f2e1b5038b2481a0389}{OR\_GATE\_STD}, \textcolor{stringliteral}{"or"}\}, \{\hyperlink{technology__node_8hpp_a1fecfe90c2de839f25b398a9b35de824}{NOR\_GATE\_STD}, \textcolor{stringliteral}{"nor"}\}, \{\hyperlink{technology__node_8hpp_a9d6515322948561c31b33d0d90b0de86}{XOR\_GATE\_STD}, \textcolor{stringliteral}{"xor"}\}, \{
      \hyperlink{technology__node_8hpp_ac79b1d384347df522948c8776307638f}{XNOR\_GATE\_STD}, \textcolor{stringliteral}{"xnor"}\}, \{\hyperlink{technology__node_8hpp_a8544e5c1fc3fc2bd6b1acf5a5d64a55d}{NOT\_GATE\_STD}, \textcolor{stringliteral}{"not"}\}, \{
      \hyperlink{technology__node_8hpp_a5a94e3e159e1d4f641a59efa7d5b2c57}{DFF\_GATE\_STD}, \textcolor{stringliteral}{"dff"}\}, \{\hyperlink{technology__node_8hpp_ae8b9d1b555dd8fd5f07d11d83aa279a3}{BUFF\_GATE\_STD}, \textcolor{stringliteral}{"buf"}\},
\}
\end{DoxyCode}


map putting into relation standard gates with the corresponding built-\/in Verilog statements. 



Definition at line 63 of file verilog\+\_\+writer.\+hpp.



Referenced by Write\+Builtin().

\mbox{\Hypertarget{classverilog__writer_a9f92a193bda2a4e3541592da303b112e}\label{classverilog__writer_a9f92a193bda2a4e3541592da303b112e}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!keywords@{keywords}}
\index{keywords@{keywords}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{keywords}{keywords}}
{\footnotesize\ttfamily \hyperlink{classCustomOrderedSet}{Custom\+Ordered\+Set}$<$std\+::string$>$ verilog\+\_\+writer\+::keywords\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 65 of file verilog\+\_\+writer.\+hpp.



Referenced by check\+\_\+keyword(), and verilog\+\_\+writer().

\mbox{\Hypertarget{classverilog__writer_adbbb8a6e0f6c3c951c7a31741275a1c3}\label{classverilog__writer_adbbb8a6e0f6c3c951c7a31741275a1c3}} 
\index{verilog\+\_\+writer@{verilog\+\_\+writer}!token\+Names@{token\+Names}}
\index{token\+Names@{token\+Names}!verilog\+\_\+writer@{verilog\+\_\+writer}}
\subsubsection{\texorpdfstring{token\+Names}{tokenNames}}
{\footnotesize\ttfamily const char $\ast$ verilog\+\_\+writer\+::token\+Names\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [protected]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}
= \{
    \textcolor{stringliteral}{"abs"}, \textcolor{stringliteral}{"abstol"}, \textcolor{stringliteral}{"access"}, \textcolor{stringliteral}{"acos"}, \textcolor{stringliteral}{"acosh"}, \textcolor{stringliteral}{"always"}, \textcolor{stringliteral}{"analog"}, \textcolor{stringliteral}{"and"}, \textcolor{stringliteral}{"asin"}, \textcolor{stringliteral}{"asinh"}, \textcolor{stringliteral}{"assign"}, \textcolor{stringliteral}{"atan
      "}, \textcolor{stringliteral}{"atan2"}, \textcolor{stringliteral}{"atanh"}, \textcolor{stringliteral}{"automatic"}, \textcolor{stringliteral}{"begin"}, \textcolor{stringliteral}{"bool"}, \textcolor{stringliteral}{"buf"}, \textcolor{stringliteral}{"bufif0"}, \textcolor{stringliteral}{"bufif1"}, \textcolor{stringliteral}{"case"}, \textcolor{stringliteral}{"casex"}, \textcolor{stringliteral}{"casez"}, \textcolor{stringliteral}{"
      ceil"}, \textcolor{stringliteral}{"cell"}, \textcolor{stringliteral}{"cmos"}, \textcolor{stringliteral}{"config"},
    \textcolor{stringliteral}{"continuous"}, \textcolor{stringliteral}{"cos"}, \textcolor{stringliteral}{"cosh"}, \textcolor{stringliteral}{"ddt\_nature"}, \textcolor{stringliteral}{"deassign"}, \textcolor{stringliteral}{"default"}, \textcolor{stringliteral}{"defparam"}, \textcolor{stringliteral}{"design"}, \textcolor{stringliteral}{"disable"}, \textcolor{stringliteral}{"
      discipline"}, \textcolor{stringliteral}{"discrete"}, \textcolor{stringliteral}{"domain"}, \textcolor{stringliteral}{"edge"}, \textcolor{stringliteral}{"else"}, \textcolor{stringliteral}{"end"}, \textcolor{stringliteral}{"endcase"}, \textcolor{stringliteral}{"endconfig"}, \textcolor{stringliteral}{"enddiscipline"}, \textcolor{stringliteral}{"endfunction
      "}, \textcolor{stringliteral}{"endgenerate"}, \textcolor{stringliteral}{"endmodule"},
    \textcolor{stringliteral}{"endnature"}, \textcolor{stringliteral}{"endprimitive"}, \textcolor{stringliteral}{"endspecify"}, \textcolor{stringliteral}{"endtable"}, \textcolor{stringliteral}{"endtask"}, \textcolor{stringliteral}{"event"}, \textcolor{stringliteral}{"exclude"}, \textcolor{stringliteral}{"exp"}, \textcolor{stringliteral}{"floor"}, \textcolor{stringliteral}{"
      flow"}, \textcolor{stringliteral}{"for"}, \textcolor{stringliteral}{"force"}, \textcolor{stringliteral}{"forever"}, \textcolor{stringliteral}{"fork"}, \textcolor{stringliteral}{"from"}, \textcolor{stringliteral}{"function"}, \textcolor{stringliteral}{"generate"}, \textcolor{stringliteral}{"genvar"}, \textcolor{stringliteral}{"ground"}, \textcolor{stringliteral}{"highz0"}, \textcolor{stringliteral}{"
      highz1"}, \textcolor{stringliteral}{"hypot"}, \textcolor{stringliteral}{"idt\_nature"}, \textcolor{stringliteral}{"if"},
    \textcolor{stringliteral}{"ifnone"}, \textcolor{stringliteral}{"incdir"}, \textcolor{stringliteral}{"include"}, \textcolor{stringliteral}{"inf"}, \textcolor{stringliteral}{"initial"}, \textcolor{stringliteral}{"inout"}, \textcolor{stringliteral}{"input"}, \textcolor{stringliteral}{"instance"}, \textcolor{stringliteral}{"integer"}, \textcolor{stringliteral}{"join"}, \textcolor{stringliteral}{"
      large"}, \textcolor{stringliteral}{"liblist"}, \textcolor{stringliteral}{"library"}, \textcolor{stringliteral}{"ln"}, \textcolor{stringliteral}{"localparam"}, \textcolor{stringliteral}{"log"}, \textcolor{stringliteral}{"macromodule"}, \textcolor{stringliteral}{"max"}, \textcolor{stringliteral}{"medium"}, \textcolor{stringliteral}{"min"}, \textcolor{stringliteral}{"module"}, \textcolor{stringliteral}{"nand"}
      , \textcolor{stringliteral}{"nature"}, \textcolor{stringliteral}{"negedge"}, \textcolor{stringliteral}{"nmos"}, \textcolor{stringliteral}{"nor"},
    \textcolor{stringliteral}{"noshowcancelled"}, \textcolor{stringliteral}{"not"}, \textcolor{stringliteral}{"notif0"}, \textcolor{stringliteral}{"notif1"}, \textcolor{stringliteral}{"or"}, \textcolor{stringliteral}{"output"}, \textcolor{stringliteral}{"parameter"}, \textcolor{stringliteral}{"pmos"}, \textcolor{stringliteral}{"posedge"}, \textcolor{stringliteral}{"
      potential"}, \textcolor{stringliteral}{"pow"}, \textcolor{stringliteral}{"primitive"}, \textcolor{stringliteral}{"pull0"}, \textcolor{stringliteral}{"pull1"}, \textcolor{stringliteral}{"pulldown"}, \textcolor{stringliteral}{"pullup"}, \textcolor{stringliteral}{"pulsestyle\_onevent"}, \textcolor{stringliteral}{"pulsestyle\_ondetect"},
       \textcolor{stringliteral}{"rcmos"}, \textcolor{stringliteral}{"real"}, \textcolor{stringliteral}{"realtime"}, \textcolor{stringliteral}{"reg"},
    \textcolor{stringliteral}{"release"}, \textcolor{stringliteral}{"repeat"}, \textcolor{stringliteral}{"rnmos"}, \textcolor{stringliteral}{"rpmos"}, \textcolor{stringliteral}{"rtran"}, \textcolor{stringliteral}{"rtranif0"}, \textcolor{stringliteral}{"rtranif1"}, \textcolor{stringliteral}{"scalared"}, \textcolor{stringliteral}{"showcancelled"}, \textcolor{stringliteral}{"
      signed"}, \textcolor{stringliteral}{"sin"}, \textcolor{stringliteral}{"sinh"}, \textcolor{stringliteral}{"small"}, \textcolor{stringliteral}{"specify"}, \textcolor{stringliteral}{"specparam"}, \textcolor{stringliteral}{"sqrt"}, \textcolor{stringliteral}{"strong0"}, \textcolor{stringliteral}{"strong1"}, \textcolor{stringliteral}{"supply0"}, \textcolor{stringliteral}{"supply1"}, \textcolor{stringliteral}{
      "table"}, \textcolor{stringliteral}{"tan"}, \textcolor{stringliteral}{"tanh"}, \textcolor{stringliteral}{"task"}, \textcolor{stringliteral}{"time"},
    \textcolor{stringliteral}{"tran"}, \textcolor{stringliteral}{"tranif0"}, \textcolor{stringliteral}{"tranif1"}, \textcolor{stringliteral}{"tri"}, \textcolor{stringliteral}{"tri0"}, \textcolor{stringliteral}{"tri1"}, \textcolor{stringliteral}{"triand"}, \textcolor{stringliteral}{"trior"}, \textcolor{stringliteral}{"trireg"}, \textcolor{stringliteral}{"units"}, \textcolor{stringliteral}{"unsigned"}, \textcolor{stringliteral}{
      "use"}, \textcolor{stringliteral}{"uwire"}, \textcolor{stringliteral}{"vectored"}, \textcolor{stringliteral}{"wait"}, \textcolor{stringliteral}{"wand"}, \textcolor{stringliteral}{"weak0"}, \textcolor{stringliteral}{"weak1"}, \textcolor{stringliteral}{"while"}, \textcolor{stringliteral}{"wire"}, \textcolor{stringliteral}{"wone"}, \textcolor{stringliteral}{"wor"}, \textcolor{stringliteral}{"xnor"}, \textcolor{stringliteral}{"xor"},
    
    \textcolor{stringliteral}{"alias"}, \textcolor{stringliteral}{"always\_comb"}, \textcolor{stringliteral}{"always\_ff"}, \textcolor{stringliteral}{"always\_latch"}, \textcolor{stringliteral}{"assert"}, \textcolor{stringliteral}{"assume"}, \textcolor{stringliteral}{"before"}, \textcolor{stringliteral}{"bind"}, \textcolor{stringliteral}{"bins"}, \textcolor{stringliteral}{"
      binsof"}, \textcolor{stringliteral}{"bit"}, \textcolor{stringliteral}{"break"}, \textcolor{stringliteral}{"byte"}, \textcolor{stringliteral}{"chandle"}, \textcolor{stringliteral}{"class"}, \textcolor{stringliteral}{"clocking"}, \textcolor{stringliteral}{"const"}, \textcolor{stringliteral}{"constraint"}, \textcolor{stringliteral}{"context"}, \textcolor{stringliteral}{"continue"}, \textcolor{stringliteral}{
      "cover"}, \textcolor{stringliteral}{"covergroup"}, \textcolor{stringliteral}{"coverpoint"},
    \textcolor{stringliteral}{"cross"}, \textcolor{stringliteral}{"dist"}, \textcolor{stringliteral}{"do"}, \textcolor{stringliteral}{"endclass"}, \textcolor{stringliteral}{"endgroup"},
    \textcolor{stringliteral}{"endsequence"}
    \textcolor{stringliteral}{"endclocking"},
    \textcolor{stringliteral}{"endpackage"}, \textcolor{stringliteral}{"endinterface"}, \textcolor{stringliteral}{"endprogram"}, \textcolor{stringliteral}{"endproperty"}, \textcolor{stringliteral}{"enum"}, \textcolor{stringliteral}{"expect"}, \textcolor{stringliteral}{"export"}, \textcolor{stringliteral}{"extends"}, \textcolor{stringliteral}{"
      extern"}, \textcolor{stringliteral}{"final"}, \textcolor{stringliteral}{"first\_match"}, \textcolor{stringliteral}{"foreach"}, \textcolor{stringliteral}{"forkjoin"}, \textcolor{stringliteral}{"iff"}, \textcolor{stringliteral}{"ignore\_bins"}, \textcolor{stringliteral}{"illegal\_bins"}, \textcolor{stringliteral}{"import"}, \textcolor{stringliteral}{"
      intersect"}, \textcolor{stringliteral}{"inside"}, \textcolor{stringliteral}{"interface"}, \textcolor{stringliteral}{"int"},
    \textcolor{stringliteral}{"join\_any"}, \textcolor{stringliteral}{"join\_none"}, \textcolor{stringliteral}{"local"}, \textcolor{stringliteral}{"logic"}, \textcolor{stringliteral}{"longint"}, \textcolor{stringliteral}{"matches"}, \textcolor{stringliteral}{"modport"}, \textcolor{stringliteral}{"new"}, \textcolor{stringliteral}{"null"}, \textcolor{stringliteral}{"package"}, \textcolor{stringliteral}{"
      packed"}, \textcolor{stringliteral}{"priority"}, \textcolor{stringliteral}{"program"}, \textcolor{stringliteral}{"property"}, \textcolor{stringliteral}{"protected"}, \textcolor{stringliteral}{"pure"}, \textcolor{stringliteral}{"rand"}, \textcolor{stringliteral}{"randc"}, \textcolor{stringliteral}{"randcase"}, \textcolor{stringliteral}{"randomize"}, \textcolor{stringliteral}{"
      randsequence"}, \textcolor{stringliteral}{"ref"}, \textcolor{stringliteral}{"return"},
    \textcolor{stringliteral}{"sequence"}, \textcolor{stringliteral}{"shortint"}, \textcolor{stringliteral}{"shortreal"}, \textcolor{stringliteral}{"solve"}, \textcolor{stringliteral}{"static"}, \textcolor{stringliteral}{"string"}, \textcolor{stringliteral}{"struct"}, \textcolor{stringliteral}{"super"}, \textcolor{stringliteral}{"tagged"}, \textcolor{stringliteral}{"this"}, \textcolor{stringliteral}{
      "throughout"}, \textcolor{stringliteral}{"timeprecision"}, \textcolor{stringliteral}{"timeunit"}, \textcolor{stringliteral}{"type"}, \textcolor{stringliteral}{"typedef"}, \textcolor{stringliteral}{"unique"}, \textcolor{stringliteral}{"var"}, \textcolor{stringliteral}{"virtual"}, \textcolor{stringliteral}{"void"}, \textcolor{stringliteral}{"
      wait\_order"}, \textcolor{stringliteral}{"wildcard"}, \textcolor{stringliteral}{"with"}, \textcolor{stringliteral}{"within"},
    
    \textcolor{stringliteral}{"accept\_on"}, \textcolor{stringliteral}{"checker"}, \textcolor{stringliteral}{"endchecker"}, \textcolor{stringliteral}{"eventually"}, \textcolor{stringliteral}{"global"}, \textcolor{stringliteral}{"implies"}, \textcolor{stringliteral}{"let"}, \textcolor{stringliteral}{"nexttime"}, \textcolor{stringliteral}{"reject\_on"}
      , \textcolor{stringliteral}{"restrict"}, \textcolor{stringliteral}{"s\_always"}, \textcolor{stringliteral}{"s\_eventually"}, \textcolor{stringliteral}{"s\_nexttime"}, \textcolor{stringliteral}{"s\_until"}, \textcolor{stringliteral}{"s\_until\_with"}, \textcolor{stringliteral}{"strong"}, \textcolor{stringliteral}{"sync\_accept\_on
      "}, \textcolor{stringliteral}{"sync\_reject\_on"}, \textcolor{stringliteral}{"unique0"}, \textcolor{stringliteral}{"until"},
    \textcolor{stringliteral}{"until\_with"}, \textcolor{stringliteral}{"untyped"}, \textcolor{stringliteral}{"weak"},
    
    \textcolor{stringliteral}{"implements"}, \textcolor{stringliteral}{"interconnect"}, \textcolor{stringliteral}{"nettype"}, \textcolor{stringliteral}{"soft"}\}
\end{DoxyCode}


Definition at line 61 of file verilog\+\_\+writer.\+hpp.



Referenced by verilog\+\_\+writer().



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/osboxes/bambu/\+Pand\+A-\/bambu/src/design\+\_\+flows/backend/\+To\+H\+D\+L/writer/\hyperlink{verilog__writer_8hpp}{verilog\+\_\+writer.\+hpp}\item 
/home/osboxes/bambu/\+Pand\+A-\/bambu/src/design\+\_\+flows/backend/\+To\+H\+D\+L/writer/\hyperlink{verilog__writer_8cpp}{verilog\+\_\+writer.\+cpp}\end{DoxyCompactItemize}
