Analysis & Synthesis report for Lab3_1
Sun Dec 01 16:56:06 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Top-level Entity: |impl_Lab3_1
 15. Source assignments for sld_signaltap:ST_unit
 16. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:ST_unit
 18. Signal Tap Logic Analyzer Settings
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "ST_unit"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 01 16:56:06 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab3_1                                      ;
; Top-level Entity Name              ; impl_Lab3_1                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,431                                       ;
;     Total combinational functions  ; 758                                         ;
;     Dedicated logic registers      ; 991                                         ;
; Total registers                    ; 991                                         ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 5,504                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; impl_Lab3_1        ; Lab3_1             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+
; impl_Lab3_1.v                                                      ; yes             ; User Verilog HDL File                        ; D:/repos/verilog/Lab3_1/impl_Lab3_1.v                                                      ;             ;
; Lab3_1.v                                                           ; yes             ; User Verilog HDL File                        ; D:/repos/verilog/Lab3_1/Lab3_1.v                                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                          ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                      ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                 ;             ;
; db/sld_ela_trigger_1on.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/sld_ela_trigger_1on.tdf                                         ;             ;
; db/sld_reserved_lab3_1_st_unit_1_ebfa.v                            ; yes             ; Encrypted Auto-Generated Megafunction        ; D:/repos/verilog/Lab3_1/db/sld_reserved_lab3_1_st_unit_1_ebfa.v                            ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                        ;             ;
; db/altsyncram_4524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/altsyncram_4524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                        ;             ;
; db/mux_5tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/mux_5tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                     ;             ;
; db/decode_51g.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/decode_51g.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_uei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/cntr_uei.tdf                                                    ;             ;
; db/cmpr_pgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/cmpr_pgc.tdf                                                    ;             ;
; db/cntr_r4j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/cntr_r4j.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                         ; altera_sld  ;
; db/ip/sld993c4aaa/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                    ;             ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v                   ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                          ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                     ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                   ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;             ;
; db/pll_unit_altpll.v                                               ; yes             ; Auto-Generated Megafunction                  ; D:/repos/verilog/Lab3_1/db/pll_unit_altpll.v                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,431                    ;
;                                             ;                          ;
; Total combinational functions               ; 758                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 441                      ;
;     -- 3 input functions                    ; 153                      ;
;     -- <=2 input functions                  ; 164                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 674                      ;
;     -- arithmetic mode                      ; 84                       ;
;                                             ;                          ;
; Total registers                             ; 991                      ;
;     -- Dedicated logic registers            ; 991                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 14                       ;
; Total memory bits                           ; 5504                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 549                      ;
; Total fan-out                               ; 6395                     ;
; Average fan-out                             ; 3.50                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; |impl_Lab3_1                                                                                                                            ; 758 (3)             ; 991 (0)                   ; 5504        ; 0            ; 0       ; 0         ; 14   ; 0            ; |impl_Lab3_1                                                                                                                                                                                                                                                                                                                                                                    ; impl_Lab3_1                        ; work         ;
;    |Lab3_1:Lab3_1_inst|                                                                                                                 ; 60 (60)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|Lab3_1:Lab3_1_inst                                                                                                                                                                                                                                                                                                                                                 ; Lab3_1                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 130 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 129 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 129 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                ; alt_sld_fab                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 129 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                            ; alt_sld_fab_alt_sld_fab            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 128 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 128 (89)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                   ; sld_jtag_hub                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                           ; sld_rom_sr                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                         ; sld_shadow_jsm                     ; altera_sld   ;
;    |sld_signaltap:ST_unit|                                                                                                              ; 565 (2)             ; 861 (86)                  ; 5504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit                                                                                                                                                                                                                                                                                                                                              ; sld_signaltap                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 563 (0)             ; 775 (0)                   ; 5504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                        ; sld_signaltap_impl                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 563 (86)            ; 775 (241)                 ; 5504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                 ; sld_signaltap_implb                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 96 (0)              ; 123 (123)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                  ; altdpram                           ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                              ; lpm_decode                         ; work         ;
;                   |decode_51g:auto_generated|                                                                                           ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_51g:auto_generated                                                                                                                                                    ; decode_51g                         ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 78 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                      ; lpm_mux                            ; work         ;
;                   |mux_5tc:auto_generated|                                                                                              ; 78 (78)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_5tc:auto_generated                                                                                                                                                               ; mux_5tc                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 5504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                 ; altsyncram                         ; work         ;
;                |altsyncram_4524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 5504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4524:auto_generated                                                                                                                                                                                  ; altsyncram_4524                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                  ; lpm_shiftreg                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                    ; lpm_shiftreg                       ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                         ; serial_crc_16                      ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 35 (35)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                      ; sld_buffer_manager                 ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 184 (1)             ; 247 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                     ; sld_ela_control                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                             ; lpm_shiftreg                       ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 182 (0)             ; 231 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                          ; sld_ela_trigger                    ; work         ;
;                   |sld_ela_trigger_1on:auto_generated|                                                                                  ; 182 (0)             ; 231 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated                                                                                                                       ; sld_ela_trigger_1on                ; work         ;
;                      |sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|                                                                     ; 182 (126)           ; 231 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1                                                                          ; sld_reserved_Lab3_1_ST_unit_1_ebfa ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                         ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                       ; work         ;
;                         |sld_alt_reduction:unary_102|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_alt_reduction:unary_102                                              ; sld_alt_reduction                  ; work         ;
;                         |sld_alt_reduction:unary_116|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_alt_reduction:unary_116                                              ; sld_alt_reduction                  ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                  ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                  ; work         ;
;                         |sld_alt_reduction:unary_79|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_alt_reduction:unary_79                                               ; sld_alt_reduction                  ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_112                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_117|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_117                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_117|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_120|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_120                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_120|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_123|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_123                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_123|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_126|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_126                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_126|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_130                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_133|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_133                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_136                                                       ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_30                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_33                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_36                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_39                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_42                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_45                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_48                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_51|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_51                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_54                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_57                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_60|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_60                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_63|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_63                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_66|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_66                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_66|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_69|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_69                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_69|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_72|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_72                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_72|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_75|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_75                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_75|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_80                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_83                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_86                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_89                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_92|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_92                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_95                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_98                                                        ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                          ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                          ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                       ; sld_ela_trigger_flow_mgr           ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                               ; lpm_shiftreg                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 98 (9)              ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                ; sld_offload_buffer_mgr             ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                      ; lpm_counter                        ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                                                              ; cntr_hgi                           ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                               ; lpm_counter                        ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                                                       ; cntr_i6j                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                     ; lpm_counter                        ; work         ;
;                   |cntr_uei:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_uei:auto_generated                                                                                                             ; cntr_uei                           ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                        ; lpm_counter                        ; work         ;
;                   |cntr_r4j:auto_generated|                                                                                             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r4j:auto_generated                                                                                                                ; cntr_r4j                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                               ; lpm_shiftreg                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 43 (43)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                ; lpm_shiftreg                       ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                             ; lpm_shiftreg                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                           ; sld_rom_sr                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 43           ; 128          ; 43           ; 5504 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |impl_Lab3_1|sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1on:auto_generated|sld_reserved_Lab3_1_ST_unit_1_ebfa:mgl_prim1 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                         ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                         ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+---------------------------------------+-------------------------------------------+
; Register name                         ; Reason for Removal                        ;
+---------------------------------------+-------------------------------------------+
; Lab3_1:Lab3_1_inst|cnt_val[0]         ; Stuck at VCC due to stuck port data_in    ;
; Lab3_1:Lab3_1_inst|cnt_val[2,3]       ; Merged with Lab3_1:Lab3_1_inst|cnt_val[1] ;
; Total Number of Removed Registers = 3 ;                                           ;
+---------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 991   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 374   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 528   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Lab3_1:Lab3_1_inst|HEX[0]                                                                                                                                                                                                                                                                                                       ; 2       ;
; Lab3_1:Lab3_1_inst|HEX[1]                                                                                                                                                                                                                                                                                                       ; 2       ;
; Lab3_1:Lab3_1_inst|HEX[2]                                                                                                                                                                                                                                                                                                       ; 2       ;
; Lab3_1:Lab3_1_inst|HEX[3]                                                                                                                                                                                                                                                                                                       ; 2       ;
; Lab3_1:Lab3_1_inst|HEX[4]                                                                                                                                                                                                                                                                                                       ; 2       ;
; Lab3_1:Lab3_1_inst|HEX[5]                                                                                                                                                                                                                                                                                                       ; 2       ;
; Lab3_1:Lab3_1_inst|div_cnt[0]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                            ; 1       ;
; sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                            ; 1       ;
; sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                            ; 1       ;
; sld_signaltap:ST_unit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                            ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |impl_Lab3_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for Top-level Entity: |impl_Lab3_1 ;
+-------------+--------------+------+-------------------+
; Assignment  ; Value        ; From ; To                ;
+-------------+--------------+------+-------------------+
; LOCATION    ; Pin_84       ; -    ; HEX[6]            ;
; LOCATION    ; Pin_76       ; -    ; HEX[5]            ;
; LOCATION    ; Pin_85       ; -    ; HEX[4]            ;
; LOCATION    ; Pin_77       ; -    ; HEX[3]            ;
; LOCATION    ; Pin_86       ; -    ; HEX[2]            ;
; LOCATION    ; Pin_133      ; -    ; HEX[1]            ;
; LOCATION    ; Pin_87       ; -    ; HEX[0]            ;
; LOCATION    ; Pin_73       ; -    ; DIG[3]            ;
; LOCATION    ; Pin_74       ; -    ; DIG[2]            ;
; LOCATION    ; Pin_80       ; -    ; DIG[1]            ;
; LOCATION    ; Pin_83       ; -    ; DIG[0]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; CLK               ;
; LOCATION    ; Pin_23       ; -    ; CLK               ;
; IO_STANDARD ; 2.5 V        ; -    ; RST               ;
; LOCATION    ; Pin_64       ; -    ; RST               ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; DIR               ;
; LOCATION    ; Pin_88       ; -    ; DIR               ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; HEX[6]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; HEX[5]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; HEX[4]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; HEX[3]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; HEX[2]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; HEX[1]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; HEX[0]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; DIG[3]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; DIG[2]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; DIG[1]            ;
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; DIG[0]            ;
+-------------+--------------+------+-------------------+


+----------------------------------------------+
; Source assignments for sld_signaltap:ST_unit ;
+-----------------+-------+------+-------------+
; Assignment      ; Value ; From ; To          ;
+-----------------+-------+------+-------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -           ;
+-----------------+-------+------+-------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst ;
+----------------+---------------------------+--------------------+
; Parameter Name ; Value                     ; Type               ;
+----------------+---------------------------+--------------------+
; div_par        ; 0000000000000000000000100 ; Unsigned Binary    ;
+----------------+---------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:ST_unit                                 ;
+-------------------------------------------------+-------------------------------------+----------------+
; Parameter Name                                  ; Value                               ; Type           ;
+-------------------------------------------------+-------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                       ; String         ;
; sld_node_info                                   ; 805334528                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                   ; Signed Integer ;
; sld_data_bits                                   ; 43                                  ; Untyped        ;
; sld_trigger_bits                                ; 43                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                 ; Untyped        ;
; sld_segment_size                                ; 8                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                ; Untyped        ;
; sld_state_bits                                  ; 11                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_Lab3_1_ST_unit_1_ebfa, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                ; String         ;
; sld_inversion_mask_length                       ; 17                                  ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000                   ; Untyped        ;
; sld_power_up_trigger                            ; 0                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd           ; String         ;
; sld_state_flow_use_generated                    ; 0                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 43                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                   ; Signed Integer ;
+-------------------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                   ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; ST_unit       ; 43                  ; 43               ; 128          ; 16       ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 57                          ;
; cycloneiii_ff         ; 39                          ;
;     CLR               ; 32                          ;
;     ENA CLR           ; 4                           ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 62                          ;
;     arith             ; 27                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 35                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 3                           ;
;         4 data inputs ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.57                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 130                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 122                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 37                                       ;
;         4 data inputs ; 56                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.86                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "ST_unit"                                                                                                                                                                                                                                                             ;
+--------------------------------+---------------+-----------+-----------------------+-------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                           ; Type          ; Status    ; Partition Name        ; Netlist Type Used ; Actual Connection                       ; Details                                                                                                                                                        ;
+--------------------------------+---------------+-----------+-----------------------+-------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab3_1:Lab3_1_inst|CLK         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; CLK                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|CLK         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; CLK                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|Counter[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|Counter[0]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|Counter[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|Counter[0]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|Counter[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|Counter[1]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|Counter[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|Counter[1]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|Counter[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|Counter[2]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|Counter[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|Counter[2]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|Counter[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|Counter[3]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|Counter[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|Counter[3]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|DIG[0]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; GND                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|DIG[0]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; GND                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|DIG[1]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; GND                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|DIG[1]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; GND                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|DIG[2]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; GND                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|DIG[2]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; GND                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|DIG[3]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; VCC                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|DIG[3]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; VCC                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|DIR         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; DIR                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|DIR         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; DIR                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[0]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[0]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[0]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[0]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[1]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[1]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[1]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[1]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[2]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[2]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[2]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[2]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[3]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[3]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[3]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[3]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[4]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[4]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[4]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[4]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[5]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[5]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[5]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[5]~_wirecell     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[6]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[6]               ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|HEX[6]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|HEX[6]               ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|RST         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; RST                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|RST         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; RST                                     ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[0]~_wirecell ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[0]~_wirecell ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[10] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[10]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[10] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[10]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[11] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[11]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[11] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[11]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[12] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[12]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[12] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[12]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[13] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[13]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[13] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[13]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[14] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[14]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[14] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[14]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[15] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[15]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[15] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[15]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[16] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[16]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[16] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[16]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[17] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[17]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[17] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[17]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[18] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[18]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[18] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[18]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[19] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[19]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[19] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[19]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[1]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[1]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[20] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[20]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[20] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[20]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[21] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[21]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[21] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[21]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[22] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[22]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[22] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[22]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[23] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[23]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[23] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[23]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[24] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[24]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[24] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[24]          ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[2]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[2]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[3]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[3]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[4]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[4]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[5]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[5]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[6]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[6]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[7]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[7]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[8]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[8]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[8]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[8]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[9]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[9]           ; N/A                                                                                                                                                            ;
; Lab3_1:Lab3_1_inst|div_cnt[9]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; Lab3_1:Lab3_1_inst|div_cnt[9]           ; N/A                                                                                                                                                            ;
; PLL_unit:PLL_unit_inst|c0      ; pre-synthesis ; missing   ; Top                   ; post-synthesis    ; GND                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|gnd                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~GND              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
; ST_unit|vcc                    ; post-fitting  ; connected ; sld_signaltap:ST_unit ; post-synthesis    ; sld_signaltap:ST_unit|~VCC              ; N/A                                                                                                                                                            ;
+--------------------------------+---------------+-----------+-----------------------+-------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 01 16:55:37 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_1 -c Lab3_1
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tb_lab3_1.v
    Info (12023): Found entity 1: tb_Lab3_1 File: D:/repos/verilog/Lab3_1/tb_Lab3_1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file impl_lab3_1.v
    Info (12023): Found entity 1: impl_Lab3_1 File: D:/repos/verilog/Lab3_1/impl_Lab3_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db_lab3_1.v
    Info (12023): Found entity 1: db_Lab3_1 File: D:/repos/verilog/Lab3_1/db_Lab3_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1.v
    Info (12023): Found entity 1: Lab3_1 File: D:/repos/verilog/Lab3_1/Lab3_1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sp_unit/synthesis/sp_unit.v
    Info (12023): Found entity 1: SP_unit File: D:/repos/verilog/Lab3_1/SP_unit/synthesis/SP_unit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sp_unit/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/repos/verilog/Lab3_1/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file pll_unit.v
    Info (12023): Found entity 1: PLL_unit File: D:/repos/verilog/Lab3_1/PLL_unit.v Line: 39
Info (12127): Elaborating entity "impl_Lab3_1" for the top level hierarchy
Info (12128): Elaborating entity "Lab3_1" for hierarchy "Lab3_1:Lab3_1_inst" File: D:/repos/verilog/Lab3_1/impl_Lab3_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_1on.tdf
    Info (12023): Found entity 1: sld_ela_trigger_1on File: D:/repos/verilog/Lab3_1/db/sld_ela_trigger_1on.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_lab3_1_st_unit_1_ebfa.v
    Info (12023): Found entity 1: sld_reserved_Lab3_1_ST_unit_1_ebfa File: D:/repos/verilog/Lab3_1/db/sld_reserved_lab3_1_st_unit_1_ebfa.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4524.tdf
    Info (12023): Found entity 1: altsyncram_4524 File: D:/repos/verilog/Lab3_1/db/altsyncram_4524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5tc.tdf
    Info (12023): Found entity 1: mux_5tc File: D:/repos/verilog/Lab3_1/db/mux_5tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_51g.tdf
    Info (12023): Found entity 1: decode_51g File: D:/repos/verilog/Lab3_1/db/decode_51g.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: D:/repos/verilog/Lab3_1/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: D:/repos/verilog/Lab3_1/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: D:/repos/verilog/Lab3_1/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uei.tdf
    Info (12023): Found entity 1: cntr_uei File: D:/repos/verilog/Lab3_1/db/cntr_uei.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc File: D:/repos/verilog/Lab3_1/db/cmpr_pgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r4j.tdf
    Info (12023): Found entity 1: cntr_r4j File: D:/repos/verilog/Lab3_1/db/cntr_r4j.tdf Line: 25
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "ST_unit"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.12.01.17:55:55 Progress: Loading sld993c4aaa/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/repos/verilog/Lab3_1/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 3 buffer(s)
    Info (13019): Ignored 3 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/repos/verilog/Lab3_1/Lab3_1.v Line: 58
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DIG[0]" is stuck at GND File: D:/repos/verilog/Lab3_1/impl_Lab3_1.v Line: 12
    Warning (13410): Pin "DIG[1]" is stuck at GND File: D:/repos/verilog/Lab3_1/impl_Lab3_1.v Line: 12
    Warning (13410): Pin "DIG[2]" is stuck at GND File: D:/repos/verilog/Lab3_1/impl_Lab3_1.v Line: 12
    Warning (13410): Pin "DIG[3]" is stuck at VCC File: D:/repos/verilog/Lab3_1/impl_Lab3_1.v Line: 12
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 19 assignments for entity "SP_unit" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "altsource_probe_top" -- entity does not exist in design
Critical Warning (35025): Partially connected in-system debug instance "ST_unit" to 118 of its 119 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1515 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 1453 logic cells
    Info (21064): Implemented 43 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Sun Dec 01 16:56:06 2024
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:19


