module swap (CLOCK_50, start_swapping, finish_swapping, data_i, data_j, i, j, address_2a, data_2a, enable_2a);

input logic start_swapping, CLOCK_50;
output logic finish_swapping;
input logic [7:0] data_i, data_j, i, j;

always_ff@(posedge CLOCk_50)begin
if(reset)
state <= idle;
else begin
case(state)
	idle :begin if(start_swapping)
				state <= change_pos_i;
			else
				state <= idle;
			end
	
	change_pos_i : state <= wait_i;
	wait_i : state <= change_pos_j;
	change_pos_j : state <= wait_j;
	wait_j : state <= finish;
	finish : state <= finish;
	endcase : state <= idle;
	end
	end
	
	always_ff@(posedge CLOCK_50) begin
		case(state)
		change_pos_i : {address_2a, data_2a, enable_2a} <= {i, data_j, 1'b1};
		change_pos_j : {address_2a, data_2a, enable_2a} <= {j, data_i, 1'b1};
		default : 	{address_2a, data_2a, enable_2a} <= {8'b0, 8'b0, 1'b0};	
		endcase
		end
		endmodule