Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Masters/VHDL System Design Lab/submit/rcs2plus/tb_control_isim_beh.exe -prj D:/Masters/VHDL System Design Lab/submit/rcs2plus/tb_control_beh.prj work.tb_control 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2plus/control.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2plus/tb_control.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavior of entity tb_control
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable D:/Masters/VHDL System Design Lab/submit/rcs2plus/tb_control_isim_beh.exe
Fuse Memory Usage: 33952 KB
Fuse CPU Usage: 358 ms
