
Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.7V	    VDD
Using Power View: setup_view.

Begin Power Analysis

             0V	    VSS
           0.7V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1726.69MB/3277.54MB/1796.26MB)

Begin Processing Timing Window Data for Power Calculation

clock(666.667MHz) CK: assigning clock clock to net clock
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1726.79MB/3277.54MB/1796.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1726.86MB/3277.54MB/1796.26MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT)
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 10%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 20%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 30%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 40%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 50%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 60%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 70%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 80%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 90%

Finished Levelizing
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT)

Starting Activity Propagation
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 10%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 20%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 30%

Finished Activity Propagation
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1727.11MB/3277.54MB/1796.26MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT)
 ... Calculating switching power
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 10%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 20%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 30%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 40%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 60%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 70%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 80%
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT): 90%

Finished Calculating power
2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1727.77MB/3277.54MB/1796.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1727.77MB/3277.54MB/1796.26MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1727.82MB/3277.54MB/1796.26MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1727.82MB/3277.54MB/1796.26MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-01 15:35:39 (2025-Apr-01 07:35:39 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: MultTop
*
*	Liberty Libraries used:
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_201020.lib.gz
*	        setup_view: /home/yukunw/asap7-ry/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_TT_nldm_201020.lib.gz
*
*	Parasitic Files used:
*
*       Power View : setup_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-12 secs
*
*       report_power -hierarchy all
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.14372780 	   46.8052%
Total Switching Power:       0.15303146 	   49.8349%
Total Leakage Power:         0.01031745 	    3.3599%
Total Power:                 0.30707671
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                             0           0           0           0           0
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1437       0.153     0.01032      0.3071         100
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1437       0.153     0.01032      0.3071         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.7     0.1437       0.153     0.01032      0.3071         100


Hierarchy                       Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:              g16978__2398 (AND2x2_ASAP7_75t_SL):         0.001781
*              Highest Leakage Power:              g17188__6131 (MAJx2_ASAP7_75t_SL):        1.921e-05
*                Total Cap:      1.88253e-12 F
*                Total instances in design:  1079
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1728.35MB/3277.54MB/1796.26MB)

