module wideexpr_00424(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((((ctrl[2]?s5:6'sb101010))+(+(1'sb1)))<<<((-(s5))<<<(s6)))<<(((ctrl[6]?s5:((ctrl[4]?1'sb0:s1))|($signed(s3))))+(((-(2'sb00))<<<((s0)&(6'sb110111)))>>>(($unsigned(s5))+(3'b000))));
  assign y1 = (ctrl[1]?$signed(+(($signed({3{(((ctrl[5]?1'sb0:2'sb11))^($signed(s3)))>>(6'b101111)}}))<<(((s3)|((ctrl[0]?((5'sb01100)<<<(2'b01))^~((ctrl[4]?s7:2'sb01)):$signed((s4)<<<(6'sb100000)))))>>(((4'sb0011)<=({1{6'sb001111}}))!=(({2{(s5)<=(s0)}})<<<((ctrl[1]?(3'sb000)<<(u2):1'sb1))))))):+(&(($unsigned((s5)>>>((s4)<=($signed({4'sb1010,5'b00100})))))^((~^(1'sb0))^~(($unsigned(+({1{5'sb00001}})))-(({4{|(s4)}})+(5'sb10010)))))));
  assign y2 = +(+(~((s0)>>(-($signed(+((4'b1001)&(2'sb01))))))));
  assign y3 = (ctrl[5]?+(3'sb100):4'sb0101);
  assign y4 = (3'sb010)-(+(+(u7)));
  assign y5 = 1'sb0;
  assign y6 = (2'sb11)+($unsigned(($signed(6'sb001010))<<<((ctrl[1]?(u4)>=(u6):(ctrl[3]?3'sb111:s5)))));
  assign y7 = (u4)==((ctrl[5]?$signed((({u1,s4})>>(u6))^((ctrl[5]?$signed((ctrl[2]?4'sb0100:4'sb1100)):5'b10001))):s4));
endmodule
