Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1d29cfce55684144aa150bfba13b92c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot VGAController_behav xil_defaultlib.VGAController -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 299 elements ; expected 300 [C:/Projetos/Pong_Game/Trabalho_final_Vanessa_Fernanda/Trabalho_final_Vanessa_Fernanda.srcs/sources_1/imports/PongGameVHDL_alterado/Sync.vhd:71]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit vgacontroller in library work failed.
