
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version L-2016.03-SP5-5 for linux64 - Apr 21, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/samuelmendes/.synopsys_dv_prefs.tcl
#
# dc_shell -64bit -topo -f ../../script/dc/rm_dc_scripts/dc.tcl | tee -i ../../logs/dc/dc.log
#
source -echo -verbose ../../../script/dc/rm_setup/dc_setup.tcl
source -echo -verbose ../../../script/dc/rm_setup/common_setup.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /home/samuelmendes/bcd/design/script/dc/rm_setup/common_setup.tcl

##########################################################################################
# Variables common to all reference methodology scripts
# Script: common_setup.tcl
# Version: L-2016.03-SP2 (July 25, 2016)
# Copyright (C) 2007-2016 Synopsys, Inc. All rights reserved.
##########################################################################################
set DESIGN_NAME                   "bcd"; #The name of the top-level design
bcd
set LIB_DATA                      "/usr/local/cmos28fdsoi_24"
/usr/local/cmos28fdsoi_24
set DESIGN_REF_DATA_PATH          "/home/samuelmendes/bcd/design"  ;#  Absolute path prefix variable for library/design data.
/home/samuelmendes/bcd/design
#  Use this variable to prefix the common absolute path  
#  to the common variables defined below.
#  Absolute paths are mandatory for hierarchical 
#  reference methodology flow.
##########################################################################################
# Hierarchical Flow Design Variables
##########################################################################################
set HIERARCHICAL_DESIGNS           "" ;# List of hierarchical block design names "DesignA DesignB" ...
set HIERARCHICAL_CELLS             "" ;# List of hierarchical block cell instance names "u_DesignA u_DesignB" ...
##########################################################################################
# Library Setup Variables
##########################################################################################
# For the following variables, use a blank space to separate multiple entries.
# Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
set ADDITIONAL_SEARCH_PATH        "${DESIGN_REF_DATA_PATH}/rtl";  #  Additional search path to be added to the default search path
/home/samuelmendes/bcd/design/rtl
set TARGET_LIBRARY_FILES           "$LIB_DATA/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db $LIB_DATA/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_125C.db $LIB_DATA/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db $LIB_DATA/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_m40C.db $LIB_DATA/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db$LIB_DATA/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C.db$LIB_DATA/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db$LIB_DATA/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C.db$LIB_DATA/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_125C.db$LIB_DATA/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_25C.db"  ;#  Target technology logical libraries
/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db /usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_125C.db /usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db /usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_m40C.db /usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_25C.db
set ADDITIONAL_LINK_LIB_FILES     ""  ;#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
set MIN_LIBRARY_FILES             ""  ;#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
set MW_REFERENCE_LIB_DIRS         ""  ;#  Milkyway reference libraries (include IC Compiler ILMs here)
set MW_REFERENCE_CONTROL_FILE     ""  ;#  Reference Control file to define the Milkyway reference libs
set TECH_FILE                     "${LIB_DATA}/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB@2.1.2@20121128.2/PACKAGING/cmos28lp_6U1x_2U2x_2T8x_LB_16TEG.tf"  ;#  Milkyway technology file
/usr/local/cmos28fdsoi_24/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB@2.1.2@20121128.2/PACKAGING/cmos28lp_6U1x_2U2x_2T8x_LB_16TEG.tf
set MAP_FILE                      "${LIB_DATA}/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB@2.1.2@20121128.2/PACKAGING/cmos28lp_6U1x_2U2x_2T8x_LB.map"  ;	#  Mapping file for TLUplus
/usr/local/cmos28fdsoi_24/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB@2.1.2@20121128.2/PACKAGING/cmos28lp_6U1x_2U2x_2T8x_LB.map
set TLUPLUS_MAX_FILE              "${LIB_DATA}/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB@2.1.2@20121128.2/TLUPLUS/FuncRCmax/tluplus"  ;#  Max TLUplus file
/usr/local/cmos28fdsoi_24/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB@2.1.2@20121128.2/TLUPLUS/FuncRCmax/tluplus
set TLUPLUS_MIN_FILE              "${LIB_DATA}/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB@2.1.2@20121128.2/TLUPLUS/FuncRCmin/tluplus"  ;#  Min TLUplus file
/usr/local/cmos28fdsoi_24/SynopsysTechnoKit_cmos028FDSOI_6U1x_2U2x_2T8x_LB@2.1.2@20121128.2/TLUPLUS/FuncRCmin/tluplus
set MIN_ROUTING_LAYER            "M2"   ;	# Min routing layer
M2
set MAX_ROUTING_LAYER            "B2"   ;	# Max routing layer
B2
set LIBRARY_DONT_USE_FILE        ""   ;# Tcl file with library modifications for dont_use
##########################################################################################
# Multivoltage Common Variables
#
# Define the following multivoltage common variables for the reference methodology scripts 
# for multivoltage flows. 
# Use as few or as many of the following definitions as needed by your design.
##########################################################################################
set PD1                          ""           ;# Name of power domain/voltage area  1
set VA1_COORDINATES              {}           ;# Coordinates for voltage area 1
set MW_POWER_NET1                "VDD1"       ;# Power net for voltage area 1
VDD1
set PD2                          ""           ;# Name of power domain/voltage area  2
set VA2_COORDINATES              {}           ;# Coordinates for voltage area 2
set MW_POWER_NET2                "VDD2"       ;# Power net for voltage area 2
VDD2
set PD3                          ""           ;# Name of power domain/voltage area  3
set VA3_COORDINATES              {}           ;# Coordinates for voltage area 3
set MW_POWER_NET3                "VDD3"       ;# Power net for voltage area 3
VDD3
set PD4                          ""           ;# Name of power domain/voltage area  4
set VA4_COORDINATES              {}           ;# Coordinates for voltage area 4
set MW_POWER_NET4                "VDD4"       ;# Power net for voltage area 4
VDD4
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /home/samuelmendes/bcd/design/script/dc/rm_setup/common_setup.tcl

source -echo -verbose ../../../script/dc/rm_setup/dc_setup_filenames.tcl
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /home/samuelmendes/bcd/design/script/dc/rm_setup/dc_setup_filenames.tcl

# The following variables are used by scripts in the rm_dc_scripts folder to direct 
# the location of the output files.
set REPORTS_DIR "../../reports"
../../reports
set CONSTRAINTS_DIR "../../constraints"
../../constraints
set RESULTS_DIR "../../structural"
../../structural
set LOGS_DIR "../../logs"
../../logs
set PHYSICAL_DIR "../../physical"
../../physical
set POWER_DIR "../../power"
../../power
set PARASITICS_DIR "../../parasitics"
../../parasitics
set TIMING_DIR "../../timing"
../../timing
file mkdir ${REPORTS_DIR}
file mkdir ${CONSTRAINTS_DIR}
file mkdir ${RESULTS_DIR}
file mkdir ${LOGS_DIR}
file mkdir ${PHYSICAL_DIR}
file mkdir ${POWER_DIR}
file mkdir ${PARASITICS_DIR}
file mkdir ${TIMING_DIR}
file mkdir ${REPORTS_DIR}/dc
file mkdir ${REPORTS_DIR}/fm
file mkdir ${CONSTRAINTS_DIR}/dc
file mkdir ${RESULTS_DIR}/dc
file mkdir ${RESULTS_DIR}/fm
file mkdir ${LOGS_DIR}/dc
file mkdir ${LOGS_DIR}/fm
file mkdir ${PHYSICAL_DIR}/dc
file mkdir ${POWER_DIR}/dc
file mkdir ${PARASITICS_DIR}/dc
file mkdir ${TIMING_DIR}/dc
#################################################################################
# Design Compiler Reference Methodology Filenames Setup
# Script: dc_setup_filenames.tcl
# Version: L-2016.03-SP2 (July 25, 2016)
# Copyright (C) 2010-2016 Synopsys, Inc. All rights reserved.
#################################################################################
#################################################################################
# Use this file to customize the filenames used in the Design Compiler
# Reference Methodology scripts.  This file is designed to be sourced at the
# beginning of the dc_setup.tcl file after sourcing the common_setup.tcl file.
#
# Note that the variables presented in this file depend on the type of flow
# selected when generating the reference methodology files.
#
# Example.
#    If you set DFT flow as FALSE, you will not see DFT related filename
#    variables in this file.
#
# When reusing this file for different flows or newer release, ensure that
# all the required filename variables are defined.  One way to do this is
# to source the default dc_setup_filenames.tcl file and then override the
# default settings as needed for your design.
#
# The default values are backwards compatible with older
# Design Compiler Reference Methodology releases.
#
# Note: Care should be taken when modifying the names of output files
#       that are used in other scripts or tools.
#################################################################################
#################################################################################
# General Flow Files
#################################################################################
##########################
# Milkyway Library Names #
##########################
set DCRM_MW_LIBRARY_NAME                                ${DESIGN_NAME}_LIB
bcd_LIB
set DCRM_FINAL_MW_CEL_NAME                              ${DESIGN_NAME}_DCT
bcd_DCT
###############
# Input Files #
###############
set DCRM_SDC_INPUT_FILE                                 ${CONSTRAINTS_DIR}/${DESIGN_NAME}.sdc
../../constraints/bcd.sdc
set DCRM_CONSTRAINTS_INPUT_FILE                         ${CONSTRAINTS_DIR}/${DESIGN_NAME}.tcl
../../constraints/bcd.tcl
###########
# Reports #
###########
set DCRM_CHECK_LIBRARY_REPORT                           ${REPORTS_DIR}/dc/${DESIGN_NAME}.check_library.rpt
../../reports/dc/bcd.check_library.rpt
set DCRM_CONSISTENCY_CHECK_ENV_FILE                     ${REPORTS_DIR}/dc/${DESIGN_NAME}.compile_ultra.env
../../reports/dc/bcd.compile_ultra.env
set DCRM_CHECK_DESIGN_REPORT                            ${REPORTS_DIR}/dc/${DESIGN_NAME}.check_design.rpt
../../reports/dc/bcd.check_design.rpt
set DCRM_CHECK_DESIGN_FINAL_REPORT                      ${REPORTS_DIR}/dc/${DESIGN_NAME}.check_design.final.rpt
../../reports/dc/bcd.check_design.final.rpt
set DCRM_ANALYZE_DATAPATH_EXTRACTION_REPORT             ${REPORTS_DIR}/dc/${DESIGN_NAME}.analyze_datapath_extraction.rpt
../../reports/dc/bcd.analyze_datapath_extraction.rpt
set DCRM_FINAL_QOR_REPORT                               ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.qor.rpt
../../reports/dc/bcd.mapped.qor.rpt
set DCRM_FINAL_TIMING_REPORT                            ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.timing.rpt
../../reports/dc/bcd.mapped.timing.rpt
set DCRM_FINAL_AREA_REPORT                              ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.area.rpt
../../reports/dc/bcd.mapped.area.rpt
set DCRM_FINAL_AREA_HIERARCHY_REPORT                    ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.area_hier.rpt
../../reports/dc/bcd.mapped.area_hier.rpt
set DCRM_FINAL_POWER_REPORT                             ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.power.rpt
../../reports/dc/bcd.mapped.power.rpt
set DCRM_FINAL_POWER_HIERARCHY_REPORT                   ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.power_hier.rpt
../../reports/dc/bcd.mapped.power_hier.rpt
set DCRM_FINAL_CLOCK_GATING_REPORT                      ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.clock_gating.rpt
../../reports/dc/bcd.mapped.clock_gating.rpt
set DCRM_FINAL_SELF_GATING_REPORT                       ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.self_gating.rpt
../../reports/dc/bcd.mapped.self_gating.rpt
set DCRM_THRESHOLD_VOLTAGE_GROUP_REPORT                 ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.threshold.voltage.group.rpt
../../reports/dc/bcd.mapped.threshold.voltage.group.rpt
set DCRM_INSTANTIATE_CLOCK_GATES_REPORT                 ${REPORTS_DIR}/dc/${DESIGN_NAME}.instatiate_clock_gates.rpt
../../reports/dc/bcd.instatiate_clock_gates.rpt
set DCRM_MULTIBIT_COMPONENTS_REPORT                     ${REPORTS_DIR}/dc/${DESIGN_NAME}.multibit.components.rpt
../../reports/dc/bcd.multibit.components.rpt
set DCRM_MULTIBIT_BANKING_REPORT                        ${REPORTS_DIR}/dc/${DESIGN_NAME}.multibit.banking.rpt
../../reports/dc/bcd.multibit.banking.rpt
set DCRM_FINAL_INTERFACE_TIMING_REPORT                  ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.interface_timing.rpt
../../reports/dc/bcd.mapped.interface_timing.rpt
################
# Output Files #
################
set DCRM_AUTOREAD_RTL_SCRIPT                            ${RESULTS_DIR}/dc/${DESIGN_NAME}.autoread_rtl.tcl
../../structural/dc/bcd.autoread_rtl.tcl
set DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE              ${RESULTS_DIR}/dc/${DESIGN_NAME}.elab.ddc
../../structural/dc/bcd.elab.ddc
set DCRM_ELABORATED_DESIGN_VERILOG_OUTPUT_FILE          ${RESULTS_DIR}/dc/${DESIGN_NAME}.elab.v
../../structural/dc/bcd.elab.v
set DCRM_COMPILE_ULTRA_DDC_OUTPUT_FILE                  ${RESULTS_DIR}/dc/${DESIGN_NAME}.compile_ultra.ddc
../../structural/dc/bcd.compile_ultra.ddc
set DCRM_FINAL_DDC_OUTPUT_FILE                          ${RESULTS_DIR}/dc/${DESIGN_NAME}.mapped.ddc
../../structural/dc/bcd.mapped.ddc
set DCRM_FINAL_PG_VERILOG_OUTPUT_FILE                   ${RESULTS_DIR}/dc/${DESIGN_NAME}.mapped.pg.v
../../structural/dc/bcd.mapped.pg.v
set DCRM_FINAL_VERILOG_OUTPUT_FILE                      ${RESULTS_DIR}/dc/${DESIGN_NAME}.mapped.v
../../structural/dc/bcd.mapped.v
set DCRM_FINAL_SDC_OUTPUT_FILE                          ${CONSTRAINTS_DIR}/dc/${DESIGN_NAME}.mapped.sdc
../../constraints/dc/bcd.mapped.sdc
set DCRM_FINAL_DESIGN_ICC2                              ICC2_files
ICC2_files
# The following procedures are used to control the naming of the updated blocks
# after transparent interface optimization.
# Modify this procedure if you want to use different names.
proc dcrm_compile_ultra_tio_filename { design } {
  return $design.compile_ultra.tio.ddc
}
proc dcrm_mapped_tio_filename { design } {
  return $design.mapped.tio.ddc
}
#################################################################################
# DCT Flow Files
#################################################################################
###################
# DCT Input Files #
###################
set DCRM_DCT_DEF_INPUT_FILE                             ${PHYSICAL_DIR}/${DESIGN_NAME}.def
../../physical/bcd.def
set DCRM_DCT_FLOORPLAN_INPUT_FILE                       ${PHYSICAL_DIR}/${DESIGN_NAME}.fp
../../physical/bcd.fp
set DCRM_DCT_PHYSICAL_CONSTRAINTS_INPUT_FILE            ${PHYSICAL_DIR}/${DESIGN_NAME}.physical_constraints.tcl
../../physical/bcd.physical_constraints.tcl
###############
# DCT Reports #
###############
set DCRM_DCT_PHYSICAL_CONSTRAINTS_REPORT                ${REPORTS_DIR}/dc/${DESIGN_NAME}.physical_constraints.rpt
../../reports/dc/bcd.physical_constraints.rpt
set DCRM_DCT_FINAL_CONGESTION_REPORT                    ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.congestion.rpt
../../reports/dc/bcd.mapped.congestion.rpt
set DCRM_DCT_FINAL_CONGESTION_MAP_OUTPUT_FILE           ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.congestion_map.png
../../reports/dc/bcd.mapped.congestion_map.png
set DCRM_DCT_FINAL_CONGESTION_MAP_WINDOW_OUTPUT_FILE    ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.congestion_map_window.png
../../reports/dc/bcd.mapped.congestion_map_window.png
set DCRM_DCT_FINAL_QOR_SNAPSHOT_FOLDER                  ${REPORTS_DIR}/dc/${DESIGN_NAME}.qor_snapshot
../../reports/dc/bcd.qor_snapshot
set DCRM_DCT_FINAL_QOR_SNAPSHOT_REPORT                  ${REPORTS_DIR}/dc/${DESIGN_NAME}.qor_snapshot.rpt
../../reports/dc/bcd.qor_snapshot.rpt
####################
# DCT Output Files #
####################
set DCRM_DCT_FLOORPLAN_OUTPUT_FILE                      ${PHYSICAL_DIR}/dc/${DESIGN_NAME}.initial.fp
../../physical/dc/bcd.initial.fp
set DCRM_DCT_FINAL_FLOORPLAN_OUTPUT_FILE                ${PHYSICAL_DIR}/dc/${DESIGN_NAME}.mapped.fp
../../physical/dc/bcd.mapped.fp
set DCRM_DCT_FINAL_SPEF_OUTPUT_FILE                     ${PHYSICAL_DIR}/dc/${DESIGN_NAME}.mapped.spef
../../physical/dc/bcd.mapped.spef
set DCRM_DCT_FINAL_SDF_OUTPUT_FILE                      ${PHYSICAL_DIR}/dc/${DESIGN_NAME}.mapped.sdf
../../physical/dc/bcd.mapped.sdf
#################################################################################
# DFT Flow Files
#################################################################################
###################
# MV Input Files  #
###################
set DCRM_MV_UPF_INPUT_FILE                              ../../../power/${DESIGN_NAME}.upf
../../../power/bcd.upf
set DCRM_MV_SET_VOLTAGE_INPUT_FILE                      ../../power/${DESIGN_NAME}.set_voltage.tcl
../../power/bcd.set_voltage.tcl
#set DCRM_MV_DCT_VOLTAGE_AREA_INPUT_FILE                 ../../power/${DESIGN_NAME}.create_voltage_area.tcl
#set MVRCRM_RTL_READ_SCRIPT                              ../../power/${DESIGN_NAME}.MVRC.read_design.tcl
#set VCLPRM_RTL_READ_SCRIPT                              ../../power/${DESIGN_NAME}.VCLP.read_design.tcl
##############
# MV Reports #
##############
set DCRM_MV_DRC_FINAL_SUMMARY_REPORT                    ${DESIGN_NAME}.mv_drc.final_summary.rpt
bcd.mv_drc.final_summary.rpt
set DCRM_MV_DRC_FINAL_VERBOSE_REPORT                    ${DESIGN_NAME}.mv_drc.final.rpt
bcd.mv_drc.final.rpt
set DCRM_MV_FINAL_POWER_DOMAIN_REPORT                   ${DESIGN_NAME}.mapped.power_domain.rpt
bcd.mapped.power_domain.rpt
set DCRM_MV_FINAL_POWER_SWITCH_REPORT                   ${DESIGN_NAME}.mapped.power_switch.rpt
bcd.mapped.power_switch.rpt
set DCRM_MV_FINAL_SUPPLY_NET_REPORT                     ${DESIGN_NAME}.mapped.supply_net.rpt
bcd.mapped.supply_net.rpt
set DCRM_MV_FINAL_PST_REPORT                            ${DESIGN_NAME}.mapped.pst.rpt
bcd.mapped.pst.rpt
set DCRM_MV_FINAL_LEVEL_SHIFTER_REPORT                  ${DESIGN_NAME}.mapped.level_shifter.rpt
bcd.mapped.level_shifter.rpt
set DCRM_MV_FINAL_ISOLATION_CELL_REPORT                 ${DESIGN_NAME}.mapped.isolation_cell.rpt
bcd.mapped.isolation_cell.rpt
set DCRM_MV_FINAL_RETENTION_CELL_REPORT                 ${DESIGN_NAME}.mapped.retention_cell.rpt
bcd.mapped.retention_cell.rpt
####################
# MV Output Files  #
####################
set DCRM_MV_FINAL_UPF_OUTPUT_FILE                       ${DESIGN_NAME}.supplement.upf
bcd.supplement.upf
set DCRM_MV_FINAL_FULL_UPF_OUTPUT_FILE                  ${DESIGN_NAME}.full.upf
bcd.full.upf
#set DCRM_MV_FINAL_LINK_LIBRARY_OUTPUT_FILE              ${DESIGN_NAME}.link_library.tcl
###################
# DFT Input Files #
###################
set DCRM_DFT_SIGNAL_SETUP_INPUT_FILE                    ${PHYSICAL_DIR}/${DESIGN_NAME}.dft_signal_defs.tcl
../../physical/bcd.dft_signal_defs.tcl
set DCRM_DFT_AUTOFIX_CONFIG_INPUT_FILE                  ${PHYSICAL_DIR}/${DESIGN_NAME}.dft_autofix_config.tcl
../../physical/bcd.dft_autofix_config.tcl
###############
# DFT Reports #
###############
set DCRM_DFT_DRC_CONFIGURED_VERBOSE_REPORT              ${REPORTS_DIR}/dc/${DESIGN_NAME}.dft_drc_configured.rpt
../../reports/dc/bcd.dft_drc_configured.rpt
set DCRM_DFT_SCAN_CONFIGURATION_REPORT                  ${REPORTS_DIR}/dc/${DESIGN_NAME}.scan_config.rpt
../../reports/dc/bcd.scan_config.rpt
set DCRM_DFT_COMPRESSION_CONFIGURATION_REPORT           ${REPORTS_DIR}/dc/${DESIGN_NAME}.compression_config.rpt
../../reports/dc/bcd.compression_config.rpt
set DCRM_DFT_PREVIEW_CONFIGURATION_REPORT               ${REPORTS_DIR}/dc/${DESIGN_NAME}.report_dft_insertion_config.preview_dft.rpt
../../reports/dc/bcd.report_dft_insertion_config.preview_dft.rpt
set DCRM_DFT_PREVIEW_DFT_SUMMARY_REPORT                 ${REPORTS_DIR}/dc/${DESIGN_NAME}.preview_dft_summary.rpt
../../reports/dc/bcd.preview_dft_summary.rpt
set DCRM_DFT_PREVIEW_DFT_ALL_REPORT                     ${REPORTS_DIR}/dc/${DESIGN_NAME}.preview_dft.rpt
../../reports/dc/bcd.preview_dft.rpt
set DCRM_DFT_FINAL_SCAN_PATH_REPORT                     ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.scanpath.rpt
../../reports/dc/bcd.mapped.scanpath.rpt
set DCRM_DFT_DRC_FINAL_REPORT                           ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.dft_drc_inserted.rpt
../../reports/dc/bcd.mapped.dft_drc_inserted.rpt
set DCRM_DFT_FINAL_SCAN_COMPR_SCAN_PATH_REPORT          ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.scanpath.scan_compression.rpt
../../reports/dc/bcd.mapped.scanpath.scan_compression.rpt
set DCRM_DFT_DRC_FINAL_SCAN_COMPR_REPORT                ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.dft_drc_inserted.scan_compression.rpt
../../reports/dc/bcd.mapped.dft_drc_inserted.scan_compression.rpt
set DCRM_DFT_FINAL_CHECK_SCAN_DEF_REPORT                ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.check_scan_def.rpt
../../reports/dc/bcd.mapped.check_scan_def.rpt
set DCRM_DFT_FINAL_DFT_SIGNALS_REPORT                   ${REPORTS_DIR}/dc/${DESIGN_NAME}.mapped.dft_signals.rpt
../../reports/dc/bcd.mapped.dft_signals.rpt
####################
# DFT Output Files #
####################
set DCRM_DFT_FINAL_SCANDEF_OUTPUT_FILE                  ${RESULTS_DIR}/dc/${DESIGN_NAME}.mapped.scandef
../../structural/dc/bcd.mapped.scandef
set DCRM_DFT_FINAL_EXPANDED_SCANDEF_OUTPUT_FILE         ${RESULTS_DIR}/dc/${DESIGN_NAME}.mapped.expanded.scandef
../../structural/dc/bcd.mapped.expanded.scandef
set DCRM_DFT_FINAL_CTL_OUTPUT_FILE                      ${RESULTS_DIR}/dc/${DESIGN_NAME}.mapped.ctl
../../structural/dc/bcd.mapped.ctl
set DCRM_DFT_FINAL_PROTOCOL_OUTPUT_FILE                 ${RESULTS_DIR}/dc/${DESIGN_NAME}.mapped.scan.spf
../../structural/dc/bcd.mapped.scan.spf
set DCRM_DFT_FINAL_SCAN_COMPR_PROTOCOL_OUTPUT_FILE      ${RESULTS_DIR}/dc/${DESIGN_NAME}.mapped.scancompress.spf
../../structural/dc/bcd.mapped.scancompress.spf
set MVRCRM_RTL_READ_SCRIPT                              ${RESULTS_DIR}/dc/${DESIGN_NAME}.MVRC.read_design.tcl
../../structural/dc/bcd.MVRC.read_design.tcl
set VCLPRM_RTL_READ_SCRIPT                              ${RESULTS_DIR}/dc/${DESIGN_NAME}.VCLP.read_design.tcl
../../structural/dc/bcd.VCLP.read_design.tcl
#################################################################################
# Formality Flow Files
#################################################################################
set DCRM_SVF_OUTPUT_FILE                                ${RESULTS_DIR}/dc/${DESIGN_NAME}.mapped.svf
../../structural/dc/bcd.mapped.svf
set FMRM_UNMATCHED_POINTS_REPORT                        ${REPORTS_DIR}/fm/${DESIGN_NAME}.fmv_unmatched_points.rpt
../../reports/fm/bcd.fmv_unmatched_points.rpt
set FMRM_FAILING_SESSION_NAME                           ${DESIGN_NAME}
bcd
set FMRM_FAILING_POINTS_REPORT                          ${REPORTS_DIR}/fm/${DESIGN_NAME}.fmv_failing_points.rpt
../../reports/fm/bcd.fmv_failing_points.rpt
set FMRM_ABORTED_POINTS_REPORT                          ${REPORTS_DIR}/fm/${DESIGN_NAME}.fmv_aborted_points.rpt
../../reports/fm/bcd.fmv_aborted_points.rpt
set FMRM_ANALYZE_POINTS_REPORT                          ${REPORTS_DIR}/fm/${DESIGN_NAME}.fmv_analyze_points.rpt
../../reports/fm/bcd.fmv_analyze_points.rpt
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /home/samuelmendes/bcd/design/script/dc/rm_setup/dc_setup_filenames.tcl

puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /home/samuelmendes/bcd/design/script/dc/rm_setup/dc_setup.tcl

#################################################################################
# Design Compiler Reference Methodology Setup for Hierarchical Flow
# Script: dc_setup.tcl
# Version: L-2016.03-SP2 (July 25, 2016)
# Copyright (C) 2007-2016 Synopsys, Inc. All rights reserved.
#################################################################################
##########################################################################################
# Hierarchical Flow Blocks
#
# If you are performing a hierarchical flow, define the hierarchical designs here.
# List the reference names of the hierarchical blocks.  Cell instance names will
# be automatically derived from the design names provided.
#
# Note: These designs are expected to be unique. There should not be multiple
#       instantiations of physical hierarchical blocks.
#
##########################################################################################
# Each of the hierarchical designs specified in ${HIERARCHICAL_DESIGNS} in the common_setup.tcl file
# should be added to only one of the lists below:
set synth_dft false
false
set DDC_HIER_DESIGNS                    ""  ;# List of Design Compiler hierarchical design names (.ddc will be read)
set DC_BLOCK_ABSTRACTION_DESIGNS        ""  ;# List of Design Compiler block abstraction hierarchical designs (.ddc will be read)
# without transparent interface optimization
set DC_BLOCK_ABSTRACTION_DESIGNS_TIO    ""  ;# List of Design Compiler block abstraction hierarchical designs
# with transparent interface optimization
set ICC_BLOCK_ABSTRACTION_DESIGNS       ""  ;# List of IC Compiler block abstraction hierarchical design names (Milkyway will be read)
#################################################################################
# Setup Variables
#
# Modify settings in this section to customize your Design Compiler Reference 
# Methodology run.
# Portions of dc_setup.tcl may be used by other tools so program name checks
# are performed where necessary.
#################################################################################
# The following setting removes new variable info messages from the end of the log file
set_app_var sh_new_variable_message false
false
if {$synopsys_program_name == "dc_shell"}  {

  #################################################################################
  # Design Compiler Setup Variables
  #################################################################################

  # Use the set_host_options command to enable multicore optimization to improve runtime.
  # This feature has special usage and license requirements.  Refer to the 
  # "Support for Multicore Technology" section in the Design Compiler User Guide
  # for multicore usage guidelines.
  # Note: This is a DC Ultra feature and is not supported in DC Expert.

  set_host_options -max_cores 4

  # Change alib_library_analysis_path to point to a central cache of analyzed libraries
  # to save runtime and disk space.  The following setting only reflects the
  # default value and should be changed to a central location for best results.

  set_app_var alib_library_analysis_path .
### ADDED FROM DSP_PD
  # In cases where RTL has VHDL generate loops or SystemVerilog structs, switching 
  # activity annotation from SAIF may be rejected, the following variable setting 
  # improves SAIF annotation, by making sure that synthesis object names follow same 
  # naming convention as used by RTL simulation. 

  set_app_var hdlin_enable_upf_compatible_naming true
  
  # Enable the Golden UPF mode to use same originla UPF script file throughout the synthesis,
  # physical implementation, and verification flow.

  set_app_var enable_golden_upf true

  # By default the tool will create supply set handles. If your UPF has domain dependent
  # supply nets, please uncomment the following line:

  set_app_var upf_create_implicit_supply_sets false
### ADDED FROM DSP_PD
  # Add any additional Design Compiler variables needed here

}
false
# Note: When autoread is used ${RTL_SOURCE_FILES} can include a list of
#       both directories and files.
set RTL_SOURCE_FILES  "$DESIGN_REF_DATA_PATH/rtl/bcd.sv $DESIGN_REF_DATA_PATH/rtl/bcd_core.sv $DESIGN_REF_DATA_PATH/rtl/filter_set.sv $DESIGN_REF_DATA_PATH/rtl/filter_unit.sv $DESIGN_REF_DATA_PATH/rtl/ifft1k.sv $DESIGN_REF_DATA_PATH/rtl/ifft_serial.sv $DESIGN_REF_DATA_PATH/rtl/fft1k.sv $DESIGN_REF_DATA_PATH/rtl/fft_serial.sv $DESIGN_REF_DATA_PATH/rtl/bf8_serial.sv $DESIGN_REF_DATA_PATH/rtl/bf2_fifo.sv $DESIGN_REF_DATA_PATH/rtl/bf2i_serial.sv $DESIGN_REF_DATA_PATH/rtl/bf2ii_serial.sv $DESIGN_REF_DATA_PATH/rtl/fft128.sv $DESIGN_REF_DATA_PATH/rtl/bf8.sv $DESIGN_REF_DATA_PATH/rtl/twm128.sv $DESIGN_REF_DATA_PATH/rtl/bf16.sv $DESIGN_REF_DATA_PATH/rtl/twm16.sv $DESIGN_REF_DATA_PATH/rtl/bf4.sv $DESIGN_REF_DATA_PATH/rtl/rnd.sv $DESIGN_REF_DATA_PATH/rtl/sat.sv $DESIGN_REF_DATA_PATH/rtl/twm1k.sv $DESIGN_REF_DATA_PATH/rtl/twm1k_mult.sv $DESIGN_REF_DATA_PATH/rtl/rnd_sat.sv"      ; # Enter the list of source RTL files if reading from RTL
/home/samuelmendes/bcd/design/rtl/bcd.sv /home/samuelmendes/bcd/design/rtl/bcd_core.sv /home/samuelmendes/bcd/design/rtl/filter_set.sv /home/samuelmendes/bcd/design/rtl/filter_unit.sv /home/samuelmendes/bcd/design/rtl/ifft1k.sv /home/samuelmendes/bcd/design/rtl/ifft_serial.sv /home/samuelmendes/bcd/design/rtl/fft1k.sv /home/samuelmendes/bcd/design/rtl/fft_serial.sv /home/samuelmendes/bcd/design/rtl/bf8_serial.sv /home/samuelmendes/bcd/design/rtl/bf2_fifo.sv /home/samuelmendes/bcd/design/rtl/bf2i_serial.sv /home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv /home/samuelmendes/bcd/design/rtl/fft128.sv /home/samuelmendes/bcd/design/rtl/bf8.sv /home/samuelmendes/bcd/design/rtl/twm128.sv /home/samuelmendes/bcd/design/rtl/bf16.sv /home/samuelmendes/bcd/design/rtl/twm16.sv /home/samuelmendes/bcd/design/rtl/bf4.sv /home/samuelmendes/bcd/design/rtl/rnd.sv /home/samuelmendes/bcd/design/rtl/sat.sv /home/samuelmendes/bcd/design/rtl/twm1k.sv /home/samuelmendes/bcd/design/rtl/twm1k_mult.sv /home/samuelmendes/bcd/design/rtl/rnd_sat.sv
#################################################################################
# Search Path Setup
#
# Set up the search path to find the libraries and design files.
#################################################################################
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
. /home/samuelmendes/bcd/design/rtl . /usr/local/synopsys/syn/L-2016.03-SP5-5/libraries/syn /usr/local/synopsys/syn/L-2016.03-SP5-5/minpower/syn /usr/local/synopsys/syn/L-2016.03-SP5-5/dw/syn_ver /usr/local/synopsys/syn/L-2016.03-SP5-5/dw/sim_ver
# For a hierarchical flow, add the block-level results directories to the
# search path to find the block-level design files.
#  set HIER_DESIGNS "${DDC_HIER_DESIGNS} ${DC_BLOCK_ABSTRACTION_DESIGNS} ${DC_BLOCK_ABSTRACTION_DESIGNS_TIO}"
#  foreach design $HIER_DESIGNS {
lappend search_path ../../structural/dc
. /home/samuelmendes/bcd/design/rtl . /usr/local/synopsys/syn/L-2016.03-SP5-5/libraries/syn /usr/local/synopsys/syn/L-2016.03-SP5-5/minpower/syn /usr/local/synopsys/syn/L-2016.03-SP5-5/dw/syn_ver /usr/local/synopsys/syn/L-2016.03-SP5-5/dw/sim_ver ../../structural/dc
#  }
#################################################################################
# Library Setup
#
# This section is designed to work with the settings from common_setup.tcl
# without any additional modification.
#################################################################################
# Milkyway variable settings
# Make sure to define the Milkyway library variable
# mw_design_library, it is needed by write_milkyway command
set mw_reference_library ${MW_REFERENCE_LIB_DIRS}
set mw_design_library ${DCRM_MW_LIBRARY_NAME}
bcd_LIB
set mw_site_name_mapping { {CORE unit} {Core unit} {core unit} }
 {CORE unit} {Core unit} {core unit} 
# The remainder of the setup below should only be performed in Design Compiler
if {$synopsys_program_name == "dc_shell"}  {

  set_app_var target_library ${TARGET_LIBRARY_FILES}
  set_app_var synthetic_library dw_foundation.sldb
  set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"

  # Set min libraries if they exist
  foreach {max_library min_library} $MIN_LIBRARY_FILES {
    set_min_library $max_library -min_version $min_library
  }

  # Set the variable to use Verilog libraries for Test Design Rule Checking
  # (See dc.tcl for details)

  # set_app_var test_simulation_library <list of Verilog library files>

  if {[shell_is_in_topographical_mode]} {

    # To activate the extended layer mode to support 4095 layers uncomment the extend_mw_layers command 
    # before creating the Milkyway library. The extended layer mode is permanent and cannot be reverted 
    # back to the 255 layer mode once activated.

    extend_mw_layers

    # Only create new Milkyway design library if it doesn't already exist
    if {![file isdirectory $mw_design_library ]} {
      create_mw_lib   -technology $TECH_FILE                       -mw_reference_library $mw_reference_library                       $mw_design_library
    } else {
      # If Milkyway design library already exists, ensure that it is consistent with specified Milkyway reference libraries
      set_mw_lib_reference $mw_design_library -mw_reference_library $mw_reference_library
    }

    open_mw_lib     $mw_design_library

### ADDED FROM DSP_PD
    set_check_library_options -upf 
    check_library > ${DCRM_CHECK_LIBRARY_REPORT}

    set_tlu_plus_files -max_tluplus $TLUPLUS_MAX_FILE                        -min_tluplus $TLUPLUS_MIN_FILE                        -tech2itf_map $MAP_FILE

    check_tlu_plus_files
  }

  #################################################################################
  # Library Modifications
  #
  # Apply library modifications after the libraries are loaded.
  #################################################################################

  if {[file exists [which ${LIBRARY_DONT_USE_FILE}]]} {
    puts "RM-Info: Sourcing script file [which ${LIBRARY_DONT_USE_FILE}]\n"
    source -echo -verbose ${LIBRARY_DONT_USE_FILE}
  }
}
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /home/samuelmendes/bcd/design/script/dc/rm_setup/dc_setup.tcl

#################################################################################
# Design Compiler Block-Level Reference Methodology Script for Hierarchical Flow
# Script: dc.tcl
# Version: L-2016.03-SP2 (July 25, 2016)
# Copyright (C) 2007-2016 Synopsys, Inc. All rights reserved.
#################################################################################
### ADDED FROM DSP_PD
# Note: UPF mode is on by default from Design Compiler B-2008.09 version
if {![shell_is_in_upf_mode]} {
  puts "RM-Error: dc_shell must be run in UPF Mode for MV UPF support."
  exit 1
}
### ADDED FROM DSP_PD
#################################################################################
# Additional Variables
#
# Add any additional variables needed for your flow here.
#################################################################################
set_app_var auto_insert_level_shifters_on_clocks all
all
set hdlin_enable_elaborate_ref_linking true
true
set dc_allow_rtl_pg true
true
set initial_runtime [clock seconds]
1513359242
################################################################################
# You can enable inference of multibit registers from the buses defined in the RTL.
# The replacement of single-bit cells with multibit library cells occurs during execution 
# of the compile_ultra command. This variable has to be set before reading the RTL
#
# set_app_var hdlin_infer_multibit default_all
#################################################################################
# No additional flow variables are being recommended
#################################################################################
# Setup for Formality Verification
#################################################################################
# In the event of an inconclusive (or hard) verification, we recommend using
# the set_verification_priority commands provided from the analyze_points command
# in Formality. The set_verification_priority commands target specific
# operators to reduce verification complexity while minimizing QoR impact.
# The set_verification_priority commands should be applied after the design
# is read and elaborated.
# For designs that don't have tight QoR constraints and don't have register retiming,
# you can use the following variable to enable the highest productivity single pass flow.
# This flow modifies the optimizations to make verification easier.
# This variable setting should be applied prior to reading in the RTL for the design.
# set_app_var simplified_verification_mode true
# For more information about facilitating formal verification in the flow, refer
# to the following SolvNet article:
# "Resolving Inconclusive and Hard Verifications in Design Compiler"
# https://solvnet.synopsys.com/retrieve/033140.html
# Define the verification setup file for Formality
set_svf ${DCRM_SVF_OUTPUT_FILE}
1
#################################################################################
# Setup SAIF Name Mapping Database
#
# Include an RTL SAIF for better power optimization and analysis.
#
# saif_map should be issued prior to RTL elaboration to create a name mapping
# database for better annotation.
################################################################################
# saif_map -start
#################################################################################
# Read in the RTL Design
#
# Read in the RTL source files or read in the elaborated design (.ddc).
#################################################################################
define_design_lib WORK -path ./WORK
1
# Modify the following autoread defaults if desired
#set_app_var hdlin_autoread_verilog_extensions       ".v"; 
#set_app_var hdlin_autoread_sverilog_extensions      ".sv .sverilog"; 
#set_app_var hdlin_autoread_vhdl_extensions          ".vhd .vhdl";
# Note: When autoread is used ${RTL_SOURCE_FILES} can include a list of
#       both directories and files.
#
#       To build designs with interface ports a strimeline wrapper need 
#       to be use to specify interface information and correctly build 
#       the interface ports and set the correct design name. 
#       Use SCRIPT or SVERILOG option for "RTL Source Format" to generate
#       a set of script capable to synthesize these kind of design, using
#       could make Formality verification to fail since the Formality
#       output script will include the wrapper design.
#       For more informacion how to write the wrapper design refer to the 
#       following solvnet article:
#       "Building SystemVerilog Designs Using a Bottom-Up Approach"
#       https://solvnet.synopsys.com/retrieve/039318.html
analyze -autoread         -rebuild         -recursive         -top ${DESIGN_NAME}         -output_script ${DCRM_AUTOREAD_RTL_SCRIPT}         ${RTL_SOURCE_FILES}
== ANALYZE autoread for top design 'bcd' ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/home/samuelmendes/bcd/design/script/dc/rm_dc_scripts/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/home/samuelmendes/bcd/design/rtl/bcd.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/bcd_core.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/filter_set.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/filter_unit.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/ifft1k.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/ifft_serial.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/fft1k.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/fft_serial.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/bf8_serial.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/bf2_fifo.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/bf2i_serial.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/fft128.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/bf8.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/twm128.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/bf16.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/twm16.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/bf4.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/rnd.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/sat.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/twm1k.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.  (AUTOREAD-100)
Information: Adding '/home/samuelmendes/bcd/design/rtl/rnd_sat.sv'.  (AUTOREAD-100)
Information: Scanning file { bcd.sv }. (AUTOREAD-303)
Information: Scanning file { bcd_core.sv }. (AUTOREAD-303)
Information: Scanning file { filter_set.sv }. (AUTOREAD-303)
Information: Scanning file { filter_unit.sv }. (AUTOREAD-303)
Information: Scanning file { ifft1k.sv }. (AUTOREAD-303)
Information: Scanning file { ifft_serial.sv }. (AUTOREAD-303)
Information: Scanning file { fft1k.sv }. (AUTOREAD-303)
Information: Scanning file { fft_serial.sv }. (AUTOREAD-303)
Information: Scanning file { bf8_serial.sv }. (AUTOREAD-303)
Information: Scanning file { bf2_fifo.sv }. (AUTOREAD-303)
Information: Scanning file { bf2i_serial.sv }. (AUTOREAD-303)
Information: Scanning file { bf2ii_serial.sv }. (AUTOREAD-303)
Information: Scanning file { fft128.sv }. (AUTOREAD-303)
Information: Scanning file { bf8.sv }. (AUTOREAD-303)
Information: Scanning file { twm128.sv }. (AUTOREAD-303)
Information: Scanning file { bf16.sv }. (AUTOREAD-303)
Information: Scanning file { twm16.sv }. (AUTOREAD-303)
Information: Scanning file { bf4.sv }. (AUTOREAD-303)
Information: Scanning file { rnd.sv }. (AUTOREAD-303)
Information: Scanning file { sat.sv }. (AUTOREAD-303)
Information: Scanning file { twm1k.sv }. (AUTOREAD-303)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:33: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:33: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:33: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:33: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:33: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:33: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:33: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:33: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:34: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:34: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:34: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:34: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:34: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:34: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:34: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:34: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:35: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:35: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:35: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:35: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:35: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:35: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:35: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:35: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:36: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:36: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:36: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:36: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:36: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:36: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:36: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:36: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:37: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:37: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:37: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:37: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:37: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:37: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:37: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:37: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:38: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:38: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:38: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:38: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:38: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:38: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:38: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:38: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:39: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:39: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:39: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:39: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:39: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:39: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:39: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:39: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:40: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:40: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:40: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:40: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:40: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:40: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:40: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:40: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:41: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:41: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:41: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:41: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:41: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:41: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:41: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:41: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:42: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:42: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:42: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:42: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:42: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:42: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:42: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:42: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:43: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:43: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:43: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:43: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:43: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:43: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:43: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:43: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:44: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:44: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:44: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:44: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:44: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:44: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:44: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:44: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:45: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:45: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:45: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:45: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:45: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:45: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:45: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:45: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:46: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:46: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:46: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:46: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:46: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:46: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:46: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:46: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:47: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:47: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:47: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:47: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:47: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:47: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:47: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:47: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:48: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:48: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:48: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:48: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:48: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:48: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:48: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:48: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:49: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:49: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:49: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:49: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:49: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:49: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:49: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:49: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:50: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:50: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:50: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:50: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:50: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:50: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:50: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:50: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:51: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:51: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:51: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:51: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:51: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:51: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:51: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:51: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:52: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:52: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:52: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:52: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:52: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:52: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:52: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:52: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:53: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:53: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:53: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:53: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:53: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:53: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:53: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:53: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:54: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:54: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:54: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:54: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:54: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:54: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:54: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:54: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:55: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:55: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:55: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:55: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:55: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:55: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:55: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:55: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:56: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:56: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:56: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:56: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:56: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:56: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:56: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:56: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:57: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:57: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:57: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:57: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:57: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:57: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:57: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:57: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:58: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:58: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:58: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:58: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:58: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:58: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:58: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:58: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:59: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:59: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:59: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:59: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:59: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:59: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:59: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:59: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:60: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:60: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:60: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:60: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:60: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:60: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:60: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:60: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:61: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:61: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:61: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:61: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:61: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:61: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:61: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:61: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:62: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:62: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:62: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:62: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:62: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:62: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:62: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:62: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:63: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:63: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:63: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:63: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:63: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:63: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:63: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:63: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:64: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:64: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:64: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:64: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:64: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:64: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:64: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:64: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:65: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:65: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:65: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:65: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:65: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:65: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:65: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:65: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:66: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:66: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:66: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:66: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:66: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:66: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:66: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:66: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:67: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:67: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:67: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:67: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:67: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:67: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:67: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:67: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:68: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:68: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:68: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:68: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:68: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:68: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:68: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:68: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:69: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:69: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:69: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:69: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:69: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:69: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:69: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:69: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:70: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:70: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:70: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:70: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:70: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:70: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:70: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:70: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:71: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:71: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:71: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:71: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:71: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:71: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:71: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:71: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:72: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:72: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:72: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:72: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:72: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:72: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:72: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:72: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:73: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:73: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:73: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:73: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:73: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:73: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:73: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:73: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:74: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:74: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:74: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:74: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:74: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:74: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:74: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:74: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:75: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:75: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:75: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:75: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:75: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:75: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:75: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:75: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:76: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:76: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:76: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:76: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:76: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:76: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:76: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:76: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:77: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:77: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:77: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:77: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:77: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:77: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:77: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:77: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:78: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:78: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:78: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:78: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:78: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:78: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:78: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:78: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:79: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:79: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:79: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:79: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:79: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:79: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:79: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:79: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:80: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:80: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:80: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:80: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:80: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:80: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:80: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:80: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:81: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:81: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:81: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:81: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:81: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:81: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:81: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:81: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:82: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:82: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:82: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:82: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:82: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:82: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:82: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:82: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:83: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:83: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:83: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:83: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:83: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:83: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:83: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:83: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:84: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:84: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:84: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:84: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:84: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:84: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:84: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:84: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:85: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:85: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:85: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:85: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:85: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:85: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:85: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:85: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:86: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:86: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:86: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:86: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:86: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:86: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:86: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:86: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:87: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:87: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:87: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:87: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:87: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:87: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:87: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:87: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:88: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:88: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:88: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:88: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:88: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:88: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:88: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:88: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:89: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:89: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:89: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:89: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:89: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:89: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:89: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:89: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:90: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:90: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:90: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:90: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:90: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:90: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:90: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:90: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:91: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:91: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:91: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:91: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:91: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:91: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:91: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:91: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:92: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:92: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:92: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:92: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:92: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:92: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:92: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:92: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:93: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:93: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:93: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:93: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:93: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:93: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:93: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:93: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:94: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:94: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:94: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:94: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:94: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:94: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:94: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:94: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:95: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:95: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:95: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:95: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:95: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:95: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:95: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:95: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:96: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:96: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:96: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:96: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:96: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:96: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:96: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:96: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:97: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:97: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:97: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:97: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:97: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:97: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:97: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:97: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:98: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:98: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:98: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:98: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:98: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:98: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:98: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:98: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:99: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:99: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:99: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:99: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:99: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:99: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:99: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:99: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:100: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:100: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:100: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:100: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:100: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:100: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:100: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:100: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:101: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:101: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:101: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:101: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:101: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:101: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:101: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:101: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:102: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:102: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:102: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:102: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:102: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:102: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:102: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:102: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:103: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:103: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:103: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:103: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:103: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:103: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:103: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:103: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:104: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:104: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:104: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:104: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:104: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:104: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:104: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:104: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:105: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:105: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:105: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:105: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:105: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:105: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:105: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:105: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:106: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:106: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:106: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:106: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:106: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:106: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:106: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:106: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:107: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:107: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:107: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:107: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:107: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:107: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:107: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:107: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:108: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:108: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:108: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:108: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:108: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:108: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:108: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:108: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:109: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:109: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:109: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:109: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:109: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:109: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:109: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:109: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:110: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:110: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:110: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:110: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:110: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:110: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:110: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:110: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:111: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:111: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:111: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:111: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:111: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:111: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:111: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:111: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:112: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:112: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:112: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:112: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:112: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:112: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:112: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:112: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:113: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:113: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:113: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:113: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:113: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:113: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:113: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:113: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:114: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:114: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:114: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:114: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:114: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:114: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:114: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:114: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:115: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:115: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:115: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:115: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:115: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:115: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:115: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:115: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:116: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:116: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:116: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:116: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:116: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:116: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:116: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:116: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:117: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:117: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:117: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:117: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:117: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:117: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:117: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:117: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:118: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:118: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:118: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:118: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:118: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:118: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:118: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:118: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:119: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:119: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:119: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:119: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:119: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:119: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:119: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:119: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:120: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:120: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:120: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:120: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:120: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:120: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:120: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:120: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:121: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:121: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:121: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:121: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:121: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:121: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:121: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:121: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:122: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:122: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:122: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:122: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:122: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:122: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:122: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:122: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:123: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:123: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:123: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:123: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:123: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:123: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:123: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:123: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:124: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:124: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:124: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:124: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:124: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:124: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:124: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:124: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:125: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:125: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:125: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:125: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:125: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:125: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:125: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:125: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:126: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:126: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:126: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:126: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:126: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:126: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:126: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:126: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:127: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:127: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:127: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:127: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:127: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:127: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:127: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:127: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:128: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:128: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:128: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:128: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:128: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:128: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:128: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:128: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:129: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:129: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:129: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:129: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:129: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:129: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:129: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:129: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:130: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:130: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:130: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:130: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:130: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:130: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:130: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:130: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:131: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:131: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:131: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:131: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:131: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:131: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:131: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:131: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:132: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:132: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:132: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:132: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:132: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:132: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:132: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:132: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:133: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:133: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:133: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:133: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:133: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:133: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:133: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:133: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:134: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:134: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:134: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:134: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:134: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:134: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:134: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:134: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:135: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:135: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:135: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:135: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:135: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:135: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:135: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:135: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:136: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:136: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:136: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:136: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:136: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:136: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:136: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:136: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:137: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:137: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:137: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:137: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:137: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:137: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:137: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:137: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:138: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:138: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:138: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:138: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:138: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:138: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:138: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:138: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:139: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:139: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:139: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:139: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:139: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:139: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:139: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:139: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:140: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:140: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:140: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:140: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:140: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:140: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:140: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:140: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:141: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:141: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:141: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:141: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:141: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:141: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:141: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:141: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:142: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:142: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:142: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:142: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:142: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:142: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:142: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:142: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:143: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:143: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:143: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:143: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:143: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:143: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:143: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:143: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:144: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:144: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:144: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:144: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:144: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:144: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:144: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:144: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:145: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:145: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:145: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:145: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:145: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:145: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:145: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:145: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:146: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:146: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:146: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:146: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:146: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:146: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:146: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:146: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:147: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:147: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:147: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:147: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:147: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:147: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:147: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:147: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:148: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:148: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:148: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:148: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:148: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:148: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:148: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:148: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:149: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:149: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:149: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:149: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:149: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:149: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:149: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:149: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:150: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:150: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:150: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:150: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:150: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:150: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:150: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:150: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:151: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:151: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:151: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:151: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:151: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:151: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:151: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:151: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:152: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:152: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:152: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:152: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:152: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:152: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:152: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:152: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:153: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:153: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:153: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:153: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:153: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:153: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:153: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:153: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:154: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:154: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:154: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:154: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:154: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:154: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:154: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:154: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:155: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:155: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:155: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:155: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:155: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:155: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:155: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:155: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:156: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:156: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:156: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:156: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:156: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:156: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:156: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:156: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:157: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:157: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:157: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:157: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:157: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:157: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:157: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:157: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:158: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:158: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:158: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:158: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:158: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:158: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:158: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:158: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:159: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:159: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:159: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:159: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:159: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:159: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:159: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:159: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:160: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:160: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:160: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:160: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:160: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:160: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:160: error at or near ']' prevents file scanning. (AUTOREAD-304)
Warning: /home/samuelmendes/bcd/design/rtl/twm1k.sv:160: error at or near ']' prevents file scanning. (AUTOREAD-304)
Information: Scanning file { twm1k_mult.sv }. (AUTOREAD-303)
Information: Scanning file { rnd_sat.sv }. (AUTOREAD-303)
Creating script file ../../structural/dc/bcd.autoread_rtl.tcl
Compiling source file /home/samuelmendes/bcd/design/rtl/bf2i_serial.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/bf2_fifo.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/sat.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/rnd.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/rnd_sat.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/bf8_serial.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/fft_serial.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/twm1k_mult.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/twm1k.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/bf4.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/twm16.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/bf16.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/twm128.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/bf8.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/fft128.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/fft1k.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/filter_unit.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/filter_set.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/ifft_serial.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/ifft1k.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/bcd_core.sv
Presto compilation completed successfully.
Compiling source file /home/samuelmendes/bcd/design/rtl/bcd.sv
Presto compilation completed successfully.
Autoread command completed successfully.
1
elaborate ${DESIGN_NAME}
Loading db file '/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db'
Loading db file '/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_125C.db'
Loading db file '/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db'
Loading db file '/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_m40C.db'
Loading db file '/usr/local/synopsys/syn/L-2016.03-SP5-5/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/synopsys/syn/L-2016.03-SP5-5/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/L-2016.03-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'C28SOI_SC_12_CORE_LL'
  Loading link library 'C28SOI_SC_12_CORE_LL'
  Loading link library 'C28SOI_SC_12_CORE_LL'
  Loading link library 'C28SOI_SC_12_CORE_LL'
  Loading link library 'gtech'
Warning: Can't read link_library file '/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_25C.db'. (UID-3)
Running PRESTO HDLC
Warning:  /home/samuelmendes/bcd/design/rtl/bcd.sv:81: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bcd.sv:86: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bcd.sv:57: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bcd.sv:58: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bcd.sv:79: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bcd.sv:80: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bcd.sv:124: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bcd.sv:125: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bcd.sv:128: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bcd.sv:129: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine bcd line 46 in file
		'/home/samuelmendes/bcd/design/rtl/bcd.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     data_q_reg      | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
|     overlap_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bypass_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     data_i_reg      | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bcd line 116 in file
		'/home/samuelmendes/bcd/design/rtl/bcd.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    o_data_q_reg     | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
|     o_valid_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    o_data_i_reg     | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'bcd'.
Warning: Can't read link_library file '/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_25C.db'. (UID-3)
Information: Building the design 'bcd_core' instantiated from design 'bcd' with
	the parameters "NBW_IN=32'h00000008,NBI_IN=32'h00000001,NBW_OUT=32'h00000008,NBI_OUT=32'h00000001,NS_IN=32'h00000080,NBW_FS=32'h00000003,NBW_COEF=32'h00000009,NBI_COEF=32'h00000002,NS_COEF=32'h00000004". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fft1k' instantiated from design 'bcd_core_00000008_00000001_00000008_00000001_00000080_00000003_00000009_00000002_00000004' with
	the parameters "NBW_IN=32'h00000008,NBI_IN=32'h00000001,NBW_OUT=32'h0000000c,NBI_OUT=32'h0000000b". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/fft1k.sv:99: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft1k.sv:62: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine fft1k_00000008_00000001_0000000c_0000000b line 54 in file
		'/home/samuelmendes/bcd/design/rtl/fft1k.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clear_ns_reg     | Flip-flop |  128  |  Y  | N  | N  | Y  | N  | N  | N  |
|      clear_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fft1k_00000008_00000001_0000000c_0000000b line 159 in file
		'/home/samuelmendes/bcd/design/rtl/fft1k.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_valid_hi_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   twm1k_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  twm1k_valid_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   bf16_bf4_i_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   bf16_twm16_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   bf16_bf4_ii_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  bf128_twm128_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_valid_lo_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'filter_set' instantiated from design 'bcd_core_00000008_00000001_00000008_00000001_00000080_00000003_00000009_00000002_00000004' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h0000000b,NBW_COEF=32'h00000009,NBI_COEF=32'h00000002,NBW_OUT=32'h0000000d,NBI_OUT=32'h0000000b". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/filter_set.sv:102: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/filter_set.sv:103: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/filter_set.sv:109: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/filter_set.sv:108: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/filter_set.sv:156: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine filter_set_0000000c_0000000b_0000000d_0000000b_00000009_00000002 line 55 in file
		'/home/samuelmendes/bcd/design/rtl/filter_set.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   coef_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine filter_set_0000000c_0000000b_0000000d_0000000b_00000009_00000002 line 64 in file
		'/home/samuelmendes/bcd/design/rtl/filter_set.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_clear_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      clear_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine filter_set_0000000c_0000000b_0000000d_0000000b_00000009_00000002 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/filter_set.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     coef_i_reg      | Flip-flop |  36   |  Y  | N  | N  | N  | N  | N  | N  |
|     coef_q_reg      | Flip-flop |  36   |  Y  | N  | N  | N  | N  | N  | N  |
|    t_coef_q_reg     | Flip-flop | 9216  |  Y  | N  | N  | N  | N  | N  | N  |
|    t_coef_i_reg     | Flip-flop | 9216  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine filter_set_0000000c_0000000b_0000000d_0000000b_00000009_00000002 line 164 in file
		'/home/samuelmendes/bcd/design/rtl/filter_set.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_valid_hi_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    valid_lo_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    valid_hi_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   valid_lo_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   valid_hi_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_valid_lo_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ifft1k' instantiated from design 'bcd_core_00000008_00000001_00000008_00000001_00000080_00000003_00000009_00000002_00000004' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,NBW_OUT=32'h00000008,NBI_OUT=32'h00000001". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/ifft1k.sv:229: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/ifft1k.sv:166: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ifft1k_0000000d_00000001_00000008_00000001 line 72 in file
		'/home/samuelmendes/bcd/design/rtl/ifft1k.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   twm1k_valid_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   bf16_bf4_i_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   bf16_twm16_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   bf16_bf4_ii_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  bf128_twm128_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     bf8_bf4_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fft128_valid_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ifft1k_0000000d_00000001_00000008_00000001 line 158 in file
		'/home/samuelmendes/bcd/design/rtl/ifft1k.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clear_ns_reg     | Flip-flop |  128  |  Y  | N  | N  | Y  | N  | N  | N  |
|      clear_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fft_serial' instantiated from design 'fft1k_00000008_00000001_0000000c_0000000b' with
	the parameters "NBW_IN=32'h00000008,NBI_IN=32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine fft_serial_00000008_00000001 line 33 in file
		'/home/samuelmendes/bcd/design/rtl/fft_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_overlap_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fft_serial_00000008_00000001 line 45 in file
		'/home/samuelmendes/bcd/design/rtl/fft_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fft_serial_00000008_00000001 line 75 in file
		'/home/samuelmendes/bcd/design/rtl/fft_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dmem_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=====================================================================
|        block name/line          | Inputs | Outputs | # sel inputs |
=====================================================================
| fft_serial_00000008_00000001/81 |   4    |   16    |      2       |
=====================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k' instantiated from design 'fft1k_00000008_00000001_0000000c_0000000b' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,RND_INF=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm1k.sv:201: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'fft128' instantiated from design 'fft1k_00000008_00000001_0000000c_0000000b' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,NBW_BF4=32'h0000000d,NBI_BF4=32'h00000006,NBW_BF16=32'h0000000c,NBI_BF16=32'h00000008,NBW_OUT=32'h0000000c,NBI_OUT=32'h0000000b,BF8_R_INF=1,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:126: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:126: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:80: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:62: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:99: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:130: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:128: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'filter_unit' instantiated from design 'filter_set_0000000c_0000000b_0000000d_0000000b_00000009_00000002' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h0000000b,NBW_OUT=32'h0000000d,NBI_OUT=32'h0000000b,NBW_COEF=32'h00000009,NBI_COEF=32'h00000002,NS_COEF=32'h00000004". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/filter_unit.sv:84: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/filter_unit.sv:87: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine filter_unit_0000000c_0000000b_0000000d_0000000b_00000009_00000002_00000004 line 82 in file
		'/home/samuelmendes/bcd/design/rtl/filter_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     real_hi_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   real_low_n_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|     imag_hi_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   imag_low_n_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine filter_unit_0000000c_0000000b_0000000d_0000000b_00000009_00000002_00000004 line 126 in file
		'/home/samuelmendes/bcd/design/rtl/filter_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine filter_unit_0000000c_0000000b_0000000d_0000000b_00000009_00000002_00000004 line 136 in file
		'/home/samuelmendes/bcd/design/rtl/filter_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    o_data_i_reg     | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    o_data_q_reg     | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================================================================
|                               block name/line                                 | Inputs | Outputs | # sel inputs |
===================================================================================================================
| filter_unit_0000000c_0000000b_0000000d_0000000b_00000009_00000002_00000004/68 |   4    |   18    |      2       |
===================================================================================================================
Presto compilation completed successfully.
Information: Building the design 'fft128' instantiated from design 'ifft1k_0000000d_00000001_00000008_00000001' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,NBW_BF4=32'h0000000d,NBI_BF4=32'h00000001,NBW_BF16=32'h0000000d,NBI_BF16=32'h00000001,NBW_OUT=32'h00000009,NBI_OUT=1,BF8_R_INF=0,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:126: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:126: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:80: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:62: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:99: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:130: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/fft128.sv:128: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'twm1k' instantiated from design 'ifft1k_0000000d_00000001_00000008_00000001' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,RND_INF=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm1k.sv:201: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'ifft_serial' instantiated from design 'ifft1k_0000000d_00000001_00000008_00000001' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,NBW_OUT=32'h00000008,NBI_OUT=32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine ifft_serial_00000009_1_00000008_00000001 line 66 in file
		'/home/samuelmendes/bcd/design/rtl/ifft_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_overlap_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ifft_serial_00000009_1_00000008_00000001 line 75 in file
		'/home/samuelmendes/bcd/design/rtl/ifft_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bf8_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     o_valid_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ifft_serial_00000009_1_00000008_00000001 line 160 in file
		'/home/samuelmendes/bcd/design/rtl/ifft_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dmem_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================================
|               block name/line                | Inputs | Outputs | # sel inputs |
==================================================================================
| ifft_serial_00000009_1_00000008_00000001/171 |   4    |   16    |      2       |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'bf8_serial' instantiated from design 'fft_serial_00000008_00000001' with
	the parameters "NBW_IN=32'h00000008,NBI_IN=32'h00000001,NBW_OUT=32'h0000000b,NBI_OUT=32'h00000004,INV=32'h00000000,BSELI=32'h00000001,BSELII=32'h00000001,LENGTH_I=32'h00000002,LENGTH_2=32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine bf8_serial_00000008_00000001_0000000b_00000004_00000000_00000001_00000001_00000002_00000001 line 86 in file
		'/home/samuelmendes/bcd/design/rtl/bf8_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bf2_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bf8_serial_00000008_00000001_0000000b_00000004_00000000_00000001_00000001_00000002_00000001 line 98 in file
		'/home/samuelmendes/bcd/design/rtl/bf8_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bf2_data_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400010000400010000". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400010000400010000 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400010000400010000 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400010000400010000/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400010002400050002". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400010002400050002 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400010002400050002 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400010002400050002/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000d0005400110005". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000d0005400110005 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000d0005400110005 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000d0005400110005/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400010003400090005". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400010003400090005 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400010003400090005 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400010003400090005/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40019000940021000b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40019000940021000b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40019000940021000b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40019000940021000b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400010005400090007". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400010005400090007 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400010005400090007 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400010005400090007/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40024fe0e3f830fe10". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40024fe0e3f830fe10 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40024fe0e3f830fe10 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40024fe0e3f830fe10/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000100064000d0009". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000100064000d0009 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000100064000d0009 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000100064000d0009/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3f834fe133f840fc16". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3f834fe133f840fc16 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3f834fe133f840fc16 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3f834fe133f840fc16/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40001000840010fe0c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40001000840010fe0c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40001000840010fe0c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40001000840010fe0c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3f840fc173f050fa1b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3f840fc173f050fa1b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3f840fc173f050fa1b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3f840fc173f050fa1b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40001000940014fe0e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40001000940014fe0e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40001000940014fe0e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40001000940014fe0e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3f84cfa1c3f05cf821". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3f84cfa1c3f05cf821 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3f84cfa1c3f05cf821 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3f84cfa1c3f05cf821/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40001000b40014fe10". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40001000b40014fe10 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40001000b40014fe10 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40001000b40014fe10/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3f058f8213e86cf426". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3f058f8213e86cf426 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3f058f8213e86cf426 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3f058f8213e86cf426/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fe0d40018fe13". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fe0d40018fe13 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fe0d40018fe13 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fe0d40018fe13/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3f064f4253e07cf22b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3f064f4253e07cf22b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3f064f4253e07cf22b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3f064f4253e07cf22b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fe0e4001cfc15". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fe0e4001cfc15 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fe0e4001cfc15 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fe0e4001cfc15/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3e870f22a3d88cee30". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3e870f22a3d88cee30 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3e870f22a3d88cee30 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3e870f22a3d88cee30/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fe1040020fc17". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fe1040020fc17 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fe1040020fc17 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fe1040020fc17/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3e07cee2e3d09ce835". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3e07cee2e3d09ce835 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3e07cee2e3d09ce835 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3e07cee2e3d09ce835/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fe1140024fa1a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fe1140024fa1a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fe1140024fa1a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fe1140024fa1a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3d888ec323c8a8e43a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3d888ec323c8a8e43a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3d888ec323c8a8e43a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3d888ec323c8a8e43a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fe1340024fa1c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fe1340024fa1c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fe1340024fa1c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fe1340024fa1c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3d094e8373b8b8de3f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3d094e8373b8b8de3f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3d094e8373b8b8de3f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3d094e8373b8b8de3f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fc1440028f81e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fc1440028f81e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fc1440028f81e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fc1440028f81e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3d0a0e43b3b0c8da44". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3d0a0e43b3b0c8da44 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3d0a0e43b3b0c8da44 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3d0a0e43b3b0c8da44/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fc164002cf821". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fc164002cf821 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fc164002cf821 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fc164002cf821/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3c8acde3f3a0d4d448". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3c8acde3f3a0d4d448 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3c8acde3f3a0d4d448 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3c8acde3f3a0d4d448/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fc173f830f623". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fc173f830f623 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fc173f830f623 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fc173f830f623/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3b8b8da43398e4cc4d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3b8b8da43398e4cc4d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3b8b8da43398e4cc4d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3b8b8da43398e4cc4d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fc193f834f425". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fc193f834f425 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fc193f834f425 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fc193f834f425/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3b0c4d447388f0c651". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3b0c4d447388f0c651 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3b0c4d447388f0c651 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3b0c4d447388f0c651/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fa1b3f834f427". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fa1b3f834f427 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fa1b3f834f427 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fa1b3f834f427/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3a8d0d04b37900be55". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3a8d0d04b37900be55 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3a8d0d04b37900be55 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3a8d0d04b37900be55/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fa1c3f838f22a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fa1c3f838f22a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fa1c3f838f22a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fa1c3f838f22a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3a0dcca4f3690cb859". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3a0dcca4f3690cb859 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3a0dcca4f3690cb859 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3a0dcca4f3690cb859/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000fa1e3f83cf02c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fa1e3f83cf02c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000fa1e3f83cf02c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000fa1e3f83cf02c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h390e8c45235918b05d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s390e8c45235918b05d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s390e8c45235918b05d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s390e8c45235918b05d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000f81f3f840ee2e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f81f3f840ee2e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f81f3f840ee2e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000f81f3f840ee2e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h388f0be5634928a861". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s388f0be5634928a861 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s388f0be5634928a861 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s388f0be5634928a861/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000f8213f840ee30". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f8213f840ee30 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f8213f840ee30 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000f8213f840ee30/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h378fcb859331349e64". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s378fcb859331349e64 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s378fcb859331349e64 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s378fcb859331349e64/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000f6223f844ec32". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f6223f844ec32 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f6223f844ec32 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000f6223f844ec32/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h37108b05d321409668". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s37108b05d321409668 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s37108b05d321409668 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s37108b05d321409668/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000f6243f848ea35". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f6243f848ea35 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f6243f848ea35 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000f6243f848ea35/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h36110aa603094c8c6b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s36110aa603094c8c6b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s36110aa603094c8c6b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s36110aa603094c8c6b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000f4253f84ce837". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f4253f84ce837 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f4253f84ce837 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000f4253f84ce837/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3511ca2632f958846e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3511ca2632f958846e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3511ca2632f958846e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3511ca2632f958846e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000f4273f050e639". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f4273f050e639 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f4273f050e639 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000f4273f050e639/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h349289c662e1647a71". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s349289c662e1647a71 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s349289c662e1647a71 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s349289c662e1647a71/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000f4283f050e43b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f4283f050e43b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f4283f050e43b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000f4283f050e43b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3393094692c9707073". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3393094692c9707073 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3393094692c9707073 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3393094692c9707073/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000f22a3f054e23d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f22a3f054e23d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f22a3f054e23d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000f22a3f054e23d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h3293c8c6b2b9786675". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3293c8c6b2b9786675 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s3293c8c6b2b9786675 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s3293c8c6b2b9786675/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000f22b3f058de3f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f22b3f058de3f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f22b3f058de3f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000f22b3f058de3f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h31944846e2a1845c77". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s31944846e2a1845c77 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s31944846e2a1845c77 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s31944846e2a1845c77/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000f02d3f05cdc41". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f02d3f05cdc41 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000f02d3f05cdc41 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000f02d3f05cdc41/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h309507c702898c5279". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s309507c702898c5279 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s309507c702898c5279 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s309507c702898c5279/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000ee2e3f05cda43". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ee2e3f05cda43 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ee2e3f05cda43 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000ee2e3f05cda43/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h2f958747227198487b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2f958747227198487b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2f958747227198487b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s2f958747227198487b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000ee303f060d845". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ee303f060d845 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ee303f060d845 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000ee303f060d845/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h2e9606a74251a03c7c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2e9606a74251a03c7c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2e9606a74251a03c7c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s2e9606a74251a03c7c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000ec313f064d447". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ec313f064d447 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ec313f064d447 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000ec313f064d447/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h2d96c6276239a8327e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2d96c6276239a8327e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2d96c6276239a8327e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s2d96c6276239a8327e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000ec323e868d249". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ec323e868d249 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ec323e868d249 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000ec323e868d249/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h2c1745a78221b4287e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2c1745a78221b4287e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2c1745a78221b4287e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s2c1745a78221b4287e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000ea343e86cd04b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ea343e86cd04b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ea343e86cd04b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000ea343e86cd04b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h2b17c507a201bc1c7f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2b17c507a201bc1c7f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2b17c507a201bc1c7f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s2b17c507a201bc1c7f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000e8353e86ccc4d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e8353e86ccc4d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e8353e86ccc4d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000e8353e86ccc4d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h2a184487b1e9c41280". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2a184487b1e9c41280 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2a184487b1e9c41280 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s2a184487b1e9c41280/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000e8373e870ca4f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e8373e870ca4f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e8373e870ca4f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000e8373e870ca4f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h2898c3e7c1d1c80680". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2898c3e7c1d1c80680 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2898c3e7c1d1c80680 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s2898c3e7c1d1c80680/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000e6383e874c651". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e6383e874c651 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e6383e874c651 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000e6383e874c651/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h27994367d1b1d3fc80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s27994367d1b1d3fc80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s27994367d1b1d3fc80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s27994367d1b1d3fc80/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000e43a3e878c452". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e43a3e878c452 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e43a3e878c452 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000e43a3e878c452/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h2619c2c7e191dbf080". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2619c2c7e191dbf080 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s2619c2c7e191dbf080 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s2619c2c7e191dbf080/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000e43b3e078c054". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e43b3e078c054 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e43b3e078c054 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000e43b3e078c054/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h251a4227f179dfe67f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s251a4227f179dfe67f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s251a4227f179dfe67f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s251a4227f179dfe67f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000e23c3e07cbe56". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e23c3e07cbe56 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e23c3e07cbe56 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000e23c3e07cbe56/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h239a81a7f159e7da7f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s239a81a7f159e7da7f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s239a81a7f159e7da7f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s239a81a7f159e7da7f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000e03e3e080ba58". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e03e3e080ba58 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000e03e3e080ba58 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000e03e3e080ba58/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h221b01080139ebd07e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s221b01080139ebd07e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s221b01080139ebd07e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s221b01080139ebd07e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000de3f3e084b859". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000de3f3e084b859 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000de3f3e084b859 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000de3f3e084b859/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h211b80680121efc47d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s211b80680121efc47d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s211b80680121efc47d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s211b80680121efc47d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000de403e084b45b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000de403e084b45b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000de403e084b45b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000de403e084b45b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h1f9bffc80101f3ba7b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s1f9bffc80101f3ba7b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s1f9bffc80101f3ba7b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s1f9bffc80101f3ba7b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000dc423d888b05d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000dc423d888b05d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000dc423d888b05d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000dc423d888b05d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h1e1c7f4800e1f7b07a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s1e1c7f4800e1f7b07a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s1e1c7f4800e1f7b07a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s1e1c7f4800e1f7b07a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000da433d88cae5e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000da433d88cae5e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000da433d88cae5e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000da433d88cae5e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h1d1cbea800c1fba678". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s1d1cbea800c1fba678 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s1d1cbea800c1fba678 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s1d1cbea800c1fba678/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000d8443d890aa60". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d8443d890aa60 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d8443d890aa60 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000d8443d890aa60/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h1b9d3e07f0a1fb9c76". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s1b9d3e07f0a1fb9c76 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s1b9d3e07f0a1fb9c76 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s1b9d3e07f0a1fb9c76/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000d6463d890a661". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d6463d890a661 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d6463d890a661 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000d6463d890a661/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h1a1d7d87e081ff9273". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s1a1d7d87e081ff9273 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s1a1d7d87e081ff9273 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s1a1d7d87e081ff9273/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000d4473d094a263". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d4473d094a263 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d4473d094a263 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000d4473d094a263/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h189dbce7e069ff8871". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s189dbce7e069ff8871 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s189dbce7e069ff8871 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s189dbce7e069ff8871/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000d4483d0989e64". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d4483d0989e64 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d4483d0989e64 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000d4483d0989e64/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h171dfc47d04a037e6e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s171dfc47d04a037e6e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s171dfc47d04a037e6e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s171dfc47d04a037e6e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000d24a3d09c9c66". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d24a3d09c9c66 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d24a3d09c9c66 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000d24a3d09c9c66/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h159e7bc7b02a03746b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s159e7bc7b02a03746b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s159e7bc7b02a03746b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s159e7bc7b02a03746b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000d04b3d09c9867". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d04b3d09c9867 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000d04b3d09c9867 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000d04b3d09c9867/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h141ebb27a00a036c68". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s141ebb27a00a036c68 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s141ebb27a00a036c68 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s141ebb27a00a036c68/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000ce4c3d0a09469". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ce4c3d0a09469 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ce4c3d0a09469 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000ce4c3d0a09469/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h129ebaa79fea036265". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s129ebaa79fea036265 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s129ebaa79fea036265 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s129ebaa79fea036265/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000cc4e3c8a4906a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000cc4e3c8a4906a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000cc4e3c8a4906a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000cc4e3c8a4906a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h111efa077fca035a61". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s111efa077fca035a61 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s111efa077fca035a61 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s111efa077fca035a61/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000ca4f3c8a88c6b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ca4f3c8a88c6b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ca4f3c8a88c6b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000ca4f3c8a88c6b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h0f9f39875faa03525e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s0f9f39875faa03525e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s0f9f39875faa03525e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s0f9f39875faa03525e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000c8503c8a8886d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000c8503c8a8886d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000c8503c8a8886d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000c8503c8a8886d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h0e1f79073f89ff4a5a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s0e1f79073f89ff4a5a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s0e1f79073f89ff4a5a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s0e1f79073f89ff4a5a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000c6513c8ac846e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000c6513c8ac846e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000c6513c8ac846e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000c6513c8ac846e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h0c9fb8871f69ff4256". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s0c9fb8871f69ff4256 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s0c9fb8871f69ff4256 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s0c9fb8871f69ff4256/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000c4523c0b0806f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000c4523c0b0806f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000c4523c0b0806f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000c4523c0b0806f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h0b1fb806ff49fb3c52". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s0b1fb806ff49fb3c52 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s0b1fb806ff49fb3c52 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s0b1fb806ff49fb3c52/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000c2543c0b47c70". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000c2543c0b47c70 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000c2543c0b47c70 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000c2543c0b47c70/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h099ff786cf29f7344e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s099ff786cf29f7344e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s099ff786cf29f7344e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s099ff786cf29f7344e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000c0553c0b47871". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000c0553c0b47871 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000c0553c0b47871 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000c0553c0b47871/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h081ff706af11f32e49". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s081ff706af11f32e49 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s081ff706af11f32e49 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s081ff706af11f32e49/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000be563b8b87472". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000be563b8b87472 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000be563b8b87472 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000be563b8b87472/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h069ff6867ef1ef2844". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s069ff6867ef1ef2844 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s069ff6867ef1ef2844 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s069ff6867ef1ef2844/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000bc573b8bc6e73". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000bc573b8bc6e73 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000bc573b8bc6e73 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000bc573b8bc6e73/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h04a036064ed1eb2240". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s04a036064ed1eb2240 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s04a036064ed1eb2240 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s04a036064ed1eb2240/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000ba583b8c06a74". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ba583b8c06a74 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ba583b8c06a74 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000ba583b8c06a74/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h032035861eb1e71c3b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s032035861eb1e71c3b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s032035861eb1e71c3b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s032035861eb1e71c3b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000b8593b8c06675". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000b8593b8c06675 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000b8593b8c06675 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000b8593b8c06675/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h01a03525ee99e31836". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s01a03525ee99e31836 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s01a03525ee99e31836 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s01a03525ee99e31836/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000b65b3b0c46276". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000b65b3b0c46276 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000b65b3b0c46276 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000b65b3b0c46276/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h002034a5be79db1431". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s002034a5be79db1431 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s002034a5be79db1431 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s002034a5be79db1431/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000b25c3b0c85e77". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000b25c3b0c85e77 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000b25c3b0c85e77 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000b25c3b0c85e77/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hfea034457e59d7102c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sfea034457e59d7102c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sfea034457e59d7102c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sfea034457e59d7102c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000b05d3b0c85a78". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000b05d3b0c85a78 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000b05d3b0c85a78 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000b05d3b0c85a78/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hfd2033e54e41cf0c27". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sfd2033e54e41cf0c27 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sfd2033e54e41cf0c27 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sfd2033e54e41cf0c27/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000ae5e3a8cc5479". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ae5e3a8cc5479 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ae5e3a8cc5479 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000ae5e3a8cc5479/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hfba033850e21c70821". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sfba033850e21c70821 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sfba033850e21c70821 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sfba033850e21c70821/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000ac5f3a8d0507a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ac5f3a8d0507a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000ac5f3a8d0507a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000ac5f3a8d0507a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hf99ff324ce09bf061c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf99ff324ce09bf061c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf99ff324ce09bf061c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sf99ff324ce09bf061c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000aa603a8d44c7a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000aa603a8d44c7a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000aa603a8d44c7a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000aa603a8d44c7a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hf81ff2c48df1b70417". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf81ff2c48df1b70417 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf81ff2c48df1b70417 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sf81ff2c48df1b70417/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000a8613a0d4487b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000a8613a0d4487b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000a8613a0d4487b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000a8613a0d4487b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hf69ff2844dd1af0211". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf69ff2844dd1af0211 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf69ff2844dd1af0211 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sf69ff2844dd1af0211/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000a4623a0d8427c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000a4623a0d8427c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000a4623a0d8427c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000a4623a0d8427c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hf51fb2240db9a7020c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf51fb2240db9a7020c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf51fb2240db9a7020c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sf51fb2240db9a7020c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000a2633a0dc3e7c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000a2633a0dc3e7c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000a2633a0dc3e7c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000a2633a0dc3e7c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hf39fb1e3cda19f0006". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf39fb1e3cda19f0006 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf39fb1e3cda19f0006 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sf39fb1e3cda19f0006/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000a064398dc3a7d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000a064398dc3a7d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000a064398dc3a7d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000a064398dc3a7d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hf21f71a38d89930001". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf21f71a38d89930001 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf21f71a38d89930001 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sf21f71a38d89930001/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400009e65398e0367d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400009e65398e0367d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400009e65398e0367d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400009e65398e0367d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hf09f31634d718b01fb". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf09f31634d718b01fb line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sf09f31634d718b01fb line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sf09f31634d718b01fb/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400009c66398e4307e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400009c66398e4307e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400009c66398e4307e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400009c66398e4307e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hef1ef1230d597f01f6". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sef1ef1230d597f01f6 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sef1ef1230d597f01f6 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sef1ef1230d597f01f6/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400009867390e82c7e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400009867390e82c7e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400009867390e82c7e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400009867390e82c7e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hed9eb0e2bd417703f0". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sed9eb0e2bd417703f0 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sed9eb0e2bd417703f0 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sed9eb0e2bd417703f0/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400009668390e8287e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400009668390e8287e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400009668390e8287e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400009668390e8287e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hec1eb0c27d296b05eb". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sec1eb0c27d296b05eb line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sec1eb0c27d296b05eb line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sec1eb0c27d296b05eb/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400009469390ec227f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400009469390ec227f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400009469390ec227f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400009469390ec227f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hea9e70a22d115f07e5". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sea9e70a22d115f07e5 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sea9e70a22d115f07e5 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sea9e70a22d115f07e5/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000906a388f01e7f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000906a388f01e7f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000906a388f01e7f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000906a388f01e7f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'he91df061ed015309e0". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se91df061ed015309e0 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se91df061ed015309e0 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_se91df061ed015309e0/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400008e6a388f01a7f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400008e6a388f01a7f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400008e6a388f01a7f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400008e6a388f01a7f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'he79db0419ce9470ddb". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se79db0419ce9470ddb line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se79db0419ce9470ddb line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_se79db0419ce9470ddb/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400008c6b388f41480". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400008c6b388f41480 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400008c6b388f41480 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400008c6b388f41480/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'he61d70414cd93b0fd6". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se61d70414cd93b0fd6 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se61d70414cd93b0fd6 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_se61d70414cd93b0fd6/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000886c380f81080". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000886c380f81080 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000886c380f81080 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000886c380f81080/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'he49d30210cc12f13d0". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se49d30210cc12f13d0 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se49d30210cc12f13d0 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_se49d30210cc12f13d0/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000866d380f80a80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000866d380f80a80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000866d380f80a80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000866d380f80a80/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'he31cb000bcb12317cb". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se31cb000bcb12317cb line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se31cb000bcb12317cb line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_se31cb000bcb12317cb/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000846e378fc0680". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000846e378fc0680 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000846e378fc0680 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000846e378fc0680/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'he21c70006ca1131dc6". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se21c70006ca1131dc6 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se21c70006ca1131dc6 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_se21c70006ca1131dc6/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000806f379000280". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000806f379000280 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000806f379000280 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000806f379000280/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'he09bf0002c910721c2". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se09bf0002c910721c2 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_se09bf0002c910721c2 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_se09bf0002c910721c2/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400007e6f37903fc80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400007e6f37903fc80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400007e6f37903fc80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400007e6f37903fc80/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hdf1bb01fdc80fb27bd". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sdf1bb01fdc80fb27bd line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sdf1bb01fdc80fb27bd line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sdf1bb01fdc80fb27bd/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400007c7037107f880". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400007c7037107f880 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400007c7037107f880 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400007c7037107f880/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hde1b301f8c70eb2db8". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sde1b301f8c70eb2db8 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sde1b301f8c70eb2db8 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sde1b301f8c70eb2db8/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000078713710bf480". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000078713710bf480 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000078713710bf480 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000078713710bf480/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hdc9ab03f3c60df33b4". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sdc9ab03f3c60df33b4 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sdc9ab03f3c60df33b4 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sdc9ab03f3c60df33b4/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000076723690bee80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000076723690bee80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000076723690bee80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000076723690bee80/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hdb1a703efc58cf3baf". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sdb1a703efc58cf3baf line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sdb1a703efc58cf3baf line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sdb1a703efc58cf3baf/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000074723690fea80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000074723690fea80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000074723690fea80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000074723690fea80/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hda19f05eac48c341ab". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sda19f05eac48c341ab line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sda19f05eac48c341ab line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sda19f05eac48c341ab/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000707336913e67f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000707336913e67f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000707336913e67f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000707336913e67f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hd899707e5c40b349a7". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd899707e5c40b349a7 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd899707e5c40b349a7 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sd899707e5c40b349a7/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400006e7436113e07f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400006e7436113e07f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400006e7436113e07f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400006e7436113e07f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hd798f09e1c30a351a3". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd798f09e1c30a351a3 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd798f09e1c30a351a3 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sd798f09e1c30a351a3/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400006a7436117dc7f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400006a7436117dc7f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400006a7436117dc7f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400006a7436117dc7f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hd61870bdcc289359a0". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd61870bdcc289359a0 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd61870bdcc289359a0 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sd61870bdcc289359a0/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000068753591bd87e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000068753591bd87e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000068753591bd87e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000068753591bd87e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hd517f0dd8c2087619c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd517f0dd8c2087619c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd517f0dd8c2087619c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sd517f0dd8c2087619c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000064763591bd27e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000064763591bd27e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000064763591bd27e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000064763591bd27e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hd417711d3c18776999". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd417711d3c18776999 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd417711d3c18776999 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sd417711d3c18776999/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000062763511fce7e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000062763511fce7e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000062763511fce7e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000062763511fce7e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hd296f15cfc10677396". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd296f15cfc10677396 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd296f15cfc10677396 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sd296f15cfc10677396/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000607735123ca7d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000607735123ca7d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000607735123ca7d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000607735123ca7d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hd196319cbc10577d93". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd196319cbc10577d93 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd196319cbc10577d93 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sd196319cbc10577d93/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400005c7735123c47d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400005c7735123c47d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400005c7735123c47d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400005c7735123c47d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hd095b1dc6c08478590". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd095b1dc6c08478590 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sd095b1dc6c08478590 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sd095b1dc6c08478590/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400005a7834927c07c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400005a7834927c07c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400005a7834927c07c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400005a7834927c07c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hcf95321c2c08378f8d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_scf95321c2c08378f8d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_scf95321c2c08378f8d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_scf95321c2c08378f8d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000056793492bbc7b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000056793492bbc7b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000056793492bbc7b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000056793492bbc7b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hce94725bec0027998b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sce94725bec0027998b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sce94725bec0027998b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sce94725bec0027998b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000054793412bb87b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000054793412bb87b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000054793412bb87b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000054793412bb87b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hcd93f2bbac0017a389". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_scd93f2bbac0017a389 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_scd93f2bbac0017a389 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_scd93f2bbac0017a389/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000507a3412fb27a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000507a3412fb27a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000507a3412fb27a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000507a3412fb27a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hcc9332fb6c000bad87". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_scc9332fb6c000bad87 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_scc9332fb6c000bad87 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_scc9332fb6c000bad87/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400004e7a33933ae79". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400004e7a33933ae79 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400004e7a33933ae79 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400004e7a33933ae79/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hcb92b35b2c07fbb985". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_scb92b35b2c07fbb985 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_scb92b35b2c07fbb985 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_scb92b35b2c07fbb985/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400004a7a33933aa79". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400004a7a33933aa79 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400004a7a33933aa79 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400004a7a33933aa79/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hcb11f3bafc07ebc384". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_scb11f3bafc07ebc384 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_scb11f3bafc07ebc384 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_scb11f3bafc07ebc384/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000487b33137a678". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000487b33137a678 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000487b33137a678 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000487b33137a678/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hca11341abc07dbcd83". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sca11341abc07dbcd83 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sca11341abc07dbcd83 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sca11341abc07dbcd83/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000447b3313ba077". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000447b3313ba077 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000447b3313ba077 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000447b3313ba077/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc910b47a8c0fcbd982". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc910b47a8c0fcbd982 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc910b47a8c0fcbd982 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc910b47a8c0fcbd982/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000427c3293b9c76". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000427c3293b9c76 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000427c3293b9c76 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000427c3293b9c76/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc88ff4fa4c0fbbe381". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc88ff4fa4c0fbbe381 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc88ff4fa4c0fbbe381 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc88ff4fa4c0fbbe381/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400003e7c3293f9875". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400003e7c3293f9875 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400003e7c3293f9875 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400003e7c3293f9875/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc78f355a1c17abef80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc78f355a1c17abef80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc78f355a1c17abef80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc78f355a1c17abef80/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400003c7d3213f9474". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400003c7d3213f9474 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400003c7d3213f9474 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400003c7d3213f9474/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc70eb5d9ec1f9bf980". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc70eb5d9ec1f9bf980 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc70eb5d9ec1f9bf980 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc70eb5d9ec1f9bf980/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000387d321439073". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000387d321439073 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000387d321439073 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000387d321439073/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc60df639bc1f880580". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc60df639bc1f880580 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc60df639bc1f880580 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc60df639bc1f880580/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000367d319478c72". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000367d319478c72 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000367d319478c72 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000367d319478c72/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc58d36b98c277c0f80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc58d36b98c277c0f80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc58d36b98c277c0f80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc58d36b98c277c0f80/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000327e319478871". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000327e319478871 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000327e319478871 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000327e319478871/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc50c77396c376c1b81". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc50c77396c376c1b81 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc50c77396c376c1b81 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc50c77396c376c1b81/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400002e7e3114b8470". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400002e7e3114b8470 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400002e7e3114b8470 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400002e7e3114b8470/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc48bb7b93c3f5c2581". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc48bb7b93c3f5c2581 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc48bb7b93c3f5c2581 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc48bb7b93c3f5c2581/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400002c7e3114b806f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400002c7e3114b806f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400002c7e3114b806f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400002c7e3114b806f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc38af8391c474c2f82". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc38af8391c474c2f82 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc38af8391c474c2f82 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc38af8391c474c2f82/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000287e3094f7c6d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000287e3094f7c6d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000287e3094f7c6d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000287e3094f7c6d/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc30a38b8ec4f403b83". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc30a38b8ec4f403b83 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc30a38b8ec4f403b83 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc30a38b8ec4f403b83/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000267f30953786c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000267f30953786c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000267f30953786c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000267f30953786c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc3097938cc5f304585". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc3097938cc5f304585 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc3097938cc5f304585 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc3097938cc5f304585/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000227f30153746b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000227f30153746b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000227f30153746b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000227f30153746b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc288b9d8ac6f244f86". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc288b9d8ac6f244f86 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc288b9d8ac6f244f86 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc288b9d8ac6f244f86/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h40000207f30157706a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000207f30157706a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s40000207f30157706a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s40000207f30157706a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc207fa589c77145b88". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc207fa589c77145b88 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc207fa589c77145b88 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc207fa589c77145b88/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400001c7f2f9576c68". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400001c7f2f9576c68 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400001c7f2f9576c68 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400001c7f2f9576c68/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc1873ad87c8708658a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc1873ad87c8708658a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc1873ad87c8708658a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc1873ad87c8708658a/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400001a7f2f95b6867". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400001a7f2f95b6867 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400001a7f2f95b6867 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400001a7f2f95b6867/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc1067b786c96f86f8c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc1067b786c96f86f8c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc1067b786c96f86f8c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc1067b786c96f86f8c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000016802f15f6465". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000016802f15f6465 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000016802f15f6465 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000016802f15f6465/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc105bbf84ca6ec798f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc105bbf84ca6ec798f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc105bbf84ca6ec798f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc105bbf84ca6ec798f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000012802f15f6064". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000012802f15f6064 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000012802f15f6064 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000012802f15f6064/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc084fc983cb6e08191". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc084fc983cb6e08191 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc084fc983cb6e08191 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc084fc983cb6e08191/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000010802e9635c62". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000010802e9635c62 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000010802e9635c62 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000010802e9635c62/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc0843d382cced08b94". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc0843d382cced08b94 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc0843d382cced08b94 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc0843d382cced08b94/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400000c802e9635861". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400000c802e9635861 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400000c802e9635861 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400000c802e9635861/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc0837db81cdec49597". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc0837db81cdec49597 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc0837db81cdec49597 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc0837db81cdec49597/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h400000a802e167565f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400000a802e167565f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s400000a802e167565f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s400000a802e167565f/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc0027e581cf6b89d9b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc0027e581cf6b89d9b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc0027e581cf6b89d9b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc0027e581cf6b89d9b/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000006802e167525e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000006802e167525e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000006802e167525e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000006802e167525e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc001bef80d06aca59e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc001bef80d06aca59e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc001bef80d06aca59e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc001bef80d06aca59e/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'h4000004802d96b4e5c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000004802d96b4e5c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_s4000004802d96b4e5c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_s4000004802d96b4e5c/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_0000000b_00000004_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,INV=0,TWIDDLE=72'hc000ff780d1ea0afa2". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc000ff780d1ea0afa2 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_0000000b_00000004_0_sc000ff780d1ea0afa2 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| twm1k_mult_0000000b_00000004_0_sc000ff780d1ea0afa2/35 |   4    |   18    |      2       |
===========================================================================================
Presto compilation completed successfully.
Information: Building the design 'bf16' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,NBW_BFI=32'h0000000d,NBI_BFI=32'h00000006,NBW_OUT=32'h0000000c,NBI_OUT=32'h00000008,INV=0,RND_INF=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/bf16.sv:58: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bf16.sv:42: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bf16.sv:77: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bf16.sv:103: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=0,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_0_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=1,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_1_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=2,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_2_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=3,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_3_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=4,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_4_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=5,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_5_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=6,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_6_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=7,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_7_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=8,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_8_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=9,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_9_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=10,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_10_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=11,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_11_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=12,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_12_0 line 167 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=13,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_13_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=14,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_14_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=15,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_15_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=16,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_16_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=17,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_17_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=18,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_18_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=19,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_19_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=20,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_20_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=21,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_21_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=22,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_22_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=23,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_23_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=24,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_24_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=25,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_25_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=26,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_26_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=27,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_27_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=28,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_28_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=29,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_29_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=30,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_30_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=31,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_31_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=32,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_32_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=33,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_33_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=34,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_34_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=35,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_35_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=36,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_36_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=37,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_37_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=38,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_38_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=39,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_39_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=40,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_40_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=41,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_41_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=42,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_42_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=43,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_43_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=44,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_44_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=45,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_45_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=46,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_46_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=47,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_47_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=48,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_48_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=49,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_49_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=50,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_50_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=51,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_51_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=52,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_52_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=53,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_53_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=54,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_54_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=55,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_55_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=56,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_56_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=57,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_57_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=58,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_58_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=59,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_59_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=60,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_60_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=61,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_61_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=62,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_62_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=63,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_63_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=64,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_64_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=65,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_65_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=66,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_66_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=67,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_67_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=68,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_68_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=69,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_69_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=70,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_70_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=71,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_71_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=72,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_72_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=73,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_73_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=74,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_74_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=75,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_75_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=76,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_76_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=77,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_77_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=78,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_78_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=79,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_79_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=80,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_80_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=81,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_81_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=82,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_82_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=83,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_83_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=84,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_84_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=85,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_85_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=86,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_86_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=87,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_87_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=88,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_88_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=89,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_89_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=90,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_90_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=91,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_91_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=92,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_92_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=93,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_93_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=94,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_94_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=95,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_95_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=96,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_96_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=97,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_97_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=98,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_98_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=99,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_99_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=100,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_100_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=101,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_101_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=102,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_102_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=103,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_103_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=104,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_104_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=105,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_105_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=106,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_106_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=107,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_107_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=108,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_108_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=109,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_109_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=110,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_110_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=111,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_111_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=112,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_112_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=113,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_113_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=114,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_114_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=115,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_115_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=116,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_116_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=117,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_117_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=118,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_118_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=119,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_119_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=120,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_120_0 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=121,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_121_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=122,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_122_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=123,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_123_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=124,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_124_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=125,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_125_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=126,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_126_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,IDX=127,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000c_00000008_127_0 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bf8' instantiated from design 'fft128_0000000b_00000004_0000000d_00000006_0000000c_00000008_0000000c_0000000b_1_0' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,NBW_OUT=32'h0000000c,NBI_OUT=32'h0000000b,INV=0,RND_INF=1". (HDL-193)

Inferred memory devices in process
	in routine bf8_0000000c_00000008_0000000c_0000000b_0_1 line 141 in file
		'/home/samuelmendes/bcd/design/rtl/bf8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  192  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'filter_unit_0000000c_0000000b_0000000d_0000000b_00000009_00000002_00000004' with
	the parameters "NBW_IN=32'h00000010,NBW_OUT=32'h0000000d". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'bf16' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,NBW_BFI=32'h0000000d,NBI_BFI=32'h00000001,NBW_OUT=32'h0000000d,NBI_OUT=32'h00000001,INV=1,RND_INF=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/bf16.sv:58: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bf16.sv:42: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bf16.sv:77: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bf16.sv:103: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=0,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_0_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=1,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_1_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=2,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_2_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=3,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_3_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=4,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_4_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=5,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_5_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=6,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_6_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=7,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_7_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=8,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_8_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=9,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_9_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=10,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_10_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=11,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_11_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=12,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_12_1 line 174 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=13,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_13_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=14,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_14_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=15,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_15_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=16,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_16_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=17,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_17_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=18,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_18_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=19,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_19_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=20,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_20_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=21,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_21_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=22,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_22_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=23,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_23_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=24,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_24_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=25,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_25_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=26,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_26_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=27,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_27_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=28,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_28_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=29,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_29_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=30,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_30_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=31,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_31_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=32,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_32_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=33,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_33_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=34,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_34_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=35,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_35_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=36,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_36_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=37,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_37_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=38,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_38_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=39,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_39_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=40,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_40_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=41,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_41_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=42,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_42_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=43,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_43_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=44,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_44_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=45,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_45_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=46,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_46_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=47,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_47_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=48,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_48_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=49,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_49_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=50,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_50_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=51,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_51_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=52,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_52_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=53,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_53_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=54,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_54_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=55,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_55_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=56,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_56_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=57,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_57_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=58,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_58_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=59,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_59_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=60,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_60_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=61,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_61_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=62,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_62_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=63,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_63_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=64,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_64_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=65,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_65_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=66,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_66_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=67,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_67_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=68,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_68_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=69,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_69_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=70,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_70_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=71,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_71_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=72,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_72_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=73,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_73_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=74,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_74_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=75,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_75_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=76,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_76_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=77,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_77_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=78,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_78_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=79,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_79_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=80,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_80_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=81,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_81_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=82,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_82_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=83,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_83_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=84,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_84_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=85,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_85_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=86,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_86_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=87,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_87_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=88,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_88_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=89,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_89_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=90,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_90_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=91,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_91_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=92,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_92_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=93,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_93_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=94,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_94_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=95,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_95_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=96,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_96_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=97,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_97_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=98,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_98_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=99,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_99_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=100,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_100_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=101,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_101_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=102,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_102_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=103,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_103_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=104,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_104_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=105,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_105_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=106,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_106_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=107,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_107_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=108,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_108_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=109,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_109_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=110,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_110_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=111,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_111_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=112,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_112_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=113,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_113_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=114,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_114_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=115,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_115_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=116,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_116_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=117,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_117_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=118,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_118_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=119,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_119_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=120,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_120_1 line 155 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=121,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_121_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=122,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_122_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=123,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_123_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=124,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_124_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=125,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_125_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=126,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_126_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm128' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=127,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm128.sv:172: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm128_0000000d_00000001_127_1 line 216 in file
		'/home/samuelmendes/bcd/design/rtl/twm128.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bf8' instantiated from design 'fft128_0000000d_00000001_0000000d_00000001_0000000d_00000001_00000009_1_0_1' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,NBW_OUT=32'h00000009,NBI_OUT=1,INV=1,RND_INF=0". (HDL-193)

Inferred memory devices in process
	in routine bf8_0000000d_00000001_00000009_1_1_0 line 141 in file
		'/home/samuelmendes/bcd/design/rtl/bf8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  144  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400010000400010000". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400010000400010000 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400010000400010000 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400010000400010000/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400010002400050002". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400010002400050002 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400010002400050002 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400010002400050002/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000d0005400110005". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000d0005400110005 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000d0005400110005 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000d0005400110005/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400010003400090005". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400010003400090005 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400010003400090005 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400010003400090005/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40019000940021000b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40019000940021000b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40019000940021000b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40019000940021000b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400010005400090007". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400010005400090007 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400010005400090007 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400010005400090007/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40024fe0e3f830fe10". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40024fe0e3f830fe10 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40024fe0e3f830fe10 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40024fe0e3f830fe10/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000100064000d0009". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000100064000d0009 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000100064000d0009 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000100064000d0009/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3f834fe133f840fc16". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3f834fe133f840fc16 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3f834fe133f840fc16 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3f834fe133f840fc16/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40001000840010fe0c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40001000840010fe0c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40001000840010fe0c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40001000840010fe0c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3f840fc173f050fa1b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3f840fc173f050fa1b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3f840fc173f050fa1b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3f840fc173f050fa1b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40001000940014fe0e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40001000940014fe0e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40001000940014fe0e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40001000940014fe0e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3f84cfa1c3f05cf821". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3f84cfa1c3f05cf821 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3f84cfa1c3f05cf821 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3f84cfa1c3f05cf821/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40001000b40014fe10". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40001000b40014fe10 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40001000b40014fe10 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40001000b40014fe10/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3f058f8213e86cf426". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3f058f8213e86cf426 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3f058f8213e86cf426 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3f058f8213e86cf426/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fe0d40018fe13". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fe0d40018fe13 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fe0d40018fe13 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fe0d40018fe13/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3f064f4253e07cf22b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3f064f4253e07cf22b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3f064f4253e07cf22b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3f064f4253e07cf22b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fe0e4001cfc15". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fe0e4001cfc15 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fe0e4001cfc15 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fe0e4001cfc15/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3e870f22a3d88cee30". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3e870f22a3d88cee30 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3e870f22a3d88cee30 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3e870f22a3d88cee30/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fe1040020fc17". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fe1040020fc17 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fe1040020fc17 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fe1040020fc17/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3e07cee2e3d09ce835". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3e07cee2e3d09ce835 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3e07cee2e3d09ce835 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3e07cee2e3d09ce835/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fe1140024fa1a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fe1140024fa1a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fe1140024fa1a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fe1140024fa1a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3d888ec323c8a8e43a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3d888ec323c8a8e43a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3d888ec323c8a8e43a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3d888ec323c8a8e43a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fe1340024fa1c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fe1340024fa1c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fe1340024fa1c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fe1340024fa1c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3d094e8373b8b8de3f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3d094e8373b8b8de3f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3d094e8373b8b8de3f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3d094e8373b8b8de3f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fc1440028f81e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fc1440028f81e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fc1440028f81e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fc1440028f81e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3d0a0e43b3b0c8da44". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3d0a0e43b3b0c8da44 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3d0a0e43b3b0c8da44 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3d0a0e43b3b0c8da44/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fc164002cf821". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fc164002cf821 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fc164002cf821 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fc164002cf821/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3c8acde3f3a0d4d448". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3c8acde3f3a0d4d448 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3c8acde3f3a0d4d448 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3c8acde3f3a0d4d448/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fc173f830f623". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fc173f830f623 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fc173f830f623 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fc173f830f623/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3b8b8da43398e4cc4d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3b8b8da43398e4cc4d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3b8b8da43398e4cc4d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3b8b8da43398e4cc4d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fc193f834f425". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fc193f834f425 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fc193f834f425 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fc193f834f425/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3b0c4d447388f0c651". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3b0c4d447388f0c651 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3b0c4d447388f0c651 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3b0c4d447388f0c651/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fa1b3f834f427". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fa1b3f834f427 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fa1b3f834f427 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fa1b3f834f427/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3a8d0d04b37900be55". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3a8d0d04b37900be55 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3a8d0d04b37900be55 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3a8d0d04b37900be55/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fa1c3f838f22a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fa1c3f838f22a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fa1c3f838f22a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fa1c3f838f22a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3a0dcca4f3690cb859". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3a0dcca4f3690cb859 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3a0dcca4f3690cb859 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3a0dcca4f3690cb859/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000fa1e3f83cf02c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fa1e3f83cf02c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000fa1e3f83cf02c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000fa1e3f83cf02c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h390e8c45235918b05d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s390e8c45235918b05d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s390e8c45235918b05d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s390e8c45235918b05d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000f81f3f840ee2e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f81f3f840ee2e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f81f3f840ee2e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000f81f3f840ee2e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h388f0be5634928a861". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s388f0be5634928a861 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s388f0be5634928a861 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s388f0be5634928a861/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000f8213f840ee30". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f8213f840ee30 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f8213f840ee30 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000f8213f840ee30/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h378fcb859331349e64". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s378fcb859331349e64 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s378fcb859331349e64 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s378fcb859331349e64/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000f6223f844ec32". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f6223f844ec32 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f6223f844ec32 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000f6223f844ec32/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h37108b05d321409668". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s37108b05d321409668 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s37108b05d321409668 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s37108b05d321409668/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000f6243f848ea35". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f6243f848ea35 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f6243f848ea35 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000f6243f848ea35/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h36110aa603094c8c6b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s36110aa603094c8c6b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s36110aa603094c8c6b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s36110aa603094c8c6b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000f4253f84ce837". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f4253f84ce837 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f4253f84ce837 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000f4253f84ce837/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3511ca2632f958846e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3511ca2632f958846e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3511ca2632f958846e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3511ca2632f958846e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000f4273f050e639". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f4273f050e639 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f4273f050e639 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000f4273f050e639/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h349289c662e1647a71". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s349289c662e1647a71 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s349289c662e1647a71 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s349289c662e1647a71/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000f4283f050e43b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f4283f050e43b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f4283f050e43b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000f4283f050e43b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3393094692c9707073". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3393094692c9707073 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3393094692c9707073 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3393094692c9707073/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000f22a3f054e23d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f22a3f054e23d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f22a3f054e23d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000f22a3f054e23d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h3293c8c6b2b9786675". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3293c8c6b2b9786675 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s3293c8c6b2b9786675 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s3293c8c6b2b9786675/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000f22b3f058de3f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f22b3f058de3f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f22b3f058de3f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000f22b3f058de3f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h31944846e2a1845c77". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s31944846e2a1845c77 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s31944846e2a1845c77 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s31944846e2a1845c77/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000f02d3f05cdc41". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f02d3f05cdc41 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000f02d3f05cdc41 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000f02d3f05cdc41/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h309507c702898c5279". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s309507c702898c5279 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s309507c702898c5279 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s309507c702898c5279/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000ee2e3f05cda43". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ee2e3f05cda43 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ee2e3f05cda43 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000ee2e3f05cda43/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h2f958747227198487b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2f958747227198487b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2f958747227198487b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s2f958747227198487b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000ee303f060d845". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ee303f060d845 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ee303f060d845 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000ee303f060d845/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h2e9606a74251a03c7c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2e9606a74251a03c7c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2e9606a74251a03c7c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s2e9606a74251a03c7c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000ec313f064d447". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ec313f064d447 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ec313f064d447 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000ec313f064d447/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h2d96c6276239a8327e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2d96c6276239a8327e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2d96c6276239a8327e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s2d96c6276239a8327e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000ec323e868d249". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ec323e868d249 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ec323e868d249 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000ec323e868d249/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h2c1745a78221b4287e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2c1745a78221b4287e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2c1745a78221b4287e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s2c1745a78221b4287e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000ea343e86cd04b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ea343e86cd04b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ea343e86cd04b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000ea343e86cd04b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h2b17c507a201bc1c7f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2b17c507a201bc1c7f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2b17c507a201bc1c7f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s2b17c507a201bc1c7f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000e8353e86ccc4d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e8353e86ccc4d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e8353e86ccc4d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000e8353e86ccc4d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h2a184487b1e9c41280". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2a184487b1e9c41280 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2a184487b1e9c41280 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s2a184487b1e9c41280/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000e8373e870ca4f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e8373e870ca4f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e8373e870ca4f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000e8373e870ca4f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h2898c3e7c1d1c80680". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2898c3e7c1d1c80680 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2898c3e7c1d1c80680 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s2898c3e7c1d1c80680/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000e6383e874c651". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e6383e874c651 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e6383e874c651 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000e6383e874c651/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h27994367d1b1d3fc80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s27994367d1b1d3fc80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s27994367d1b1d3fc80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s27994367d1b1d3fc80/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000e43a3e878c452". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e43a3e878c452 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e43a3e878c452 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000e43a3e878c452/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h2619c2c7e191dbf080". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2619c2c7e191dbf080 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s2619c2c7e191dbf080 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s2619c2c7e191dbf080/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000e43b3e078c054". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e43b3e078c054 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e43b3e078c054 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000e43b3e078c054/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h251a4227f179dfe67f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s251a4227f179dfe67f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s251a4227f179dfe67f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s251a4227f179dfe67f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000e23c3e07cbe56". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e23c3e07cbe56 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e23c3e07cbe56 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000e23c3e07cbe56/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h239a81a7f159e7da7f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s239a81a7f159e7da7f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s239a81a7f159e7da7f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s239a81a7f159e7da7f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000e03e3e080ba58". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e03e3e080ba58 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000e03e3e080ba58 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000e03e3e080ba58/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h221b01080139ebd07e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s221b01080139ebd07e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s221b01080139ebd07e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s221b01080139ebd07e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000de3f3e084b859". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000de3f3e084b859 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000de3f3e084b859 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000de3f3e084b859/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h211b80680121efc47d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s211b80680121efc47d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s211b80680121efc47d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s211b80680121efc47d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000de403e084b45b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000de403e084b45b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000de403e084b45b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000de403e084b45b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h1f9bffc80101f3ba7b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s1f9bffc80101f3ba7b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s1f9bffc80101f3ba7b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s1f9bffc80101f3ba7b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000dc423d888b05d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000dc423d888b05d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000dc423d888b05d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000dc423d888b05d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h1e1c7f4800e1f7b07a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s1e1c7f4800e1f7b07a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s1e1c7f4800e1f7b07a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s1e1c7f4800e1f7b07a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000da433d88cae5e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000da433d88cae5e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000da433d88cae5e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000da433d88cae5e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h1d1cbea800c1fba678". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s1d1cbea800c1fba678 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s1d1cbea800c1fba678 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s1d1cbea800c1fba678/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000d8443d890aa60". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d8443d890aa60 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d8443d890aa60 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000d8443d890aa60/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h1b9d3e07f0a1fb9c76". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s1b9d3e07f0a1fb9c76 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s1b9d3e07f0a1fb9c76 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s1b9d3e07f0a1fb9c76/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000d6463d890a661". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d6463d890a661 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d6463d890a661 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000d6463d890a661/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h1a1d7d87e081ff9273". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s1a1d7d87e081ff9273 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s1a1d7d87e081ff9273 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s1a1d7d87e081ff9273/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000d4473d094a263". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d4473d094a263 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d4473d094a263 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000d4473d094a263/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h189dbce7e069ff8871". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s189dbce7e069ff8871 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s189dbce7e069ff8871 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s189dbce7e069ff8871/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000d4483d0989e64". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d4483d0989e64 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d4483d0989e64 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000d4483d0989e64/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h171dfc47d04a037e6e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s171dfc47d04a037e6e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s171dfc47d04a037e6e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s171dfc47d04a037e6e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000d24a3d09c9c66". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d24a3d09c9c66 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d24a3d09c9c66 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000d24a3d09c9c66/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h159e7bc7b02a03746b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s159e7bc7b02a03746b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s159e7bc7b02a03746b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s159e7bc7b02a03746b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000d04b3d09c9867". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d04b3d09c9867 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000d04b3d09c9867 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000d04b3d09c9867/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h141ebb27a00a036c68". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s141ebb27a00a036c68 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s141ebb27a00a036c68 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s141ebb27a00a036c68/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000ce4c3d0a09469". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ce4c3d0a09469 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ce4c3d0a09469 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000ce4c3d0a09469/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h129ebaa79fea036265". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s129ebaa79fea036265 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s129ebaa79fea036265 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s129ebaa79fea036265/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000cc4e3c8a4906a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000cc4e3c8a4906a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000cc4e3c8a4906a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000cc4e3c8a4906a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h111efa077fca035a61". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s111efa077fca035a61 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s111efa077fca035a61 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s111efa077fca035a61/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000ca4f3c8a88c6b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ca4f3c8a88c6b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ca4f3c8a88c6b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000ca4f3c8a88c6b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h0f9f39875faa03525e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s0f9f39875faa03525e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s0f9f39875faa03525e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s0f9f39875faa03525e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000c8503c8a8886d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000c8503c8a8886d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000c8503c8a8886d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000c8503c8a8886d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h0e1f79073f89ff4a5a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s0e1f79073f89ff4a5a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s0e1f79073f89ff4a5a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s0e1f79073f89ff4a5a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000c6513c8ac846e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000c6513c8ac846e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000c6513c8ac846e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000c6513c8ac846e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h0c9fb8871f69ff4256". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s0c9fb8871f69ff4256 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s0c9fb8871f69ff4256 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s0c9fb8871f69ff4256/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000c4523c0b0806f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000c4523c0b0806f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000c4523c0b0806f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000c4523c0b0806f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h0b1fb806ff49fb3c52". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s0b1fb806ff49fb3c52 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s0b1fb806ff49fb3c52 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s0b1fb806ff49fb3c52/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000c2543c0b47c70". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000c2543c0b47c70 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000c2543c0b47c70 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000c2543c0b47c70/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h099ff786cf29f7344e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s099ff786cf29f7344e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s099ff786cf29f7344e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s099ff786cf29f7344e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000c0553c0b47871". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000c0553c0b47871 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000c0553c0b47871 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000c0553c0b47871/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h081ff706af11f32e49". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s081ff706af11f32e49 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s081ff706af11f32e49 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s081ff706af11f32e49/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000be563b8b87472". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000be563b8b87472 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000be563b8b87472 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000be563b8b87472/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h069ff6867ef1ef2844". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s069ff6867ef1ef2844 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s069ff6867ef1ef2844 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s069ff6867ef1ef2844/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000bc573b8bc6e73". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000bc573b8bc6e73 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000bc573b8bc6e73 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000bc573b8bc6e73/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h04a036064ed1eb2240". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s04a036064ed1eb2240 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s04a036064ed1eb2240 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s04a036064ed1eb2240/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000ba583b8c06a74". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ba583b8c06a74 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ba583b8c06a74 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000ba583b8c06a74/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h032035861eb1e71c3b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s032035861eb1e71c3b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s032035861eb1e71c3b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s032035861eb1e71c3b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000b8593b8c06675". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000b8593b8c06675 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000b8593b8c06675 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000b8593b8c06675/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h01a03525ee99e31836". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s01a03525ee99e31836 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s01a03525ee99e31836 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s01a03525ee99e31836/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000b65b3b0c46276". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000b65b3b0c46276 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000b65b3b0c46276 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000b65b3b0c46276/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h002034a5be79db1431". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s002034a5be79db1431 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s002034a5be79db1431 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s002034a5be79db1431/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000b25c3b0c85e77". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000b25c3b0c85e77 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000b25c3b0c85e77 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000b25c3b0c85e77/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hfea034457e59d7102c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sfea034457e59d7102c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sfea034457e59d7102c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sfea034457e59d7102c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000b05d3b0c85a78". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000b05d3b0c85a78 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000b05d3b0c85a78 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000b05d3b0c85a78/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hfd2033e54e41cf0c27". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sfd2033e54e41cf0c27 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sfd2033e54e41cf0c27 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sfd2033e54e41cf0c27/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000ae5e3a8cc5479". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ae5e3a8cc5479 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ae5e3a8cc5479 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000ae5e3a8cc5479/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hfba033850e21c70821". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sfba033850e21c70821 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sfba033850e21c70821 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sfba033850e21c70821/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000ac5f3a8d0507a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ac5f3a8d0507a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000ac5f3a8d0507a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000ac5f3a8d0507a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hf99ff324ce09bf061c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf99ff324ce09bf061c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf99ff324ce09bf061c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sf99ff324ce09bf061c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000aa603a8d44c7a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000aa603a8d44c7a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000aa603a8d44c7a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000aa603a8d44c7a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hf81ff2c48df1b70417". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf81ff2c48df1b70417 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf81ff2c48df1b70417 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sf81ff2c48df1b70417/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000a8613a0d4487b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000a8613a0d4487b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000a8613a0d4487b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000a8613a0d4487b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hf69ff2844dd1af0211". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf69ff2844dd1af0211 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf69ff2844dd1af0211 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sf69ff2844dd1af0211/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000a4623a0d8427c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000a4623a0d8427c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000a4623a0d8427c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000a4623a0d8427c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hf51fb2240db9a7020c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf51fb2240db9a7020c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf51fb2240db9a7020c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sf51fb2240db9a7020c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000a2633a0dc3e7c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000a2633a0dc3e7c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000a2633a0dc3e7c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000a2633a0dc3e7c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hf39fb1e3cda19f0006". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf39fb1e3cda19f0006 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf39fb1e3cda19f0006 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sf39fb1e3cda19f0006/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000a064398dc3a7d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000a064398dc3a7d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000a064398dc3a7d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000a064398dc3a7d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hf21f71a38d89930001". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf21f71a38d89930001 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf21f71a38d89930001 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sf21f71a38d89930001/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400009e65398e0367d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400009e65398e0367d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400009e65398e0367d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400009e65398e0367d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hf09f31634d718b01fb". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf09f31634d718b01fb line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sf09f31634d718b01fb line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sf09f31634d718b01fb/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400009c66398e4307e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400009c66398e4307e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400009c66398e4307e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400009c66398e4307e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hef1ef1230d597f01f6". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sef1ef1230d597f01f6 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sef1ef1230d597f01f6 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sef1ef1230d597f01f6/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400009867390e82c7e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400009867390e82c7e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400009867390e82c7e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400009867390e82c7e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hed9eb0e2bd417703f0". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sed9eb0e2bd417703f0 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sed9eb0e2bd417703f0 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sed9eb0e2bd417703f0/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400009668390e8287e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400009668390e8287e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400009668390e8287e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400009668390e8287e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hec1eb0c27d296b05eb". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sec1eb0c27d296b05eb line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sec1eb0c27d296b05eb line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sec1eb0c27d296b05eb/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400009469390ec227f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400009469390ec227f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400009469390ec227f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400009469390ec227f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hea9e70a22d115f07e5". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sea9e70a22d115f07e5 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sea9e70a22d115f07e5 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sea9e70a22d115f07e5/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000906a388f01e7f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000906a388f01e7f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000906a388f01e7f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000906a388f01e7f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'he91df061ed015309e0". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se91df061ed015309e0 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se91df061ed015309e0 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_se91df061ed015309e0/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400008e6a388f01a7f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400008e6a388f01a7f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400008e6a388f01a7f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400008e6a388f01a7f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'he79db0419ce9470ddb". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se79db0419ce9470ddb line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se79db0419ce9470ddb line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_se79db0419ce9470ddb/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400008c6b388f41480". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400008c6b388f41480 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400008c6b388f41480 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400008c6b388f41480/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'he61d70414cd93b0fd6". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se61d70414cd93b0fd6 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se61d70414cd93b0fd6 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_se61d70414cd93b0fd6/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000886c380f81080". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000886c380f81080 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000886c380f81080 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000886c380f81080/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'he49d30210cc12f13d0". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se49d30210cc12f13d0 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se49d30210cc12f13d0 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_se49d30210cc12f13d0/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000866d380f80a80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000866d380f80a80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000866d380f80a80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000866d380f80a80/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'he31cb000bcb12317cb". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se31cb000bcb12317cb line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se31cb000bcb12317cb line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_se31cb000bcb12317cb/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000846e378fc0680". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000846e378fc0680 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000846e378fc0680 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000846e378fc0680/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'he21c70006ca1131dc6". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se21c70006ca1131dc6 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se21c70006ca1131dc6 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_se21c70006ca1131dc6/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000806f379000280". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000806f379000280 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000806f379000280 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000806f379000280/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'he09bf0002c910721c2". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se09bf0002c910721c2 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_se09bf0002c910721c2 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_se09bf0002c910721c2/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400007e6f37903fc80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400007e6f37903fc80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400007e6f37903fc80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400007e6f37903fc80/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hdf1bb01fdc80fb27bd". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sdf1bb01fdc80fb27bd line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sdf1bb01fdc80fb27bd line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sdf1bb01fdc80fb27bd/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400007c7037107f880". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400007c7037107f880 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400007c7037107f880 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400007c7037107f880/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hde1b301f8c70eb2db8". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sde1b301f8c70eb2db8 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sde1b301f8c70eb2db8 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sde1b301f8c70eb2db8/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000078713710bf480". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000078713710bf480 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000078713710bf480 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000078713710bf480/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hdc9ab03f3c60df33b4". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sdc9ab03f3c60df33b4 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sdc9ab03f3c60df33b4 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sdc9ab03f3c60df33b4/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000076723690bee80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000076723690bee80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000076723690bee80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000076723690bee80/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hdb1a703efc58cf3baf". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sdb1a703efc58cf3baf line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sdb1a703efc58cf3baf line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sdb1a703efc58cf3baf/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000074723690fea80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000074723690fea80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000074723690fea80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000074723690fea80/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hda19f05eac48c341ab". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sda19f05eac48c341ab line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sda19f05eac48c341ab line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sda19f05eac48c341ab/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000707336913e67f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000707336913e67f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000707336913e67f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000707336913e67f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hd899707e5c40b349a7". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd899707e5c40b349a7 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd899707e5c40b349a7 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sd899707e5c40b349a7/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400006e7436113e07f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400006e7436113e07f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400006e7436113e07f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400006e7436113e07f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hd798f09e1c30a351a3". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd798f09e1c30a351a3 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd798f09e1c30a351a3 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sd798f09e1c30a351a3/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400006a7436117dc7f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400006a7436117dc7f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400006a7436117dc7f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400006a7436117dc7f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hd61870bdcc289359a0". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd61870bdcc289359a0 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd61870bdcc289359a0 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sd61870bdcc289359a0/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000068753591bd87e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000068753591bd87e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000068753591bd87e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000068753591bd87e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hd517f0dd8c2087619c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd517f0dd8c2087619c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd517f0dd8c2087619c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sd517f0dd8c2087619c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000064763591bd27e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000064763591bd27e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000064763591bd27e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000064763591bd27e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hd417711d3c18776999". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd417711d3c18776999 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd417711d3c18776999 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sd417711d3c18776999/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000062763511fce7e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000062763511fce7e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000062763511fce7e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000062763511fce7e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hd296f15cfc10677396". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd296f15cfc10677396 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd296f15cfc10677396 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sd296f15cfc10677396/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000607735123ca7d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000607735123ca7d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000607735123ca7d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000607735123ca7d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hd196319cbc10577d93". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd196319cbc10577d93 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd196319cbc10577d93 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sd196319cbc10577d93/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400005c7735123c47d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400005c7735123c47d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400005c7735123c47d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400005c7735123c47d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hd095b1dc6c08478590". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd095b1dc6c08478590 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sd095b1dc6c08478590 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sd095b1dc6c08478590/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400005a7834927c07c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400005a7834927c07c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400005a7834927c07c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400005a7834927c07c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hcf95321c2c08378f8d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_scf95321c2c08378f8d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_scf95321c2c08378f8d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_scf95321c2c08378f8d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000056793492bbc7b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000056793492bbc7b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000056793492bbc7b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000056793492bbc7b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hce94725bec0027998b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sce94725bec0027998b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sce94725bec0027998b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sce94725bec0027998b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000054793412bb87b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000054793412bb87b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000054793412bb87b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000054793412bb87b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hcd93f2bbac0017a389". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_scd93f2bbac0017a389 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_scd93f2bbac0017a389 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_scd93f2bbac0017a389/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000507a3412fb27a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000507a3412fb27a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000507a3412fb27a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000507a3412fb27a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hcc9332fb6c000bad87". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_scc9332fb6c000bad87 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_scc9332fb6c000bad87 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_scc9332fb6c000bad87/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400004e7a33933ae79". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400004e7a33933ae79 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400004e7a33933ae79 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400004e7a33933ae79/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hcb92b35b2c07fbb985". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_scb92b35b2c07fbb985 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_scb92b35b2c07fbb985 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_scb92b35b2c07fbb985/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400004a7a33933aa79". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400004a7a33933aa79 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400004a7a33933aa79 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400004a7a33933aa79/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hcb11f3bafc07ebc384". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_scb11f3bafc07ebc384 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_scb11f3bafc07ebc384 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_scb11f3bafc07ebc384/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000487b33137a678". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000487b33137a678 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000487b33137a678 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000487b33137a678/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hca11341abc07dbcd83". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sca11341abc07dbcd83 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sca11341abc07dbcd83 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sca11341abc07dbcd83/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000447b3313ba077". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000447b3313ba077 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000447b3313ba077 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000447b3313ba077/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc910b47a8c0fcbd982". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc910b47a8c0fcbd982 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc910b47a8c0fcbd982 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc910b47a8c0fcbd982/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000427c3293b9c76". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000427c3293b9c76 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000427c3293b9c76 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000427c3293b9c76/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc88ff4fa4c0fbbe381". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc88ff4fa4c0fbbe381 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc88ff4fa4c0fbbe381 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc88ff4fa4c0fbbe381/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400003e7c3293f9875". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400003e7c3293f9875 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400003e7c3293f9875 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400003e7c3293f9875/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc78f355a1c17abef80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc78f355a1c17abef80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc78f355a1c17abef80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc78f355a1c17abef80/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400003c7d3213f9474". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400003c7d3213f9474 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400003c7d3213f9474 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400003c7d3213f9474/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc70eb5d9ec1f9bf980". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc70eb5d9ec1f9bf980 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc70eb5d9ec1f9bf980 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc70eb5d9ec1f9bf980/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000387d321439073". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000387d321439073 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000387d321439073 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000387d321439073/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc60df639bc1f880580". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc60df639bc1f880580 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc60df639bc1f880580 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc60df639bc1f880580/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000367d319478c72". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000367d319478c72 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000367d319478c72 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000367d319478c72/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc58d36b98c277c0f80". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc58d36b98c277c0f80 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc58d36b98c277c0f80 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc58d36b98c277c0f80/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000327e319478871". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000327e319478871 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000327e319478871 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000327e319478871/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc50c77396c376c1b81". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc50c77396c376c1b81 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc50c77396c376c1b81 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc50c77396c376c1b81/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400002e7e3114b8470". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400002e7e3114b8470 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400002e7e3114b8470 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400002e7e3114b8470/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc48bb7b93c3f5c2581". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc48bb7b93c3f5c2581 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc48bb7b93c3f5c2581 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc48bb7b93c3f5c2581/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400002c7e3114b806f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400002c7e3114b806f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400002c7e3114b806f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400002c7e3114b806f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc38af8391c474c2f82". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc38af8391c474c2f82 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc38af8391c474c2f82 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc38af8391c474c2f82/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000287e3094f7c6d". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000287e3094f7c6d line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000287e3094f7c6d line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000287e3094f7c6d/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc30a38b8ec4f403b83". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc30a38b8ec4f403b83 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc30a38b8ec4f403b83 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc30a38b8ec4f403b83/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000267f30953786c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000267f30953786c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000267f30953786c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000267f30953786c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc3097938cc5f304585". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc3097938cc5f304585 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc3097938cc5f304585 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc3097938cc5f304585/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000227f30153746b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000227f30153746b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000227f30153746b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000227f30153746b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc288b9d8ac6f244f86". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc288b9d8ac6f244f86 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc288b9d8ac6f244f86 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc288b9d8ac6f244f86/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h40000207f30157706a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000207f30157706a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s40000207f30157706a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s40000207f30157706a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc207fa589c77145b88". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc207fa589c77145b88 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc207fa589c77145b88 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc207fa589c77145b88/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400001c7f2f9576c68". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400001c7f2f9576c68 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400001c7f2f9576c68 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400001c7f2f9576c68/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc1873ad87c8708658a". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc1873ad87c8708658a line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc1873ad87c8708658a line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc1873ad87c8708658a/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400001a7f2f95b6867". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400001a7f2f95b6867 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400001a7f2f95b6867 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400001a7f2f95b6867/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc1067b786c96f86f8c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc1067b786c96f86f8c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc1067b786c96f86f8c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc1067b786c96f86f8c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000016802f15f6465". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000016802f15f6465 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000016802f15f6465 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000016802f15f6465/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc105bbf84ca6ec798f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc105bbf84ca6ec798f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc105bbf84ca6ec798f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc105bbf84ca6ec798f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000012802f15f6064". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000012802f15f6064 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000012802f15f6064 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000012802f15f6064/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc084fc983cb6e08191". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc084fc983cb6e08191 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc084fc983cb6e08191 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc084fc983cb6e08191/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000010802e9635c62". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000010802e9635c62 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000010802e9635c62 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000010802e9635c62/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc0843d382cced08b94". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc0843d382cced08b94 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc0843d382cced08b94 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc0843d382cced08b94/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400000c802e9635861". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400000c802e9635861 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400000c802e9635861 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400000c802e9635861/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc0837db81cdec49597". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc0837db81cdec49597 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc0837db81cdec49597 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc0837db81cdec49597/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h400000a802e167565f". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400000a802e167565f line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s400000a802e167565f line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s400000a802e167565f/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc0027e581cf6b89d9b". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc0027e581cf6b89d9b line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc0027e581cf6b89d9b line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc0027e581cf6b89d9b/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000006802e167525e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000006802e167525e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000006802e167525e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000006802e167525e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc001bef80d06aca59e". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc001bef80d06aca59e line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc001bef80d06aca59e line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc001bef80d06aca59e/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'h4000004802d96b4e5c". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000004802d96b4e5c line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_s4000004802d96b4e5c line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_s4000004802d96b4e5c/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'twm1k_mult' instantiated from design 'twm1k_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,INV=1,TWIDDLE=72'hc000ff780d1ea0afa2". (HDL-193)

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc000ff780d1ea0afa2 line 74 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine twm1k_mult_00000009_1_1_sc000ff780d1ea0afa2 line 84 in file
		'/home/samuelmendes/bcd/design/rtl/twm1k_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs |
====================================================================================
| twm1k_mult_00000009_1_1_sc000ff780d1ea0afa2/35 |   4    |   18    |      2       |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'bf8_serial' instantiated from design 'ifft_serial_00000009_1_00000008_00000001' with
	the parameters "NBW_IN=32'h00000009,NBI_IN=1,NBW_OUT=32'h0000000f,NBI_OUT=5,INV=32'h00000001,BSELI=32'h00000000,BSELII=32'h00000001,LENGTH_I=32'h00000001,LENGTH_2=32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine bf8_serial_00000009_1_0000000f_5_00000001_00000000_00000001_00000001_00000002 line 86 in file
		'/home/samuelmendes/bcd/design/rtl/bf8_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bf2_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bf8_serial_00000009_1_0000000f_5_00000001_00000000_00000001_00000001_00000002 line 98 in file
		'/home/samuelmendes/bcd/design/rtl/bf8_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bf2_data_reg     | Flip-flop |  44   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'ifft_serial_00000009_1_00000008_00000001' with
	the parameters "NBW_IN=32'h0000000f,NBI_IN=5,NBW_OUT=32'h00000008,NBI_OUT=32'h00000001,RND_INF=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/rnd_sat.sv:26: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'bf2i_serial' instantiated from design 'bf8_serial_00000008_00000001_0000000b_00000004_00000000_00000001_00000001_00000002_00000001' with
	the parameters "NBW_IN=32'h00000008,NBW_OUT=32'h00000009,INV=32'h00000000,NBW_C=32'h00000002,BSEL=32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine bf2i_serial_00000008_00000009_00000000_00000002_00000001 line 26 in file
		'/home/samuelmendes/bcd/design/rtl/bf2i_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bf2_fifo' instantiated from design 'bf8_serial_00000008_00000001_0000000b_00000004_00000000_00000001_00000001_00000002_00000001' with
	the parameters "NBW_IN=32'h00000009,NS_FIFO=32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine bf2_fifo_00000009_00000002 line 85 in file
		'/home/samuelmendes/bcd/design/rtl/bf2_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| nsamples.valid_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| nsamples.count_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bf2_fifo_00000009_00000002 line 111 in file
		'/home/samuelmendes/bcd/design/rtl/bf2_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| nsamples.fifo0_reg  | Flip-flop |  36   |  Y  | N  | N  | N  | N  | N  | N  |
| nsamples.fifo1_reg  | Flip-flop |  36   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bf2_fifo' instantiated from design 'bf8_serial_00000008_00000001_0000000b_00000004_00000000_00000001_00000001_00000002_00000001' with
	the parameters "NBW_IN=32'h0000000a,NS_FIFO=32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine bf2_fifo_0000000a_00000001 line 30 in file
		'/home/samuelmendes/bcd/design/rtl/bf2_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| onesample.valid_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| onesample.count_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bf2_fifo_0000000a_00000001 line 54 in file
		'/home/samuelmendes/bcd/design/rtl/bf2_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| onesample.fifo0_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| onesample.fifo1_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bf2ii_serial' instantiated from design 'bf8_serial_00000008_00000001_0000000b_00000004_00000000_00000001_00000001_00000002_00000001' with
	the parameters "NBW_IN=32'h0000000a,NBI_IN=32'h00000003,NBW_OUT=32'h0000000b,NBI_OUT=32'h00000004,INV=32'h00000000,NBW_C=32'h00000002,BSEL=32'h00000001,RND_INF=1". (HDL-193)

Statistics for case statements in always block at line 82 in file
	'/home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine bf2ii_serial_0000000a_00000003_0000000b_00000004_00000000_00000002_00000001_1 line 34 in file
		'/home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bf2ii_serial_0000000a_00000003_0000000b_00000004_00000000_00000002_00000001_1 line 111 in file
		'/home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  44   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'twm1k_mult_0000000b_00000004_0_s400010000400010000' with
	the parameters "NBW_IN=32'h00000015,NBI_IN=32'h00000007,NBW_OUT=32'h0000000b,NBI_OUT=32'h00000004,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bf4' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=32'h00000004,NBW_OUT=32'h0000000d,NBI_OUT=32'h00000006,INV=0,RND_INF=0". (HDL-193)

Inferred memory devices in process
	in routine bf4_0000000b_00000004_0000000d_00000006_0_0 line 79 in file
		'/home/samuelmendes/bcd/design/rtl/bf4.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  104  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=0,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_0_0 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=1,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_1_0 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=2,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_2_0 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=3,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_3_0 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=4,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_4_0 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=5,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_5_0 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=6,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_6_0 line 55 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=7,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_7_0 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=8,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_8_0 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=9,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_9_0 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=10,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_10_0 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=11,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_11_0 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=12,INV=0". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_12_0 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=13,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_13_0 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=14,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_14_0 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,IDX=15,INV=0". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000006_15_0 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bf4' instantiated from design 'bf16_0000000b_00000004_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000006,NBW_OUT=32'h0000000c,NBI_OUT=32'h00000008,INV=0,RND_INF=0". (HDL-193)

Inferred memory devices in process
	in routine bf4_0000000d_00000006_0000000c_00000008_0_0 line 79 in file
		'/home/samuelmendes/bcd/design/rtl/bf4.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  96   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'twm128_0000000c_00000008_9_0' with
	the parameters "NBW_IN=32'h00000016,NBI_IN=32'h0000000b,NBW_OUT=32'h0000000c,NBI_OUT=32'h00000008,RND_INF=32'h00000000". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bf4' instantiated from design 'bf8_0000000c_00000008_0000000c_0000000b_0_1' with
	the parameters "NBW_IN=32'h0000000c,NBI_IN=32'h00000008,NBW_OUT=32'h0000000e,NBI_OUT=32'h0000000a,INV=0". (HDL-193)

Inferred memory devices in process
	in routine bf4_0000000c_00000008_0000000e_0000000a_0 line 79 in file
		'/home/samuelmendes/bcd/design/rtl/bf4.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  112  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'bf8_0000000c_00000008_0000000c_0000000b_0_1' with
	the parameters "NBW_IN=32'h00000018,NBI_IN=32'h0000000c,NBW_OUT=32'h0000000e,NBI_OUT=32'h0000000a,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'bf8_0000000c_00000008_0000000c_0000000b_0_1' with
	the parameters "NBW_IN=32'h0000000f,NBI_IN=32'h0000000b,NBW_OUT=32'h0000000c,NBI_OUT=32'h0000000b,RND_INF=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bf4' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,NBW_OUT=32'h0000000d,NBI_OUT=32'h00000001,INV=1,RND_INF=0". (HDL-193)

Inferred memory devices in process
	in routine bf4_0000000d_00000001_0000000d_00000001_1_0 line 79 in file
		'/home/samuelmendes/bcd/design/rtl/bf4.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  104  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=0,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_0_1 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=1,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_1_1 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=2,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_2_1 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=3,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_3_1 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=4,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_4_1 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=5,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_5_1 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=6,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_6_1 line 62 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=7,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_7_1 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=8,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_8_1 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=9,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_9_1 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=10,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_10_1 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=11,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_11_1 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=12,INV=1". (HDL-193)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_12_1 line 43 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=13,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_13_1 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=14,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_14_1 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'twm16' instantiated from design 'bf16_0000000d_00000001_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,IDX=15,INV=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/twm16.sv:60: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine twm16_0000000d_00000001_15_1 line 104 in file
		'/home/samuelmendes/bcd/design/rtl/twm16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'twm128_0000000d_00000001_9_1' with
	the parameters "NBW_IN=32'h00000017,NBI_IN=32'h00000004,NBW_OUT=32'h0000000d,NBI_OUT=32'h00000001,RND_INF=32'h00000000". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bf4' instantiated from design 'bf8_0000000d_00000001_00000009_1_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBI_IN=32'h00000001,NBW_OUT=32'h0000000f,NBI_OUT=32'h00000003,INV=1". (HDL-193)

Inferred memory devices in process
	in routine bf4_0000000d_00000001_0000000f_00000003_1 line 79 in file
		'/home/samuelmendes/bcd/design/rtl/bf4.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  120  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'bf8_0000000d_00000001_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000019,NBI_IN=32'h00000005,NBW_OUT=32'h0000000f,NBI_OUT=32'h00000003,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'bf8_0000000d_00000001_00000009_1_1_0' with
	the parameters "NBW_IN=32'h00000010,NBI_IN=32'h00000004,NBW_OUT=32'h00000009,NBI_OUT=1,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'twm1k_mult_00000009_1_1_s400010000400010000' with
	the parameters "NBW_IN=32'h00000013,NBI_IN=32'h00000004,NBW_OUT=32'h00000009,NBI_OUT=1,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bf2i_serial' instantiated from design 'bf8_serial_00000009_1_0000000f_5_00000001_00000000_00000001_00000001_00000002' with
	the parameters "NBW_IN=32'h00000009,NBW_OUT=32'h0000000a,INV=32'h00000001,NBW_C=32'h00000002,BSEL=32'h00000000". (HDL-193)

Inferred memory devices in process
	in routine bf2i_serial_00000009_0000000a_00000001_00000002_00000000 line 26 in file
		'/home/samuelmendes/bcd/design/rtl/bf2i_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bf2_fifo' instantiated from design 'bf8_serial_00000009_1_0000000f_5_00000001_00000000_00000001_00000001_00000002' with
	the parameters "NBW_IN=32'h0000000b,NS_FIFO=32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine bf2_fifo_0000000b_00000002 line 85 in file
		'/home/samuelmendes/bcd/design/rtl/bf2_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| nsamples.valid_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| nsamples.count_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bf2_fifo_0000000b_00000002 line 111 in file
		'/home/samuelmendes/bcd/design/rtl/bf2_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| nsamples.fifo0_reg  | Flip-flop |  44   |  Y  | N  | N  | N  | N  | N  | N  |
| nsamples.fifo1_reg  | Flip-flop |  44   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bf2ii_serial' instantiated from design 'bf8_serial_00000009_1_0000000f_5_00000001_00000000_00000001_00000001_00000002' with
	the parameters "NBW_IN=32'h0000000b,NBI_IN=3,NBW_OUT=32'h0000000f,NBI_OUT=5,INV=32'h00000001,NBW_C=32'h00000002,BSEL=32'h00000001,RND_INF=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv:125: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv:126: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv:125: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 130 in file
	'/home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           131            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine bf2ii_serial_0000000b_3_0000000f_5_00000001_00000002_00000001_1 line 34 in file
		'/home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bf2ii_serial_0000000b_3_0000000f_5_00000001_00000002_00000001_1 line 159 in file
		'/home/samuelmendes/bcd/design/rtl/bf2ii_serial.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  60   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rnd' instantiated from design 'rnd_sat_0000000f_5_00000008_00000001_1' with
	the parameters "NBW_IN=32'h0000000f,NBW_OUT=32'h0000000c,RND_INF=1". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/rnd.sv:35: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/rnd.sv:35: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/rnd.sv:35: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'rnd_sat_0000000f_5_00000008_00000001_1' with
	the parameters "NBW_IN=32'h0000000d,NBW_OUT=32'h00000008". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'bf2ii_serial_0000000a_00000003_0000000b_00000004_00000000_00000002_00000001_1' with
	the parameters "NBW_IN=32'h00000013,NBI_IN=32'h00000004,NBW_OUT=32'h0000000a,NBI_OUT=32'h00000003,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rnd' instantiated from design 'rnd_sat_00000015_00000007_0000000b_00000004_0' with
	the parameters "NBW_IN=32'h00000015,NBW_OUT=32'h0000000e,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'rnd_sat_00000015_00000007_0000000b_00000004_0' with
	the parameters "NBW_IN=32'h0000000f,NBW_OUT=32'h0000000b". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'twm16_0000000d_00000006_5_0' with
	the parameters "NBW_IN=32'h00000015,NBI_IN=32'h00000007,NBW_OUT=32'h0000000d,NBI_OUT=32'h00000006,RND_INF=32'h00000000". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'bf4_0000000d_00000006_0000000c_00000008_0_0' with
	the parameters "NBW_IN=32'h0000000f,NBI_IN=32'h00000008,NBW_OUT=32'h0000000c,NBI_OUT=32'h00000008,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rnd' instantiated from design 'rnd_sat_00000016_0000000b_0000000c_00000008_00000000' with
	the parameters "NBW_IN=32'h00000016,NBW_OUT=32'h0000000f,RND_INF=32'h00000000". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'rnd_sat_00000016_0000000b_0000000c_00000008_00000000' with
	the parameters "NBW_IN=32'h00000010,NBW_OUT=32'h0000000c". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'rnd' instantiated from design 'rnd_sat_00000018_0000000c_0000000e_0000000a_0' with
	the parameters "NBW_IN=32'h00000018,NBW_OUT=32'h00000010,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'rnd_sat_00000018_0000000c_0000000e_0000000a_0' with
	the parameters "NBW_IN=32'h00000011,NBW_OUT=32'h0000000e". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'rnd_sat_0000000f_0000000b_0000000c_0000000b_1' with
	the parameters "NBW_IN=32'h0000000d,NBW_OUT=32'h0000000c". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'bf4_0000000d_00000001_0000000d_00000001_1_0' with
	the parameters "NBW_IN=32'h0000000f,NBI_IN=32'h00000003,NBW_OUT=32'h0000000d,NBI_OUT=32'h00000001,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rnd_sat' instantiated from design 'twm16_0000000d_00000001_5_1' with
	the parameters "NBW_IN=32'h00000015,NBI_IN=32'h00000002,NBW_OUT=32'h0000000d,NBI_OUT=32'h00000001,RND_INF=32'h00000000". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rnd' instantiated from design 'rnd_sat_00000017_00000004_0000000d_00000001_00000000' with
	the parameters "NBW_IN=32'h00000017,NBW_OUT=32'h00000010,RND_INF=32'h00000000". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'rnd_sat_00000017_00000004_0000000d_00000001_00000000' with
	the parameters "NBW_IN=32'h00000011,NBW_OUT=32'h0000000d". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'rnd' instantiated from design 'rnd_sat_00000019_00000005_0000000f_00000003_0' with
	the parameters "NBW_IN=32'h00000019,NBW_OUT=32'h00000011,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'rnd_sat_00000019_00000005_0000000f_00000003_0' with
	the parameters "NBW_IN=32'h00000012,NBW_OUT=32'h0000000f". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'rnd' instantiated from design 'rnd_sat_00000010_00000004_00000009_1_0' with
	the parameters "NBW_IN=32'h00000010,NBW_OUT=32'h0000000c,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'rnd_sat_00000010_00000004_00000009_1_0' with
	the parameters "NBW_IN=32'h0000000d,NBW_OUT=32'h00000009". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'rnd' instantiated from design 'rnd_sat_00000013_00000004_00000009_1_0' with
	the parameters "NBW_IN=32'h00000013,NBW_OUT=32'h0000000c,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rnd' instantiated from design 'rnd_sat_00000013_00000004_0000000a_00000003_0' with
	the parameters "NBW_IN=32'h00000013,NBW_OUT=32'h0000000b,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'rnd_sat_00000013_00000004_0000000a_00000003_0' with
	the parameters "NBW_IN=32'h0000000c,NBW_OUT=32'h0000000a". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'sat' instantiated from design 'rnd_sat_00000015_00000007_0000000d_00000006_00000000' with
	the parameters "NBW_IN=32'h0000000f,NBW_OUT=32'h0000000d". (HDL-193)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/samuelmendes/bcd/design/rtl/sat.sv:26: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'rnd' instantiated from design 'rnd_sat_0000000f_00000008_0000000c_00000008_0' with
	the parameters "NBW_IN=32'h0000000f,NBW_OUT=32'h0000000c,RND_INF=0". (HDL-193)
Presto compilation completed successfully.
1
## Linking to 
link
Warning: Can't read link_library file '/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_25C.db'. (UID-3)

  Linking design 'bcd'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (863 designs)             /home/samuelmendes/bcd/design/script/dc/rm_dc_scripts/bcd.db, etc
  C28SOI_SC_12_CORE_LL (library) /usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db
  C28SOI_SC_12_CORE_LL (library) /usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_125C.db
  C28SOI_SC_12_CORE_LL (library) /usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db
  C28SOI_SC_12_CORE_LL (library) /usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ff28_0.80V_0.00V_0.00V_0.00V_m40C.db
  dw_foundation.sldb (library) /usr/local/synopsys/syn/L-2016.03-SP5-5/libraries/syn/dw_foundation.sldb

1
# OR
# You can read an elaborated design from the same release.
# Using an elaborated design from an older release will not give the best results.
# read_ddc ${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
write -hierarchy -format ddc -output ${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
Writing ddc file '../../structural/dc/bcd.elab.ddc'.
1
write -hierarchy -format verilog -output ${DCRM_ELABORATED_DESIGN_VERILOG_OUTPUT_FILE}
Writing verilog file '/home/samuelmendes/bcd/design/script/structural/dc/bcd.elab.v'.
Warning: Module bf2i_serial_00000008_00000009_00000000_00000002_00000001 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bf2_fifo_00000009_00000002 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bf2_fifo_0000000a_00000001 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_0000000c_0000000a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bf2ii_serial_0000000a_00000003_0000000b_00000004_00000000_00000002_00000001_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bf8_serial_00000008_00000001_0000000b_00000004_00000000_00000001_00000001_00000002_00000001 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fft_serial_00000008_00000001 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_0000000f_0000000b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400010000400010000 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400010002400050002 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000d0005400110005 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400010003400090005 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40019000940021000b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400010005400090007 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40024fe0e3f830fe10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000100064000d0009 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3f834fe133f840fc16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40001000840010fe0c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3f840fc173f050fa1b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40001000940014fe0e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3f84cfa1c3f05cf821 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40001000b40014fe10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3f058f8213e86cf426 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fe0d40018fe13 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3f064f4253e07cf22b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fe0e4001cfc15 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3e870f22a3d88cee30 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fe1040020fc17 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3e07cee2e3d09ce835 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fe1140024fa1a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3d888ec323c8a8e43a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fe1340024fa1c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3d094e8373b8b8de3f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fc1440028f81e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3d0a0e43b3b0c8da44 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fc164002cf821 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3c8acde3f3a0d4d448 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fc173f830f623 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3b8b8da43398e4cc4d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fc193f834f425 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3b0c4d447388f0c651 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fa1b3f834f427 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3a8d0d04b37900be55 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fa1c3f838f22a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3a0dcca4f3690cb859 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000fa1e3f83cf02c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s390e8c45235918b05d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000f81f3f840ee2e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s388f0be5634928a861 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000f8213f840ee30 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s378fcb859331349e64 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000f6223f844ec32 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s37108b05d321409668 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000f6243f848ea35 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s36110aa603094c8c6b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000f4253f84ce837 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3511ca2632f958846e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000f4273f050e639 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s349289c662e1647a71 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000f4283f050e43b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3393094692c9707073 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000f22a3f054e23d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s3293c8c6b2b9786675 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000f22b3f058de3f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s31944846e2a1845c77 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000f02d3f05cdc41 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s309507c702898c5279 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000ee2e3f05cda43 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s2f958747227198487b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000ee303f060d845 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s2e9606a74251a03c7c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000ec313f064d447 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s2d96c6276239a8327e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000ec323e868d249 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s2c1745a78221b4287e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000ea343e86cd04b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s2b17c507a201bc1c7f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000e8353e86ccc4d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s2a184487b1e9c41280 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000e8373e870ca4f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s2898c3e7c1d1c80680 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000e6383e874c651 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s27994367d1b1d3fc80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000e43a3e878c452 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s2619c2c7e191dbf080 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000e43b3e078c054 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s251a4227f179dfe67f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000e23c3e07cbe56 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s239a81a7f159e7da7f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000e03e3e080ba58 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s221b01080139ebd07e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000de3f3e084b859 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s211b80680121efc47d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000de403e084b45b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s1f9bffc80101f3ba7b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000dc423d888b05d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s1e1c7f4800e1f7b07a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000da433d88cae5e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s1d1cbea800c1fba678 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000d8443d890aa60 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s1b9d3e07f0a1fb9c76 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000d6463d890a661 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s1a1d7d87e081ff9273 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000d4473d094a263 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s189dbce7e069ff8871 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000d4483d0989e64 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s171dfc47d04a037e6e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000d24a3d09c9c66 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s159e7bc7b02a03746b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000d04b3d09c9867 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s141ebb27a00a036c68 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000ce4c3d0a09469 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s129ebaa79fea036265 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000cc4e3c8a4906a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s111efa077fca035a61 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000ca4f3c8a88c6b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s0f9f39875faa03525e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000c8503c8a8886d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s0e1f79073f89ff4a5a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000c6513c8ac846e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s0c9fb8871f69ff4256 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000c4523c0b0806f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s0b1fb806ff49fb3c52 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000c2543c0b47c70 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s099ff786cf29f7344e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000c0553c0b47871 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s081ff706af11f32e49 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000be563b8b87472 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s069ff6867ef1ef2844 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000bc573b8bc6e73 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s04a036064ed1eb2240 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000ba583b8c06a74 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s032035861eb1e71c3b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000b8593b8c06675 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s01a03525ee99e31836 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000b65b3b0c46276 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s002034a5be79db1431 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000b25c3b0c85e77 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sfea034457e59d7102c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000b05d3b0c85a78 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sfd2033e54e41cf0c27 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000ae5e3a8cc5479 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sfba033850e21c70821 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000ac5f3a8d0507a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sf99ff324ce09bf061c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000aa603a8d44c7a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sf81ff2c48df1b70417 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000a8613a0d4487b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sf69ff2844dd1af0211 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000a4623a0d8427c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sf51fb2240db9a7020c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000a2633a0dc3e7c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sf39fb1e3cda19f0006 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000a064398dc3a7d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sf21f71a38d89930001 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400009e65398e0367d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sf09f31634d718b01fb contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400009c66398e4307e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sef1ef1230d597f01f6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400009867390e82c7e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sed9eb0e2bd417703f0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400009668390e8287e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sec1eb0c27d296b05eb contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400009469390ec227f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sea9e70a22d115f07e5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000906a388f01e7f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_se91df061ed015309e0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400008e6a388f01a7f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_se79db0419ce9470ddb contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400008c6b388f41480 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_se61d70414cd93b0fd6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000886c380f81080 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_se49d30210cc12f13d0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000866d380f80a80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_se31cb000bcb12317cb contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000846e378fc0680 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_se21c70006ca1131dc6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000806f379000280 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_se09bf0002c910721c2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400007e6f37903fc80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sdf1bb01fdc80fb27bd contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400007c7037107f880 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sde1b301f8c70eb2db8 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000078713710bf480 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sdc9ab03f3c60df33b4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000076723690bee80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sdb1a703efc58cf3baf contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000074723690fea80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sda19f05eac48c341ab contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000707336913e67f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sd899707e5c40b349a7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400006e7436113e07f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sd798f09e1c30a351a3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400006a7436117dc7f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sd61870bdcc289359a0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000068753591bd87e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sd517f0dd8c2087619c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000064763591bd27e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sd417711d3c18776999 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000062763511fce7e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sd296f15cfc10677396 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000607735123ca7d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sd196319cbc10577d93 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400005c7735123c47d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sd095b1dc6c08478590 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400005a7834927c07c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_scf95321c2c08378f8d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000056793492bbc7b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sce94725bec0027998b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000054793412bb87b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_scd93f2bbac0017a389 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000507a3412fb27a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_scc9332fb6c000bad87 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400004e7a33933ae79 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_scb92b35b2c07fbb985 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400004a7a33933aa79 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_scb11f3bafc07ebc384 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000487b33137a678 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sca11341abc07dbcd83 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000447b3313ba077 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc910b47a8c0fcbd982 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000427c3293b9c76 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc88ff4fa4c0fbbe381 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400003e7c3293f9875 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc78f355a1c17abef80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400003c7d3213f9474 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc70eb5d9ec1f9bf980 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000387d321439073 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc60df639bc1f880580 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000367d319478c72 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc58d36b98c277c0f80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000327e319478871 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc50c77396c376c1b81 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400002e7e3114b8470 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc48bb7b93c3f5c2581 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400002c7e3114b806f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc38af8391c474c2f82 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000287e3094f7c6d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc30a38b8ec4f403b83 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000267f30953786c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc3097938cc5f304585 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000227f30153746b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc288b9d8ac6f244f86 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s40000207f30157706a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc207fa589c77145b88 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400001c7f2f9576c68 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc1873ad87c8708658a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400001a7f2f95b6867 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc1067b786c96f86f8c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000016802f15f6465 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc105bbf84ca6ec798f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000012802f15f6064 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc084fc983cb6e08191 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000010802e9635c62 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc0843d382cced08b94 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400000c802e9635861 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc0837db81cdec49597 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s400000a802e167565f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc0027e581cf6b89d9b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000006802e167525e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc001bef80d06aca59e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_s4000004802d96b4e5c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_0000000b_00000004_0_sc000ff780d1ea0afa2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_0000000f_0000000d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_0000000d_0000000c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_00000010_0000000c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_00000011_0000000e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rnd_0000000f_0000000c_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module fft1k_00000008_00000001_0000000c_0000000b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_00000010_0000000d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Verilog writer has added 10 nets to module filter_unit_0000000c_0000000b_0000000d_0000000b_00000009_00000002_00000004 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Module filter_unit_0000000c_0000000b_0000000d_0000000b_00000009_00000002_00000004 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module filter_set_0000000c_0000000b_0000000d_0000000b_00000009_00000002 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_00000011_0000000d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_00000012_0000000f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_0000000d_00000009 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400010000400010000 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400010002400050002 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000d0005400110005 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400010003400090005 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40019000940021000b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400010005400090007 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40024fe0e3f830fe10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000100064000d0009 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3f834fe133f840fc16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40001000840010fe0c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3f840fc173f050fa1b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40001000940014fe0e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3f84cfa1c3f05cf821 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40001000b40014fe10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3f058f8213e86cf426 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fe0d40018fe13 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3f064f4253e07cf22b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fe0e4001cfc15 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3e870f22a3d88cee30 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fe1040020fc17 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3e07cee2e3d09ce835 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fe1140024fa1a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3d888ec323c8a8e43a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fe1340024fa1c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3d094e8373b8b8de3f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fc1440028f81e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3d0a0e43b3b0c8da44 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fc164002cf821 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3c8acde3f3a0d4d448 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fc173f830f623 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3b8b8da43398e4cc4d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fc193f834f425 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3b0c4d447388f0c651 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fa1b3f834f427 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3a8d0d04b37900be55 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fa1c3f838f22a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3a0dcca4f3690cb859 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000fa1e3f83cf02c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s390e8c45235918b05d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000f81f3f840ee2e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s388f0be5634928a861 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000f8213f840ee30 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s378fcb859331349e64 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000f6223f844ec32 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s37108b05d321409668 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000f6243f848ea35 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s36110aa603094c8c6b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000f4253f84ce837 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3511ca2632f958846e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000f4273f050e639 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s349289c662e1647a71 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000f4283f050e43b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3393094692c9707073 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000f22a3f054e23d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s3293c8c6b2b9786675 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000f22b3f058de3f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s31944846e2a1845c77 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000f02d3f05cdc41 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s309507c702898c5279 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000ee2e3f05cda43 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s2f958747227198487b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000ee303f060d845 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s2e9606a74251a03c7c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000ec313f064d447 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s2d96c6276239a8327e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000ec323e868d249 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s2c1745a78221b4287e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000ea343e86cd04b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s2b17c507a201bc1c7f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000e8353e86ccc4d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s2a184487b1e9c41280 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000e8373e870ca4f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s2898c3e7c1d1c80680 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000e6383e874c651 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s27994367d1b1d3fc80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000e43a3e878c452 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s2619c2c7e191dbf080 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000e43b3e078c054 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s251a4227f179dfe67f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000e23c3e07cbe56 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s239a81a7f159e7da7f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000e03e3e080ba58 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s221b01080139ebd07e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000de3f3e084b859 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s211b80680121efc47d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000de403e084b45b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s1f9bffc80101f3ba7b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000dc423d888b05d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s1e1c7f4800e1f7b07a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000da433d88cae5e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s1d1cbea800c1fba678 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000d8443d890aa60 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s1b9d3e07f0a1fb9c76 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000d6463d890a661 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s1a1d7d87e081ff9273 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000d4473d094a263 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s189dbce7e069ff8871 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000d4483d0989e64 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s171dfc47d04a037e6e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000d24a3d09c9c66 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s159e7bc7b02a03746b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000d04b3d09c9867 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s141ebb27a00a036c68 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000ce4c3d0a09469 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s129ebaa79fea036265 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000cc4e3c8a4906a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s111efa077fca035a61 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000ca4f3c8a88c6b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s0f9f39875faa03525e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000c8503c8a8886d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s0e1f79073f89ff4a5a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000c6513c8ac846e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s0c9fb8871f69ff4256 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000c4523c0b0806f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s0b1fb806ff49fb3c52 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000c2543c0b47c70 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s099ff786cf29f7344e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000c0553c0b47871 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s081ff706af11f32e49 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000be563b8b87472 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s069ff6867ef1ef2844 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000bc573b8bc6e73 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s04a036064ed1eb2240 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000ba583b8c06a74 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s032035861eb1e71c3b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000b8593b8c06675 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s01a03525ee99e31836 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000b65b3b0c46276 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s002034a5be79db1431 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000b25c3b0c85e77 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sfea034457e59d7102c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000b05d3b0c85a78 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sfd2033e54e41cf0c27 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000ae5e3a8cc5479 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sfba033850e21c70821 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000ac5f3a8d0507a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sf99ff324ce09bf061c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000aa603a8d44c7a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sf81ff2c48df1b70417 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000a8613a0d4487b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sf69ff2844dd1af0211 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000a4623a0d8427c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sf51fb2240db9a7020c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000a2633a0dc3e7c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sf39fb1e3cda19f0006 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000a064398dc3a7d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sf21f71a38d89930001 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400009e65398e0367d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sf09f31634d718b01fb contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400009c66398e4307e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sef1ef1230d597f01f6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400009867390e82c7e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sed9eb0e2bd417703f0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400009668390e8287e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sec1eb0c27d296b05eb contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400009469390ec227f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sea9e70a22d115f07e5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000906a388f01e7f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_se91df061ed015309e0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400008e6a388f01a7f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_se79db0419ce9470ddb contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400008c6b388f41480 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_se61d70414cd93b0fd6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000886c380f81080 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_se49d30210cc12f13d0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000866d380f80a80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_se31cb000bcb12317cb contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000846e378fc0680 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_se21c70006ca1131dc6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000806f379000280 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_se09bf0002c910721c2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400007e6f37903fc80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sdf1bb01fdc80fb27bd contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400007c7037107f880 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sde1b301f8c70eb2db8 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000078713710bf480 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sdc9ab03f3c60df33b4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000076723690bee80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sdb1a703efc58cf3baf contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000074723690fea80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sda19f05eac48c341ab contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000707336913e67f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sd899707e5c40b349a7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400006e7436113e07f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sd798f09e1c30a351a3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400006a7436117dc7f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sd61870bdcc289359a0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000068753591bd87e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sd517f0dd8c2087619c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000064763591bd27e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sd417711d3c18776999 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000062763511fce7e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sd296f15cfc10677396 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000607735123ca7d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sd196319cbc10577d93 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400005c7735123c47d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sd095b1dc6c08478590 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400005a7834927c07c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_scf95321c2c08378f8d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000056793492bbc7b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sce94725bec0027998b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000054793412bb87b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_scd93f2bbac0017a389 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000507a3412fb27a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_scc9332fb6c000bad87 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400004e7a33933ae79 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_scb92b35b2c07fbb985 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400004a7a33933aa79 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_scb11f3bafc07ebc384 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000487b33137a678 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sca11341abc07dbcd83 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000447b3313ba077 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc910b47a8c0fcbd982 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000427c3293b9c76 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc88ff4fa4c0fbbe381 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400003e7c3293f9875 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc78f355a1c17abef80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400003c7d3213f9474 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc70eb5d9ec1f9bf980 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000387d321439073 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc60df639bc1f880580 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000367d319478c72 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc58d36b98c277c0f80 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000327e319478871 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc50c77396c376c1b81 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400002e7e3114b8470 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc48bb7b93c3f5c2581 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400002c7e3114b806f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc38af8391c474c2f82 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000287e3094f7c6d contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc30a38b8ec4f403b83 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000267f30953786c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc3097938cc5f304585 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000227f30153746b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc288b9d8ac6f244f86 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s40000207f30157706a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc207fa589c77145b88 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400001c7f2f9576c68 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc1873ad87c8708658a contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400001a7f2f95b6867 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc1067b786c96f86f8c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000016802f15f6465 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc105bbf84ca6ec798f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000012802f15f6064 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc084fc983cb6e08191 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000010802e9635c62 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc0843d382cced08b94 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400000c802e9635861 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc0837db81cdec49597 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s400000a802e167565f contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc0027e581cf6b89d9b contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000006802e167525e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc001bef80d06aca59e contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_s4000004802d96b4e5c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module twm1k_mult_00000009_1_1_sc000ff780d1ea0afa2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bf2i_serial_00000009_0000000a_00000001_00000002_00000000 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bf2_fifo_0000000b_00000002 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bf2ii_serial_0000000b_3_0000000f_5_00000001_00000002_00000001_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bf8_serial_00000009_1_0000000f_5_00000001_00000000_00000001_00000001_00000002 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sat_0000000d_00000008 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ifft_serial_00000009_1_00000008_00000001 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ifft1k_0000000d_00000001_00000008_00000001 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bcd contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
### ADDED FROM DSP_PD
#################################################################################
# Load UPF MV Setup
#
# golden.upf, a UPF template file, can be used as a reference to develop a UPF-based
# low power intent file.
#
# You can also use Visual UPF in Design Vision to generate a UPF template for
# your design. To open the Visual UPF dialog box, choose Power > Visual UPF.
# For information about Visual UPF, see the Power Compiler User Guide.
#
# If the UPF file cannot be loaded, do not proceed with the flow.
# The UPF file is required to continue successfully.
#
# Note: load_upf does not support the $search_path variable.
#       Include the relative or absolute path to the UPF file.
#
#################################################################################
set upf_create_implicit_supply_sets false
false
# Exit immediately if the UPF file is not found
if {![load_upf -strict_check true ${DCRM_MV_UPF_INPUT_FILE}]} {
  puts "RM-Error: Unable to load UPF file ${DCRM_MV_UPF_INPUT_FILE}"
  exit 1
}


Loading Golden UPF file ../../../power/bcd.upf ...
## Create Power Domains
############################
create_power_domain TOP
create_power_domain core  -elements {uu_bcd_core}
## Create supply port/nets
############################
create_supply_port VDD -domain TOP -direction in
create_supply_net VDD -domain TOP
create_supply_net VDD -domain core -reuse
connect_supply_net VDD -ports {VDD}
create_supply_port VSS -domain TOP -direction in
create_supply_net VSS -domain TOP
create_supply_net VSS -domain core -reuse
connect_supply_net VSS -ports {VSS}
## Output of power shutdown
create_supply_net core_VDD -domain core
## Setting Power Domain's Primary Supply Nets
#############################################
# Specify the Primary Supply
set_domain_supply_net TOP  -primary_power_net VDD -primary_ground_net VSS
set_domain_supply_net core -primary_power_net core_VDD -primary_ground_net VSS
## Power Definition for Power Domain PD_RX
##################################################
# Create Power Switch
create_power_switch   core_sw                                 -domain             core                                    -output_supply_port {VDD core_VDD}                          -input_supply_port  {VDDG VDD}                              -control_port       {SLEEP uu_bcd_core/i_static_shut_off}   -on_state           {on_state VDDG {!SLEEP}}
## Headers less leakage but bigger
map_power_switch core_sw -domain core -lib_cells HEAD8_A12TR_C38
Warning: The library cell HEAD8_A12TR_C38 specified in the command is not found and is ignored. (UPF-126)
Warning: Unable to find a match for some of the library cells specified. (UPF-091)
# Define Isolation Constraints
set_isolation           core_iso   -domain               core       -isolation_power_net  VDD        -isolation_ground_net VSS        -clamp_value          0          -applies_to           outputs
set_isolation_control core_iso            -domain             core                -isolation_signal   i_static_shut_off   -isolation_sense    high                -location           parent
## Sink side cell (placed on always-on domain)
map_isolation_cell core_iso -domain core  -lib_cells {A2BISO_X1M_A12TH_C38}
Warning: The library cell A2BISO_X1M_A12TH_C38 specified in the command is not found and is ignored. (UPF-126)
Error: Could not find a match for any of the library cells specified in -lib_cells option of map_isolation_cell command. (UPF-669)
## Define Port State for each Domain
####################################
add_port_state VDD  -state {state1 0.765000}
add_port_state VSS  -state {state1 0.000000}
add_port_state core_sw/VDD  -state {state1 0.765000}  -state {VDD_off off} 
## Define the Port State Table for the Entire System
####################################################
create_pst            visual_upf_generated_pst -supplies { VDD    VSS    core_sw/VDD }
add_pst_state s0 -pst visual_upf_generated_pst -state    { state1 state1 state1      }
add_pst_state s1 -pst visual_upf_generated_pst -state    { state1 state1 VDD_off     }
set_port_attributes -elements { . } -attribute related_supply_default_primary true
Information: Resolving '.' to the current scope 'bcd'.

End loading UPF file ../../../power/bcd.upf
# For DC Explorer tool a modified version of the input UPF file is created, 
# ${DCRM_MV_UPF_INPUT_FILE}.de_upf_rtl. This files contains the original 
# minimal UPF information including the additional strategies derived 
# by the tool.
if {[shell_is_in_exploration_mode]} {
  generate_rtl_upf -path ${POWER_DIR} 
}
### ADDED FROM DSP_PD
#################################################################################
# Apply Logical Design Constraints
#################################################################################
# You can use either SDC file ${DCRM_SDC_INPUT_FILE} or Tcl file 
# ${DCRM_CONSTRAINTS_INPUT_FILE} to constrain your design.
if {[file exists [which ${DCRM_SDC_INPUT_FILE}]]} {
  puts "RM-Info: Reading SDC file [which ${DCRM_SDC_INPUT_FILE}]\n"
  read_sdc ${DCRM_SDC_INPUT_FILE}
}
Warning: File '../../constraints/bcd.sdc' was not found in search path. (CMD-030)
if {[file exists [which ${DCRM_CONSTRAINTS_INPUT_FILE}]]} {
  puts "RM-Info: Sourcing script file [which ${DCRM_CONSTRAINTS_INPUT_FILE}]\n"
  source -echo -verbose ${DCRM_CONSTRAINTS_INPUT_FILE}
}
Warning: File '../../constraints/bcd.tcl' was not found in search path. (CMD-030)
# You can enable analysis and optimization for multiple clocks per register.
# To use this, you must constrain to remove false interactions between mutually exclusive
# clocks.  This is needed to prevent unnecessary analysis that can result in
# a significant runtime increase with this feature enabled.
#
# set_clock_groups -physically_exclusive | -logically_exclusive | -asynchronous #                  -group {CLKA, CLKB} -group {CLKC, CLKD} 
#
#set_app_var timing_enable_multiple_clocks_per_reg true
#################################################################################
# Apply The Operating Conditions
#################################################################################
# Set operating condition on top level
# set_operating_conditions -max <max_opcond> -min <min_opcond>
### ADDED FROM DSP_PD
# Set operating condition on top level
set_operating_conditions -max {ssa_nominal_max_0p765v_0c}
Warning: Operating conditions 'ssa_nominal_max_0p765v_0c' not found. (UID-63)
Error: No operating conditions were found. (UID-62)
0
#set_operating_conditions -max {ss_cworst_0p765v_1p40v_0c}
#set_operating_conditions -max {ss_0p765v_0p765v_0c}
#################################################################################
# Define Operating Voltages on Power Nets
#################################################################################
# Important Note: set_related_supply net settings should now be included in the
#                 RTL UPF otherwise Formality verification will fail.
# Create a file with the "set_voltage" commands for your design.
# Example: set_voltage 1.08 -object_list [list TOP.primary.power LEON3_p0.primary.power]  
if {[file exists [which ${DCRM_MV_SET_VOLTAGE_INPUT_FILE}]]} {
  puts "RM-Info: Sourcing script file [which ${DCRM_MV_SET_VOLTAGE_INPUT_FILE}]\n"
  source -echo -verbose ${DCRM_MV_SET_VOLTAGE_INPUT_FILE}
}
Warning: File '../../power/bcd.set_voltage.tcl' was not found in search path. (CMD-030)
# set_voltage commands will be written out in SDC version 1.8 and might
# be defined as a part of the SDC for your design.
check_mv_design -verbose
Warning: Can't read link_library file '/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_25C.db'. (UID-3)
--------------------------------------------------------------------------------
                            Clock Gating Style Checks
--------------------------------------------------------------------------------
No clock gating style defined yet.

--------------------------------------------------------------------------------
                         Target Library Subset Checks
--------------------------------------------------------------------------------
Error: Could not read the following target libraries:
/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C_2ey.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_ss28_0.80V_0.00V_0.00V_0.00V_m40C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_125C.db/usr/local/cmos28fdsoi_24/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.80V_0.00V_0.00V_0.00V_25C.db 
 (UIO-3)
No Errors/Warnings Found.

--------------------------------------------------------------------------------
                             Level Shifter Checks
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------
                        Level Shifter Checks Summary
--------------------------------------------------------------------------------
No Errors/Warnings Found.

--------------------------------------------------------------------------------
                             Power Domain Checks
--------------------------------------------------------------------------------
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_valid_reg/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10273/DATA2_0 (related supply net (VDD,VSS)). Isolation cell is required on net core_valid connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_7 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[7] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_6 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[6] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_5 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[5] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_4 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[4] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_3 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[3] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_2 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[2] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_0 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[0] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_15 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[15] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_14 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[14] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_13 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[13] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_12 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[12] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_11 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[11] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_10 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[10] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_9 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[9] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_8 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[8] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_23 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[23] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_22 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[22] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_21 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[21] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_20 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[20] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_19 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[19] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_18 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[18] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_17 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[17] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_16 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[16] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_31 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[31] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_30 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[30] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_29 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[29] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_28 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[28] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_27 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[27] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_26 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[26] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_25 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[25] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_24 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[24] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_39 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[39] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_38 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[38] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_37 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[37] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_36 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[36] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_35 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[35] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_34 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[34] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_33 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[33] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_32 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[32] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_47 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[47] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_46 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[46] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_45 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[45] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_44 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[44] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_43 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[43] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_42 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[42] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_41 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[41] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_40 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[40] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_55 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[55] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_54 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[54] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_53 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[53] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_52 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[52] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_51 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[51] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_50 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[50] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_49 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[49] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_48 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[48] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_63 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[63] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_62 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[62] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_61 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[61] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_60 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[60] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_59 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[59] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_58 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[58] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_57 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[57] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_56 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[56] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_71 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[71] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_70 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[70] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_69 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[69] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_68 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[68] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_67 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[67] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_66 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[66] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_65 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[65] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_64 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[64] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_79 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[79] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_78 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[78] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_77 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[77] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_76 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[76] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_75 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[75] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_74 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[74] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_73 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[73] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_72 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[72] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_87 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[87] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_86 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[86] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_85 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[85] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_84 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[84] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_83 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[83] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_82 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[82] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_81 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[81] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_80 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[80] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_95 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[95] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_94 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[94] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_93 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[93] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_92 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[92] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_91 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[91] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_90 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[90] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_89 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[89] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_88 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[88] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_103 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[103] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_102 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[102] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_101 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[101] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_100 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[100] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_99 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[99] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_98 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[98] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_97 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[97] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_96 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[96] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_111 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[111] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_110 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[110] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_109 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[109] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_108 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[108] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_107 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[107] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_106 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[106] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_105 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[105] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_104 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[104] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_119 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[119] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_118 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[118] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_117 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[117] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_116 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[116] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_115 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[115] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_114 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[114] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_113 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[113] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_112 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[112] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_127 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[127] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_126 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[126] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_125 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[125] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_124 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[124] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_123 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[123] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_122 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[122] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_121 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[121] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_120 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[120] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_135 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[135] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_134 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[134] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_133 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[133] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_132 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[132] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_131 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[131] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_130 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[130] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_129 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[129] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_128 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[128] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_143 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[143] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_142 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[142] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_141 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[141] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_140 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[140] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_139 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[139] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_138 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[138] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_137 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[137] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_136 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[136] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_151 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[151] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_150 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[150] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_149 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[149] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_148 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[148] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_147 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[147] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_146 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[146] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_145 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[145] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_144 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[144] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_159 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[159] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_158 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[158] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_157 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[157] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_156 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[156] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_155 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[155] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_154 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[154] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_153 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[153] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_152 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[152] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_167 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[167] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_166 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[166] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_165 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[165] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_164 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[164] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_163 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[163] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_162 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[162] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_161 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[161] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_160 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[160] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_175 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[175] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_174 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[174] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_173 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[173] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_172 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[172] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_171 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[171] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_170 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[170] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_169 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[169] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_168 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[168] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_183 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[183] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_182 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[182] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_181 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[181] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_180 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[180] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_179 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[179] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_178 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[178] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_177 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[177] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_176 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[176] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_191 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[191] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_190 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[190] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_189 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[189] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_188 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[188] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_187 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[187] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_186 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[186] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_185 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[185] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_184 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[184] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_199 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[199] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_198 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[198] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_197 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[197] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_196 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[196] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_195 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[195] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_194 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[194] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_193 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[193] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_192 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[192] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_207 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[207] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_206 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[206] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_205 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[205] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_204 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[204] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_203 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[203] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_202 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[202] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_201 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[201] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_200 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[200] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_215 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[215] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_214 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[214] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_213 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[213] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_212 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[212] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_211 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[211] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_210 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[210] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_209 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[209] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_208 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[208] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_223 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[223] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_222 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[222] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_221 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[221] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_220 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[220] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_219 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[219] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_218 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[218] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_217 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[217] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_216 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[216] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_231 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[231] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_230 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[230] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_229 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[229] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_228 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[228] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_227 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[227] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_226 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[226] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_225 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[225] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_224 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[224] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_239 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[239] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_238 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[238] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_237 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[237] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_236 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[236] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_235 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[235] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_234 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[234] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_233 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[233] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_232 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[232] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_247 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[247] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_246 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[246] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_245 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[245] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_244 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[244] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_243 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[243] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_242 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[242] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_241 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[241] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_240 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[240] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_255 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[255] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_254 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[254] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_253 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[253] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_252 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[252] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_251 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[251] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_250 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[250] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_249 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[249] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_248 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[248] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_263 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[263] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_262 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[262] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_261 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[261] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_260 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[260] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_259 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[259] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_258 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[258] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_257 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[257] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_256 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[256] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_271 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[271] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_270 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[270] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_269 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[269] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_268 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[268] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_267 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[267] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_266 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[266] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_265 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[265] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_264 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[264] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_279 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[279] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_278 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[278] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_277 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[277] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_276 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[276] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_275 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[275] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_274 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[274] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_273 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[273] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_272 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[272] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_287 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[287] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_286 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[286] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_285 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[285] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_284 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[284] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_283 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[283] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_282 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[282] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_281 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[281] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_280 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[280] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_295 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[295] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_294 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[294] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_293 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[293] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_292 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[292] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_291 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[291] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_290 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[290] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_289 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[289] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_288 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[288] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_303 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[303] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_302 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[302] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_301 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[301] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_300 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[300] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_299 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[299] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_298 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[298] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_297 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[297] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_296 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[296] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_311 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[311] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_310 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[310] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_309 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[309] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_308 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[308] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_307 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[307] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_306 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[306] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_305 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[305] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_304 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[304] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_319 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[319] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_318 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[318] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_317 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[317] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_316 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[316] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_315 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[315] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_314 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[314] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_313 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[313] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_312 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[312] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_327 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[327] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_326 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[326] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_325 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[325] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_324 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[324] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_323 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[323] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_322 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[322] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_321 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[321] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_320 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[320] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_335 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[335] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_334 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[334] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_333 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[333] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_332 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[332] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_331 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[331] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_330 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[330] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_329 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[329] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_328 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[328] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_343 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[343] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_342 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[342] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_341 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[341] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_340 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[340] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_339 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[339] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_338 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[338] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_337 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[337] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_336 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[336] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_351 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[351] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_350 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[350] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_349 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[349] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_348 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[348] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_347 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[347] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_346 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[346] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_345 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[345] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_344 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[344] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_359 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[359] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_358 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[358] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_357 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[357] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_356 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[356] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_355 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[355] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_354 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[354] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_353 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[353] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_352 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[352] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_367 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[367] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_366 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[366] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_365 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[365] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_364 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[364] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_363 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[363] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_362 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[362] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_361 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[361] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_360 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[360] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_375 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[375] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_374 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[374] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_373 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[373] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_372 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[372] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_371 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[371] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_370 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[370] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_369 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[369] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_368 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[368] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_383 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[383] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_382 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[382] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_381 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[381] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_380 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[380] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_379 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[379] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_378 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[378] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_377 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[377] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_376 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[376] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_391 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[391] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_390 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[390] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_389 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[389] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_388 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[388] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_387 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[387] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_386 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[386] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_385 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[385] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_384 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[384] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_399 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[399] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_398 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[398] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_397 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[397] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_396 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[396] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_395 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[395] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_394 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[394] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_393 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[393] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_392 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[392] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_407 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[407] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_406 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[406] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_405 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[405] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_404 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[404] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_403 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[403] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_402 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[402] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_401 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[401] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_400 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[400] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_415 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[415] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_414 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[414] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_413 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[413] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_412 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[412] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_411 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[411] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_410 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[410] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_409 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[409] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_408 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[408] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_423 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[423] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_422 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[422] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_421 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[421] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_420 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[420] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_419 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[419] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_418 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[418] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_417 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[417] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_416 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[416] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_431 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[431] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_430 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[430] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_429 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[429] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_428 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[428] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_427 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[427] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_426 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[426] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_425 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[425] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_424 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[424] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_439 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[439] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_438 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[438] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_437 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[437] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_436 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[436] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_435 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[435] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_434 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[434] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_433 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[433] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_432 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[432] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_447 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[447] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_446 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[446] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_445 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[445] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_444 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[444] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_443 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[443] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_442 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[442] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_441 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[441] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_440 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[440] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_455 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[455] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_454 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[454] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_453 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[453] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_452 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[452] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_451 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[451] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_450 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[450] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_449 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[449] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_448 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[448] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_463 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[463] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_462 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[462] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_461 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[461] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_460 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[460] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_459 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[459] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_458 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[458] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_457 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[457] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_456 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[456] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_471 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[471] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_470 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[470] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_469 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[469] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_468 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[468] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_467 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[467] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_466 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[466] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_465 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[465] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_464 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[464] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_479 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[479] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_478 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[478] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_477 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[477] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_476 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[476] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_475 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[475] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_474 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[474] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_473 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[473] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_472 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[472] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_487 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[487] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_486 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[486] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_485 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[485] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_484 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[484] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_483 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[483] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_482 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[482] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_481 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[481] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_480 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[480] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_495 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[495] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_494 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[494] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_493 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[493] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_492 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[492] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_491 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[491] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_490 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[490] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_489 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[489] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_488 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[488] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_503 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[503] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_502 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[502] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_501 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[501] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_500 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[500] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_499 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[499] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_498 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[498] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_497 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[497] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_496 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[496] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_511 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[511] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_510 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[510] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_509 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[509] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_508 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[508] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_507 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[507] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_506 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[506] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_505 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[505] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_504 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[504] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_519 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[519] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_518 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[518] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_517 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[517] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_516 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[516] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_515 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[515] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_514 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[514] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_513 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[513] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_512 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[512] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_527 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[527] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_526 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[526] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_525 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[525] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_524 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[524] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_523 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[523] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_522 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[522] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_521 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[521] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_520 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[520] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_535 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[535] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_534 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[534] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_533 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[533] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_532 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[532] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_531 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[531] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_530 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[530] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_529 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[529] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_528 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[528] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_543 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[543] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_542 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[542] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_541 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[541] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_540 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[540] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_539 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[539] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_538 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[538] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_537 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[537] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_536 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[536] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_551 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[551] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_550 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[550] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_549 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[549] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_548 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[548] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_547 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[547] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_546 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[546] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_545 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[545] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_544 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[544] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_559 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[559] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_558 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[558] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_557 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[557] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_556 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[556] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_555 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[555] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_554 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[554] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_553 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[553] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_552 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[552] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_567 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[567] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_566 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[566] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_565 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[565] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_564 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[564] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_563 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[563] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_562 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[562] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_561 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[561] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_560 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[560] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_575 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[575] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_574 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[574] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_573 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[573] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_572 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[572] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_571 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[571] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_570 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[570] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_569 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[569] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_568 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[568] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_583 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[583] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_582 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[582] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_581 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[581] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_580 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[580] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_579 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[579] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_578 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[578] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_577 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[577] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_576 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[576] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_591 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[591] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_590 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[590] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_589 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[589] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_588 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[588] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_587 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[587] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_586 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[586] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_585 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[585] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_584 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[584] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_599 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[599] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_598 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[598] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_597 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[597] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_596 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[596] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_595 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[595] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_594 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[594] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_593 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[593] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_592 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[592] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_607 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[607] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_606 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[606] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_605 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[605] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_604 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[604] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_603 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[603] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_602 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[602] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_601 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[601] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_600 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[600] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_615 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[615] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_614 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[614] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_613 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[613] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_612 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[612] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_611 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[611] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_610 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[610] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_609 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[609] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_608 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[608] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_623 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[623] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_622 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[622] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_621 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[621] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_620 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[620] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_619 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[619] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_618 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[618] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_617 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[617] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_616 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[616] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_631 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[631] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_630 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[630] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_629 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[629] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_628 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[628] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_627 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[627] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_626 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[626] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_625 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[625] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_624 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[624] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_639 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[639] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_638 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[638] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_637 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[637] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_636 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[636] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_635 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[635] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_634 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[634] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_633 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[633] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_632 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[632] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_647 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[647] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_646 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[646] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_645 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[645] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_644 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[644] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_643 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[643] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_642 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[642] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_641 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[641] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_640 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[640] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_655 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[655] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_654 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[654] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_653 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[653] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_652 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[652] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_651 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[651] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_650 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[650] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_649 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[649] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_648 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[648] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_663 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[663] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_662 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[662] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_661 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[661] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_660 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[660] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_659 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[659] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_658 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[658] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_657 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[657] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_656 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[656] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_671 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[671] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_670 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[670] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_669 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[669] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_668 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[668] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_667 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[667] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_666 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[666] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_665 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[665] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_664 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[664] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_679 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[679] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_678 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[678] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_677 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[677] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_676 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[676] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_675 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[675] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_674 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[674] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_673 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[673] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_672 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[672] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_687 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[687] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_686 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[686] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_685 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[685] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_684 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[684] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_683 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[683] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_682 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[682] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_681 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[681] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_680 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[680] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_695 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[695] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_694 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[694] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_693 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[693] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_692 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[692] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_691 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[691] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_690 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[690] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_689 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[689] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_688 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[688] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_703 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[703] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_702 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[702] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_701 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[701] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_700 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[700] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_699 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[699] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_698 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[698] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_697 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[697] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_696 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[696] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_711 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[711] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_710 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[710] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_709 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[709] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_708 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[708] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_707 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[707] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_706 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[706] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_705 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[705] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_704 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[704] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_719 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[719] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_718 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[718] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_717 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[717] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_716 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[716] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_715 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[715] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_714 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[714] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_713 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[713] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_712 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[712] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_727 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[727] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_726 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[726] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_725 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[725] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_724 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[724] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_723 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[723] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_722 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[722] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_721 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[721] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_720 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[720] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_735 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[735] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_734 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[734] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_733 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[733] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_732 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[732] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_731 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[731] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_730 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[730] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_729 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[729] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_728 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[728] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_743 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[743] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_742 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[742] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_741 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[741] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_740 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[740] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_739 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[739] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_738 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[738] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_737 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[737] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_736 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[736] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_751 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[751] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_750 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[750] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_749 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[749] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_748 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[748] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_747 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[747] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_746 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[746] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_745 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[745] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_744 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[744] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_759 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[759] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_758 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[758] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_757 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[757] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_756 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[756] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_755 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[755] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_754 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[754] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_753 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[753] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_752 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[752] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_767 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[767] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_766 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[766] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_765 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[765] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_764 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[764] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_763 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[763] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_762 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[762] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_761 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[761] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_760 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[760] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_775 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[775] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_774 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[774] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_773 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[773] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_772 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[772] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_771 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[771] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_770 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[770] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_769 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[769] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_768 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[768] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_783 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[783] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_782 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[782] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_781 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[781] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_780 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[780] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_779 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[779] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_778 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[778] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_777 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[777] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_776 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[776] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_791 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[791] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_790 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[790] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_789 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[789] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_788 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[788] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_787 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[787] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_786 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[786] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_785 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[785] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_784 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[784] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_799 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[799] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_798 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[798] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_797 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[797] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_796 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[796] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_795 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[795] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_794 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[794] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_793 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[793] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_792 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[792] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_807 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[807] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_806 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[806] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_805 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[805] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_804 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[804] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_803 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[803] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_802 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[802] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_801 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[801] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_800 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[800] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_815 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[815] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_814 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[814] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_813 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[813] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_812 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[812] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_811 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[811] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_810 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[810] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_809 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[809] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_808 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[808] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_823 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[823] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_822 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[822] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_821 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[821] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_820 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[820] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_819 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[819] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_818 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[818] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_817 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[817] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_816 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[816] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_831 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[831] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_830 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[830] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_829 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[829] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_828 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[828] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_827 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[827] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_826 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[826] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_825 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[825] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_824 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[824] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_839 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[839] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_838 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[838] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_837 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[837] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_836 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[836] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_835 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[835] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_834 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[834] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_833 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[833] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_832 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[832] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_847 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[847] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_846 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[846] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_845 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[845] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_844 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[844] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_843 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[843] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_842 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[842] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_841 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[841] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_840 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[840] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_855 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[855] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_854 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[854] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_853 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[853] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_852 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[852] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_851 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[851] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_850 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[850] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_849 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[849] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_848 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[848] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_863 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[863] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_862 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[862] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_861 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[861] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_860 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[860] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_859 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[859] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_858 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[858] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_857 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[857] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_856 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[856] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_871 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[871] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_870 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[870] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_869 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[869] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_868 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[868] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_867 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[867] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_866 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[866] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_865 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[865] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_864 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[864] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_879 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[879] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_878 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[878] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_877 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[877] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_876 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[876] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_875 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[875] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_874 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[874] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_873 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[873] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_872 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[872] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_887 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[887] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_886 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[886] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_885 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[885] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_884 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[884] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_883 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[883] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_882 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[882] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_881 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[881] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_880 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[880] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_895 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[895] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_894 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[894] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_893 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[893] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_892 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[892] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_891 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[891] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_890 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[890] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_889 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[889] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_888 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[888] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_903 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[903] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_902 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[902] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_901 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[901] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_900 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[900] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_899 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[899] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_898 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[898] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_897 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[897] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_896 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[896] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_911 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[911] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_910 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[910] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_909 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[909] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_908 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[908] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_907 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[907] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_906 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[906] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_905 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[905] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_904 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[904] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_919 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[919] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_918 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[918] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_917 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[917] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_916 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[916] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_915 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[915] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_914 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[914] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_913 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[913] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_912 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[912] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_927 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[927] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_926 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[926] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_925 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[925] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_924 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[924] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_923 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[923] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_922 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[922] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_921 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[921] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_920 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[920] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_935 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[935] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_934 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[934] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_933 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[933] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_932 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[932] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_931 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[931] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_930 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[930] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_929 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[929] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_928 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[928] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_943 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[943] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_942 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[942] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_941 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[941] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_940 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[940] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_939 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[939] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_938 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[938] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_937 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[937] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_936 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[936] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_951 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[951] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_950 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[950] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_949 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[949] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_948 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[948] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_947 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[947] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_946 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[946] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_945 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[945] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_944 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[944] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_959 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[959] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_958 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[958] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_957 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[957] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_956 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[956] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_955 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[955] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_954 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[954] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_953 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[953] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_952 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[952] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_967 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[967] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_966 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[966] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_965 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[965] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_964 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[964] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_963 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[963] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_962 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[962] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_961 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[961] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_960 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[960] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_975 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[975] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_974 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[974] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_973 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[973] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_972 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[972] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_971 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[971] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_970 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[970] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_969 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[969] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_968 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[968] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_983 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[983] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_982 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[982] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_981 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[981] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_980 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[980] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_979 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[979] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_978 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[978] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_977 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[977] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_976 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[976] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_991 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[991] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_990 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[990] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_989 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[989] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_988 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[988] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_987 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[987] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_986 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[986] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_985 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[985] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_984 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[984] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_999 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[999] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_998 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[998] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_997 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[997] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_996 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[996] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_995 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[995] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_994 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[994] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_993 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[993] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_992 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[992] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1007 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1007] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1006 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1006] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1005 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1005] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1004 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1004] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1003 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1003] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1002 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1002] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1001 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1001] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1000 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1000] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1015 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1015] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1014 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1014] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1013 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1013] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1012 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1012] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1011 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1011] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1010 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1010] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1009 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1009] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1008 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1008] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[0][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1023 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1023] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[0][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1022 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1022] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[0][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1021 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1021] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[0][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1020 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1020] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[0][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1019 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1019] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[0][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1018 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1018] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[0][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1017 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1017] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[0][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10274/DATA2_1016 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_i[1016] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_7 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[7] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_6 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[6] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_5 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[5] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_4 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[4] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_3 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[3] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_2 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[2] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[0].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_0 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[0] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_15 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[15] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_14 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[14] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_13 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[13] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_12 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[12] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_11 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[11] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_10 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[10] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_9 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[9] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[1].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_8 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[8] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_23 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[23] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_22 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[22] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_21 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[21] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_20 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[20] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_19 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[19] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_18 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[18] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_17 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[17] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[2].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_16 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[16] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_31 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[31] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_30 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[30] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_29 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[29] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_28 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[28] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_27 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[27] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_26 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[26] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_25 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[25] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[3].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_24 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[24] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_39 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[39] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_38 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[38] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_37 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[37] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_36 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[36] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_35 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[35] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_34 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[34] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_33 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[33] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[4].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_32 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[32] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_47 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[47] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_46 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[46] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_45 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[45] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_44 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[44] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_43 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[43] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_42 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[42] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_41 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[41] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[5].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_40 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[40] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_55 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[55] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_54 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[54] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_53 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[53] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_52 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[52] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_51 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[51] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_50 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[50] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_49 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[49] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[6].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_48 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[48] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_63 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[63] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_62 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[62] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_61 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[61] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_60 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[60] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_59 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[59] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_58 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[58] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_57 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[57] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[7].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_56 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[56] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_71 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[71] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_70 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[70] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_69 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[69] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_68 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[68] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_67 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[67] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_66 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[66] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_65 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[65] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[8].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_64 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[64] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_79 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[79] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_78 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[78] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_77 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[77] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_76 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[76] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_75 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[75] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_74 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[74] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_73 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[73] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[9].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_72 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[72] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_87 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[87] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_86 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[86] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_85 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[85] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_84 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[84] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_83 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[83] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_82 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[82] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_81 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[81] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[10].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_80 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[80] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_95 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[95] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_94 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[94] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_93 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[93] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_92 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[92] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_91 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[91] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_90 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[90] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_89 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[89] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[11].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_88 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[88] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_103 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[103] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_102 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[102] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_101 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[101] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_100 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[100] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_99 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[99] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_98 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[98] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_97 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[97] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[12].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_96 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[96] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_111 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[111] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_110 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[110] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_109 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[109] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_108 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[108] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_107 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[107] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_106 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[106] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_105 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[105] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[13].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_104 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[104] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_119 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[119] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_118 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[118] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_117 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[117] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_116 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[116] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_115 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[115] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_114 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[114] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_113 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[113] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[14].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_112 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[112] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_127 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[127] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_126 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[126] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_125 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[125] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_124 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[124] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_123 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[123] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_122 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[122] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_121 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[121] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[15].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_120 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[120] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_135 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[135] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_134 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[134] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_133 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[133] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_132 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[132] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_131 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[131] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_130 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[130] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_129 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[129] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[16].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_128 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[128] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_143 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[143] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_142 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[142] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_141 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[141] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_140 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[140] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_139 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[139] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_138 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[138] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_137 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[137] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[17].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_136 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[136] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_151 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[151] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_150 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[150] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_149 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[149] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_148 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[148] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_147 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[147] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_146 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[146] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_145 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[145] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[18].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_144 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[144] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_159 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[159] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_158 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[158] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_157 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[157] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_156 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[156] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_155 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[155] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_154 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[154] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_153 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[153] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[19].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_152 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[152] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_167 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[167] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_166 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[166] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_165 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[165] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_164 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[164] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_163 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[163] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_162 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[162] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_161 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[161] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[20].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_160 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[160] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_175 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[175] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_174 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[174] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_173 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[173] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_172 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[172] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_171 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[171] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_170 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[170] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_169 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[169] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[21].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_168 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[168] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_183 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[183] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_182 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[182] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_181 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[181] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_180 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[180] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_179 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[179] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_178 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[178] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_177 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[177] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[22].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_176 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[176] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_191 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[191] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_190 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[190] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_189 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[189] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_188 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[188] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_187 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[187] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_186 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[186] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_185 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[185] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[23].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_184 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[184] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_199 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[199] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_198 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[198] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_197 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[197] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_196 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[196] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_195 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[195] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_194 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[194] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_193 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[193] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[24].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_192 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[192] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_207 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[207] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_206 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[206] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_205 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[205] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_204 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[204] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_203 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[203] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_202 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[202] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_201 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[201] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[25].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_200 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[200] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_215 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[215] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_214 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[214] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_213 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[213] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_212 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[212] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_211 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[211] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_210 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[210] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_209 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[209] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[26].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_208 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[208] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_223 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[223] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_222 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[222] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_221 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[221] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_220 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[220] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_219 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[219] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_218 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[218] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_217 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[217] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[27].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_216 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[216] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_231 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[231] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_230 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[230] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_229 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[229] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_228 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[228] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_227 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[227] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_226 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[226] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_225 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[225] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[28].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_224 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[224] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_239 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[239] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_238 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[238] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_237 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[237] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_236 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[236] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_235 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[235] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_234 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[234] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_233 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[233] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[29].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_232 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[232] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_247 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[247] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_246 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[246] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_245 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[245] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_244 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[244] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_243 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[243] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_242 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[242] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_241 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[241] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[30].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_240 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[240] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_255 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[255] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_254 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[254] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_253 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[253] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_252 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[252] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_251 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[251] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_250 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[250] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_249 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[249] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[31].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_248 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[248] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_263 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[263] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_262 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[262] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_261 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[261] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_260 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[260] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_259 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[259] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_258 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[258] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_257 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[257] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[32].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_256 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[256] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_271 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[271] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_270 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[270] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_269 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[269] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_268 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[268] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_267 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[267] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_266 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[266] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_265 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[265] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[33].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_264 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[264] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_279 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[279] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_278 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[278] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_277 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[277] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_276 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[276] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_275 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[275] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_274 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[274] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_273 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[273] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[34].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_272 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[272] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_287 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[287] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_286 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[286] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_285 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[285] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_284 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[284] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_283 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[283] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_282 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[282] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_281 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[281] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[35].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_280 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[280] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_295 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[295] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_294 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[294] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_293 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[293] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_292 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[292] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_291 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[291] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_290 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[290] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_289 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[289] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[36].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_288 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[288] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_303 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[303] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_302 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[302] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_301 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[301] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_300 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[300] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_299 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[299] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_298 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[298] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_297 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[297] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[37].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_296 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[296] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_311 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[311] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_310 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[310] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_309 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[309] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_308 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[308] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_307 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[307] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_306 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[306] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_305 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[305] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[38].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_304 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[304] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_319 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[319] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_318 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[318] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_317 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[317] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_316 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[316] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_315 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[315] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_314 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[314] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_313 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[313] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[39].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_312 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[312] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_327 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[327] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_326 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[326] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_325 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[325] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_324 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[324] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_323 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[323] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_322 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[322] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_321 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[321] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[40].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_320 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[320] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_335 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[335] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_334 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[334] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_333 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[333] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_332 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[332] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_331 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[331] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_330 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[330] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_329 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[329] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[41].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_328 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[328] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_343 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[343] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_342 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[342] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_341 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[341] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_340 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[340] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_339 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[339] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_338 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[338] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_337 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[337] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[42].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_336 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[336] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_351 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[351] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_350 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[350] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_349 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[349] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_348 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[348] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_347 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[347] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_346 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[346] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_345 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[345] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[43].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_344 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[344] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_359 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[359] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_358 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[358] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_357 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[357] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_356 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[356] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_355 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[355] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_354 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[354] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_353 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[353] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[44].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_352 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[352] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_367 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[367] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_366 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[366] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_365 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[365] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_364 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[364] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_363 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[363] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_362 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[362] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_361 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[361] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[45].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_360 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[360] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_375 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[375] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_374 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[374] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_373 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[373] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_372 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[372] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_371 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[371] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_370 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[370] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_369 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[369] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[46].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_368 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[368] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_383 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[383] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_382 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[382] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_381 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[381] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_380 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[380] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_379 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[379] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_378 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[378] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_377 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[377] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[47].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_376 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[376] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_391 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[391] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_390 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[390] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_389 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[389] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_388 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[388] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_387 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[387] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_386 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[386] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_385 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[385] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[48].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_384 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[384] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_399 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[399] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_398 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[398] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_397 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[397] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_396 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[396] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_395 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[395] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_394 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[394] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_393 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[393] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[49].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_392 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[392] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_407 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[407] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_406 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[406] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_405 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[405] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_404 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[404] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_403 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[403] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_402 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[402] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_401 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[401] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[50].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_400 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[400] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_415 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[415] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_414 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[414] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_413 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[413] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_412 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[412] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_411 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[411] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_410 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[410] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_409 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[409] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[51].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_408 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[408] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_423 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[423] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_422 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[422] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_421 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[421] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_420 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[420] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_419 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[419] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_418 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[418] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_417 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[417] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[52].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_416 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[416] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_431 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[431] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_430 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[430] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_429 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[429] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_428 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[428] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_427 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[427] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_426 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[426] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_425 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[425] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[53].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_424 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[424] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_439 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[439] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_438 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[438] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_437 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[437] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_436 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[436] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_435 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[435] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_434 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[434] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_433 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[433] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[54].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_432 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[432] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_447 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[447] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_446 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[446] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_445 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[445] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_444 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[444] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_443 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[443] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_442 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[442] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_441 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[441] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[55].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_440 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[440] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_455 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[455] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_454 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[454] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_453 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[453] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_452 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[452] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_451 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[451] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_450 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[450] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_449 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[449] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[56].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_448 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[448] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_463 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[463] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_462 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[462] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_461 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[461] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_460 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[460] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_459 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[459] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_458 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[458] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_457 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[457] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[57].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_456 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[456] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_471 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[471] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_470 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[470] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_469 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[469] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_468 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[468] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_467 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[467] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_466 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[466] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_465 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[465] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[58].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_464 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[464] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_479 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[479] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_478 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[478] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_477 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[477] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_476 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[476] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_475 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[475] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_474 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[474] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_473 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[473] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[59].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_472 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[472] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_487 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[487] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_486 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[486] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_485 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[485] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_484 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[484] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_483 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[483] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_482 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[482] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_481 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[481] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[60].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_480 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[480] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_495 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[495] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_494 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[494] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_493 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[493] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_492 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[492] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_491 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[491] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_490 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[490] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_489 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[489] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[61].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_488 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[488] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_503 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[503] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_502 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[502] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_501 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[501] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_500 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[500] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_499 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[499] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_498 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[498] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_497 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[497] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[62].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_496 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[496] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_511 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[511] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_510 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[510] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_509 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[509] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_508 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[508] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_507 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[507] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_506 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[506] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_505 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[505] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[63].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_504 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[504] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_519 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[519] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_518 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[518] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_517 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[517] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_516 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[516] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_515 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[515] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_514 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[514] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_513 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[513] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[64].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_512 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[512] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_527 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[527] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_526 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[526] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_525 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[525] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_524 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[524] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_523 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[523] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_522 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[522] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_521 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[521] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[65].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_520 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[520] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_535 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[535] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_534 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[534] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_533 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[533] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_532 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[532] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_531 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[531] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_530 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[530] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_529 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[529] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[66].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_528 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[528] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_543 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[543] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_542 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[542] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_541 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[541] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_540 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[540] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_539 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[539] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_538 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[538] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_537 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[537] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[67].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_536 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[536] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_551 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[551] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_550 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[550] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_549 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[549] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_548 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[548] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_547 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[547] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_546 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[546] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_545 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[545] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[68].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_544 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[544] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_559 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[559] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_558 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[558] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_557 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[557] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_556 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[556] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_555 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[555] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_554 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[554] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_553 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[553] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[69].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_552 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[552] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_567 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[567] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_566 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[566] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_565 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[565] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_564 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[564] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_563 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[563] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_562 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[562] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_561 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[561] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[70].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_560 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[560] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_575 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[575] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_574 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[574] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_573 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[573] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_572 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[572] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_571 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[571] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_570 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[570] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_569 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[569] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[71].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_568 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[568] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_583 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[583] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_582 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[582] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_581 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[581] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_580 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[580] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_579 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[579] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_578 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[578] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_577 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[577] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[72].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_576 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[576] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_591 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[591] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_590 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[590] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_589 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[589] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_588 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[588] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_587 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[587] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_586 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[586] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_585 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[585] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[73].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_584 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[584] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_599 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[599] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_598 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[598] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_597 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[597] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_596 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[596] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_595 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[595] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_594 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[594] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_593 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[593] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[74].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_592 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[592] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_607 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[607] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_606 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[606] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_605 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[605] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_604 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[604] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_603 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[603] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_602 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[602] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_601 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[601] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[75].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_600 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[600] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_615 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[615] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_614 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[614] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_613 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[613] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_612 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[612] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_611 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[611] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_610 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[610] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_609 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[609] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[76].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_608 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[608] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_623 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[623] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_622 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[622] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_621 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[621] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_620 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[620] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_619 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[619] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_618 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[618] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_617 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[617] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[77].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_616 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[616] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_631 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[631] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_630 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[630] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_629 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[629] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_628 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[628] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_627 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[627] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_626 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[626] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_625 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[625] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[78].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_624 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[624] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_639 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[639] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_638 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[638] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_637 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[637] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_636 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[636] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_635 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[635] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_634 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[634] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_633 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[633] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[79].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_632 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[632] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_647 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[647] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_646 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[646] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_645 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[645] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_644 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[644] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_643 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[643] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_642 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[642] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_641 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[641] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[80].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_640 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[640] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_655 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[655] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_654 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[654] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_653 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[653] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_652 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[652] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_651 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[651] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_650 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[650] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_649 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[649] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[81].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_648 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[648] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_663 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[663] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_662 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[662] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_661 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[661] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_660 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[660] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_659 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[659] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_658 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[658] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_657 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[657] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[82].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_656 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[656] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_671 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[671] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_670 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[670] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_669 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[669] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_668 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[668] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_667 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[667] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_666 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[666] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_665 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[665] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[83].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_664 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[664] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_679 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[679] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_678 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[678] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_677 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[677] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_676 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[676] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_675 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[675] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_674 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[674] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_673 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[673] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[84].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_672 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[672] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_687 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[687] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_686 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[686] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_685 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[685] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_684 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[684] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_683 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[683] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_682 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[682] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_681 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[681] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[85].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_680 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[680] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_695 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[695] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_694 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[694] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_693 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[693] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_692 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[692] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_691 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[691] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_690 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[690] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_689 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[689] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[86].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_688 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[688] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_703 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[703] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_702 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[702] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_701 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[701] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_700 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[700] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_699 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[699] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_698 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[698] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_697 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[697] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[87].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_696 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[696] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_711 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[711] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_710 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[710] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_709 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[709] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_708 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[708] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_707 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[707] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_706 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[706] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_705 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[705] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[88].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_704 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[704] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_719 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[719] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_718 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[718] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_717 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[717] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_716 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[716] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_715 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[715] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_714 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[714] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_713 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[713] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[89].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_712 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[712] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_727 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[727] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_726 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[726] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_725 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[725] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_724 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[724] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_723 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[723] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_722 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[722] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_721 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[721] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[90].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_720 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[720] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_735 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[735] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_734 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[734] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_733 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[733] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_732 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[732] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_731 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[731] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_730 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[730] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_729 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[729] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[91].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_728 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[728] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_743 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[743] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_742 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[742] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_741 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[741] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_740 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[740] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_739 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[739] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_738 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[738] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_737 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[737] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[92].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_736 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[736] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_751 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[751] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_750 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[750] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_749 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[749] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_748 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[748] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_747 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[747] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_746 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[746] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_745 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[745] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[93].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_744 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[744] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_759 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[759] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_758 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[758] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_757 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[757] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_756 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[756] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_755 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[755] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_754 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[754] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_753 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[753] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[94].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_752 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[752] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_767 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[767] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_766 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[766] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_765 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[765] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_764 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[764] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_763 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[763] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_762 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[762] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_761 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[761] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[95].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_760 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[760] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_775 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[775] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_774 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[774] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_773 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[773] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_772 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[772] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_771 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[771] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_770 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[770] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_769 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[769] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[96].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_768 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[768] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_783 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[783] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_782 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[782] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_781 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[781] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_780 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[780] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_779 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[779] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_778 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[778] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_777 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[777] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[97].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_776 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[776] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_791 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[791] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_790 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[790] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_789 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[789] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_788 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[788] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_787 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[787] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_786 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[786] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_785 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[785] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[98].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_784 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[784] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_799 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[799] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_798 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[798] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_797 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[797] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_796 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[796] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_795 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[795] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_794 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[794] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_793 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[793] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[99].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_792 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[792] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_807 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[807] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_806 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[806] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_805 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[805] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_804 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[804] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_803 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[803] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_802 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[802] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_801 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[801] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[100].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_800 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[800] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_815 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[815] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_814 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[814] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_813 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[813] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_812 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[812] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_811 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[811] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_810 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[810] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_809 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[809] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[101].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_808 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[808] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_823 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[823] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_822 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[822] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_821 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[821] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_820 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[820] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_819 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[819] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_818 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[818] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_817 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[817] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[102].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_816 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[816] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_831 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[831] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_830 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[830] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_829 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[829] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_828 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[828] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_827 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[827] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_826 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[826] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_825 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[825] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[103].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_824 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[824] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_839 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[839] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_838 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[838] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_837 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[837] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_836 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[836] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_835 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[835] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_834 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[834] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_833 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[833] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[104].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_832 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[832] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_847 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[847] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_846 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[846] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_845 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[845] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_844 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[844] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_843 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[843] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_842 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[842] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_841 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[841] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[105].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_840 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[840] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_855 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[855] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_854 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[854] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_853 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[853] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_852 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[852] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_851 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[851] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_850 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[850] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_849 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[849] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[106].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_848 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[848] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_863 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[863] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_862 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[862] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_861 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[861] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_860 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[860] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_859 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[859] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_858 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[858] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_857 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[857] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[107].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_856 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[856] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_871 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[871] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_870 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[870] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_869 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[869] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_868 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[868] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_867 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[867] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_866 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[866] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_865 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[865] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[108].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_864 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[864] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_879 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[879] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_878 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[878] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_877 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[877] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_876 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[876] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_875 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[875] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_874 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[874] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_873 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[873] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[109].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_872 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[872] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_887 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[887] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_886 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[886] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_885 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[885] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_884 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[884] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_883 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[883] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_882 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[882] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_881 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[881] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[110].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_880 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[880] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_895 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[895] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_894 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[894] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_893 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[893] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_892 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[892] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_891 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[891] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_890 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[890] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_889 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[889] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[111].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_888 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[888] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_903 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[903] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_902 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[902] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_901 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[901] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_900 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[900] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_899 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[899] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_898 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[898] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_897 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[897] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[112].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_896 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[896] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_911 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[911] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_910 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[910] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_909 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[909] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_908 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[908] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_907 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[907] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_906 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[906] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_905 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[905] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[113].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_904 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[904] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_919 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[919] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_918 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[918] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_917 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[917] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_916 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[916] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_915 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[915] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_914 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[914] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_913 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[913] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[114].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_912 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[912] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_927 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[927] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_926 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[926] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_925 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[925] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_924 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[924] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_923 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[923] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_922 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[922] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_921 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[921] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[115].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_920 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[920] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_935 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[935] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_934 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[934] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_933 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[933] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_932 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[932] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_931 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[931] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_930 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[930] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_929 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[929] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[116].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_928 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[928] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_943 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[943] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_942 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[942] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_941 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[941] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_940 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[940] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_939 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[939] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_938 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[938] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_937 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[937] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[117].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_936 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[936] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_951 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[951] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_950 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[950] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_949 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[949] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_948 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[948] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_947 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[947] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_946 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[946] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_945 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[945] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[118].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_944 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[944] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_959 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[959] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_958 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[958] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_957 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[957] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_956 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[956] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_955 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[955] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_954 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[954] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_953 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[953] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[119].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_952 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[952] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_967 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[967] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_966 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[966] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_965 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[965] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_964 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[964] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_963 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[963] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_962 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[962] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_961 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[961] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[120].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_960 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[960] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_975 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[975] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_974 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[974] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_973 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[973] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_972 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[972] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_971 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[971] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_970 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[970] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_969 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[969] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[121].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_968 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[968] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_983 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[983] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_982 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[982] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_981 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[981] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_980 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[980] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_979 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[979] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_978 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[978] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_977 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[977] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[122].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_976 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[976] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_991 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[991] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_990 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[990] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_989 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[989] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_988 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[988] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_987 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[987] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_986 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[986] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_985 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[985] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[123].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_984 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[984] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_999 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[999] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_998 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[998] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_997 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[997] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_996 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[996] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_995 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[995] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_994 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[994] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_993 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[993] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[124].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_992 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[992] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1007 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1007] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1006 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1006] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1005 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1005] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1004 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1004] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1003 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1003] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1002 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1002] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1001 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1001] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[125].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1000 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1000] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1015 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1015] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1014 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1014] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1013 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1013] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1012 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1012] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1011 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1011] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1010 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1010] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1009 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1009] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[126].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1008 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1008] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[1][7]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1023 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1023] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[1][6]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1022 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1022] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[1][5]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1021 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1021] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[1][4]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1020 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1020] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[1][3]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1019 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1019] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[1][2]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1018 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1018] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[1][1]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1017 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1017] connecting these pins.   (MV-514)
Warning: Power state of driver pin uu_bcd_core/uu_ifft/gen_serial[127].uu_ifft_serial/o_data_reg[1][0]/Q (related supply net (core_VDD,VSS)) is less always on or unrelated to power state of load pin C10275/DATA2_1016 (related supply net (VDD,VSS)). Isolation cell is required on net core_data_q[1016] connecting these pins.   (MV-514)

--------------------------------------------------------------------------------
                         Power Domain Checks Summary
--------------------------------------------------------------------------------
Warning: Found 2049 net(s) without isolation. (MV-046)

--------------------------------------------------------------------------------
                               Always On Checks
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------
                         Always On Checks Summary
--------------------------------------------------------------------------------
No Errors/Warnings Found.

--------------------------------------------------------------------------------
                 Design And Library Operating Condition Checks
--------------------------------------------------------------------------------
Warning: No operating condition has been set explicitly on the current design. A default operating condition will be assumed. (MV-028)
Error: Either no operating condition has been applied for the current design (warning MV-028), or the libraries have improper operating condition characteristics, as reported in warnings LIBSETUP-026 or LIBSETUP-027. (LIBSETUP-029)

--------------------------------------------------------------------------------
                        Cell Operating Condition Checks
--------------------------------------------------------------------------------
No Errors/Warnings Found.

--------------------------------------------------------------------------------
           Power Domain and Operating Condition Consistency Checks
--------------------------------------------------------------------------------
No Errors/Warnings Found.
--------------------------------------------------------------------------------
                      Power/Ground Pin Connection Checks
--------------------------------------------------------------------------------
No Errors/Warnings Found.

--------------------------------------------------------------------------------
                         Supply Operating Voltage Checks
--------------------------------------------------------------------------------
Error: Supply net VDD does not have a defined operating voltage . (UPF-057)
Error: Supply net VSS does not have a defined operating voltage . (UPF-057)
Error: Supply net core_VDD does not have a defined operating voltage . (UPF-057)

--------------------------------------------------------------------------------
                          Retention Synthesis Checks
--------------------------------------------------------------------------------
No Errors/Warnings Found.

--------------------------------------------------------------------------------
                          Isolation Synthesis Checks
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Isolation Library Cell PG Pin Checks Summary
--------------------------------------------------------------------------------
No Errors/Warnings Found.

--------------------------------------------------------------------------------
                         Mapped Power Switches Checks
--------------------------------------------------------------------------------
Warning: Power switch core_sw does not have a match in the target libraries. (UPF-114)

--------------------------------------------------------------------------------
                       Power Domains Root Cells Checks
--------------------------------------------------------------------------------
No Errors/Warnings Found.

Please review report above for warnings and errors.
0
#return
report_power_domain [get_power_domains * -hierarchical]
 
****************************************
Report : power_domain
Design : bcd
Version: L-2016.03-SP5-5
Date   : Fri Dec 15 14:35:42 2017
****************************************

------------------------------------------------------------------------------

 Power Domain             : core
 Current Scope            : bcd
 Elements                 : uu_bcd_core
 Available Supply Nets    : VDD, VSS, core_VDD
 Available Supply Sets    : 

 Connections                -- Power --             -- Ground --
 Primary:                   core_VDD                VSS
   (Max Op. Voltage)          (-)                     (-)
 Isolation: core_iso        VDD                     VSS

 Switches                   -- Input --             -- Output --
 Switch: core_sw            VDD                     core_VDD

 (#) Not reported because of location parent/fanout.

------------------------------------------------------------------------------

 Power Domain             : TOP
 Current Scope            : bcd
 Elements                 : <top_level>
 Available Supply Nets    : VDD, VSS
 Available Supply Sets    : 

 Connections                -- Power --             -- Ground --
 Primary:                   VDD                     VSS
   (Max Op. Voltage)          (-)                     (-)

------------------------------------------------------------------------------
1
report_supply_net [get_supply_nets *]
 
****************************************
Report : supply_net
Design : bcd
Version: L-2016.03-SP5-5
Date   : Fri Dec 15 14:35:42 2017
****************************************

------------------------------------------------------------------------------

 Supply Net            : core_VDD
 Current Scope         : bcd
 Operating Voltage     : -- Maximum --    -- Minimum --   
                             - U -            - U -

 Supply States         : state1, VDD_off 
 Power Domain          : core(*)  

------------------------------------------------------------------------------

 Supply Net            : VSS
 Current Scope         : bcd
 Operating Voltage     : -- Maximum --    -- Minimum --   
                             - U -            - U -

 Supply States         : state1 
 Power Domain          : TOP(*) core(*)  

------------------------------------------------------------------------------

 Supply Net            : VDD
 Current Scope         : bcd
 Operating Voltage     : -- Maximum --    -- Minimum --   
                             - U -            - U -

 Supply States         : state1 
 Power Domain          : TOP(*) core  

------------------------------------------------------------------------------
1
report_isolation_cell -domain [get_power_domains * -hierarchical]
 
****************************************
Report : isolation_cell
Design : bcd
Version: L-2016.03-SP5-5
Date   : Fri Dec 15 14:35:42 2017
****************************************

No isolation cells to report in scope bcd.
1
report_power_switch [get_power_switches * -hierarchical]
 
****************************************
Report : power_switch
Design : bcd
Version: L-2016.03-SP5-5
Date   : Fri Dec 15 14:35:42 2017
****************************************

------------------------------------------------------------------------------

 Power Switch               : core_sw
 Current Scope              : bcd
 Switch Power Domain        : core
 Input port net             : VDD
 Output port net            : core_VDD

------------------------------------------------------------------------------
1
# Check and exit if any supply nets are missing a defined voltage.
if {![check_mv_design -power_nets]} {
  puts "RM-Error: One or more supply nets are missing a defined voltage.  Use the set_voltage command to set the appropriate voltage upon the supply."
  puts "This script will now exit."
  exit 1
}
--------------------------------------------------------------------------------
                      Power/Ground Pin Connection Checks
--------------------------------------------------------------------------------
No Errors/Warnings Found.

--------------------------------------------------------------------------------
                         Supply Operating Voltage Checks
--------------------------------------------------------------------------------
Error: Supply net VDD does not have a defined operating voltage . (UPF-057)
Error: Supply net VSS does not have a defined operating voltage . (UPF-057)
Error: Supply net core_VDD does not have a defined operating voltage . (UPF-057)

Please review report above for warnings and errors.
RM-Error: One or more supply nets are missing a defined voltage.  Use the set_voltage command to set the appropriate voltage upon the supply.
This script will now exit.

Thank you...
