#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x283c570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x283c700 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x282d2d0 .functor NOT 1, L_0x289d870, C4<0>, C4<0>, C4<0>;
L_0x289d650 .functor XOR 2, L_0x289d510, L_0x289d5b0, C4<00>, C4<00>;
L_0x289d760 .functor XOR 2, L_0x289d650, L_0x289d6c0, C4<00>, C4<00>;
v0x2893f10_0 .net *"_ivl_10", 1 0, L_0x289d6c0;  1 drivers
v0x2894010_0 .net *"_ivl_12", 1 0, L_0x289d760;  1 drivers
v0x28940f0_0 .net *"_ivl_2", 1 0, L_0x2897280;  1 drivers
v0x28941b0_0 .net *"_ivl_4", 1 0, L_0x289d510;  1 drivers
v0x2894290_0 .net *"_ivl_6", 1 0, L_0x289d5b0;  1 drivers
v0x28943c0_0 .net *"_ivl_8", 1 0, L_0x289d650;  1 drivers
v0x28944a0_0 .net "a", 0 0, v0x288e230_0;  1 drivers
v0x2894540_0 .net "b", 0 0, v0x288e2d0_0;  1 drivers
v0x28945e0_0 .net "c", 0 0, v0x288e370_0;  1 drivers
v0x2894680_0 .var "clk", 0 0;
v0x2894720_0 .net "d", 0 0, v0x288e4b0_0;  1 drivers
v0x28947c0_0 .net "out_pos_dut", 0 0, L_0x289d3b0;  1 drivers
v0x2894860_0 .net "out_pos_ref", 0 0, L_0x2895d90;  1 drivers
v0x2894900_0 .net "out_sop_dut", 0 0, L_0x2897790;  1 drivers
v0x28949a0_0 .net "out_sop_ref", 0 0, L_0x28689e0;  1 drivers
v0x2894a40_0 .var/2u "stats1", 223 0;
v0x2894ae0_0 .var/2u "strobe", 0 0;
v0x2894b80_0 .net "tb_match", 0 0, L_0x289d870;  1 drivers
v0x2894c50_0 .net "tb_mismatch", 0 0, L_0x282d2d0;  1 drivers
v0x2894cf0_0 .net "wavedrom_enable", 0 0, v0x288e780_0;  1 drivers
v0x2894dc0_0 .net "wavedrom_title", 511 0, v0x288e820_0;  1 drivers
L_0x2897280 .concat [ 1 1 0 0], L_0x2895d90, L_0x28689e0;
L_0x289d510 .concat [ 1 1 0 0], L_0x2895d90, L_0x28689e0;
L_0x289d5b0 .concat [ 1 1 0 0], L_0x289d3b0, L_0x2897790;
L_0x289d6c0 .concat [ 1 1 0 0], L_0x2895d90, L_0x28689e0;
L_0x289d870 .cmp/eeq 2, L_0x2897280, L_0x289d760;
S_0x283c890 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x283c700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x282d6b0 .functor AND 1, v0x288e370_0, v0x288e4b0_0, C4<1>, C4<1>;
L_0x282da90 .functor NOT 1, v0x288e230_0, C4<0>, C4<0>, C4<0>;
L_0x282de70 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x282e0f0 .functor AND 1, L_0x282da90, L_0x282de70, C4<1>, C4<1>;
L_0x2847100 .functor AND 1, L_0x282e0f0, v0x288e370_0, C4<1>, C4<1>;
L_0x28689e0 .functor OR 1, L_0x282d6b0, L_0x2847100, C4<0>, C4<0>;
L_0x2895210 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x2895280 .functor OR 1, L_0x2895210, v0x288e4b0_0, C4<0>, C4<0>;
L_0x2895390 .functor AND 1, v0x288e370_0, L_0x2895280, C4<1>, C4<1>;
L_0x2895450 .functor NOT 1, v0x288e230_0, C4<0>, C4<0>, C4<0>;
L_0x2895520 .functor OR 1, L_0x2895450, v0x288e2d0_0, C4<0>, C4<0>;
L_0x2895590 .functor AND 1, L_0x2895390, L_0x2895520, C4<1>, C4<1>;
L_0x2895710 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x2895780 .functor OR 1, L_0x2895710, v0x288e4b0_0, C4<0>, C4<0>;
L_0x28956a0 .functor AND 1, v0x288e370_0, L_0x2895780, C4<1>, C4<1>;
L_0x2895910 .functor NOT 1, v0x288e230_0, C4<0>, C4<0>, C4<0>;
L_0x2895a10 .functor OR 1, L_0x2895910, v0x288e4b0_0, C4<0>, C4<0>;
L_0x2895ad0 .functor AND 1, L_0x28956a0, L_0x2895a10, C4<1>, C4<1>;
L_0x2895c80 .functor XNOR 1, L_0x2895590, L_0x2895ad0, C4<0>, C4<0>;
v0x282cc00_0 .net *"_ivl_0", 0 0, L_0x282d6b0;  1 drivers
v0x282d000_0 .net *"_ivl_12", 0 0, L_0x2895210;  1 drivers
v0x282d3e0_0 .net *"_ivl_14", 0 0, L_0x2895280;  1 drivers
v0x282d7c0_0 .net *"_ivl_16", 0 0, L_0x2895390;  1 drivers
v0x282dba0_0 .net *"_ivl_18", 0 0, L_0x2895450;  1 drivers
v0x282df80_0 .net *"_ivl_2", 0 0, L_0x282da90;  1 drivers
v0x282e200_0 .net *"_ivl_20", 0 0, L_0x2895520;  1 drivers
v0x288c7a0_0 .net *"_ivl_24", 0 0, L_0x2895710;  1 drivers
v0x288c880_0 .net *"_ivl_26", 0 0, L_0x2895780;  1 drivers
v0x288c960_0 .net *"_ivl_28", 0 0, L_0x28956a0;  1 drivers
v0x288ca40_0 .net *"_ivl_30", 0 0, L_0x2895910;  1 drivers
v0x288cb20_0 .net *"_ivl_32", 0 0, L_0x2895a10;  1 drivers
v0x288cc00_0 .net *"_ivl_36", 0 0, L_0x2895c80;  1 drivers
L_0x7f4dc6416018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x288ccc0_0 .net *"_ivl_38", 0 0, L_0x7f4dc6416018;  1 drivers
v0x288cda0_0 .net *"_ivl_4", 0 0, L_0x282de70;  1 drivers
v0x288ce80_0 .net *"_ivl_6", 0 0, L_0x282e0f0;  1 drivers
v0x288cf60_0 .net *"_ivl_8", 0 0, L_0x2847100;  1 drivers
v0x288d040_0 .net "a", 0 0, v0x288e230_0;  alias, 1 drivers
v0x288d100_0 .net "b", 0 0, v0x288e2d0_0;  alias, 1 drivers
v0x288d1c0_0 .net "c", 0 0, v0x288e370_0;  alias, 1 drivers
v0x288d280_0 .net "d", 0 0, v0x288e4b0_0;  alias, 1 drivers
v0x288d340_0 .net "out_pos", 0 0, L_0x2895d90;  alias, 1 drivers
v0x288d400_0 .net "out_sop", 0 0, L_0x28689e0;  alias, 1 drivers
v0x288d4c0_0 .net "pos0", 0 0, L_0x2895590;  1 drivers
v0x288d580_0 .net "pos1", 0 0, L_0x2895ad0;  1 drivers
L_0x2895d90 .functor MUXZ 1, L_0x7f4dc6416018, L_0x2895590, L_0x2895c80, C4<>;
S_0x288d700 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x283c700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x288e230_0 .var "a", 0 0;
v0x288e2d0_0 .var "b", 0 0;
v0x288e370_0 .var "c", 0 0;
v0x288e410_0 .net "clk", 0 0, v0x2894680_0;  1 drivers
v0x288e4b0_0 .var "d", 0 0;
v0x288e5a0_0 .var/2u "fail", 0 0;
v0x288e640_0 .var/2u "fail1", 0 0;
v0x288e6e0_0 .net "tb_match", 0 0, L_0x289d870;  alias, 1 drivers
v0x288e780_0 .var "wavedrom_enable", 0 0;
v0x288e820_0 .var "wavedrom_title", 511 0;
E_0x283aee0/0 .event negedge, v0x288e410_0;
E_0x283aee0/1 .event posedge, v0x288e410_0;
E_0x283aee0 .event/or E_0x283aee0/0, E_0x283aee0/1;
S_0x288da30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x288d700;
 .timescale -12 -12;
v0x288dc70_0 .var/2s "i", 31 0;
E_0x283ad80 .event posedge, v0x288e410_0;
S_0x288dd70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x288d700;
 .timescale -12 -12;
v0x288df70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x288e050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x288d700;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x288ea00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x283c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2895f40 .functor NOT 1, v0x288e230_0, C4<0>, C4<0>, C4<0>;
L_0x2895fd0 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x2896170 .functor AND 1, L_0x2895f40, L_0x2895fd0, C4<1>, C4<1>;
L_0x2896280 .functor NOT 1, v0x288e370_0, C4<0>, C4<0>, C4<0>;
L_0x2896430 .functor AND 1, L_0x2896170, L_0x2896280, C4<1>, C4<1>;
L_0x2896540 .functor NOT 1, v0x288e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x2896700 .functor AND 1, L_0x2896430, L_0x2896540, C4<1>, C4<1>;
L_0x2896810 .functor NOT 1, v0x288e230_0, C4<0>, C4<0>, C4<0>;
L_0x28969e0 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x2896a50 .functor AND 1, L_0x2896810, L_0x28969e0, C4<1>, C4<1>;
L_0x2896bc0 .functor NOT 1, v0x288e370_0, C4<0>, C4<0>, C4<0>;
L_0x2896c30 .functor AND 1, L_0x2896a50, L_0x2896bc0, C4<1>, C4<1>;
L_0x2896d60 .functor AND 1, L_0x2896c30, v0x288e4b0_0, C4<1>, C4<1>;
L_0x2896e20 .functor OR 1, L_0x2896700, L_0x2896d60, C4<0>, C4<0>;
L_0x2896cf0 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x2896fb0 .functor AND 1, v0x288e230_0, L_0x2896cf0, C4<1>, C4<1>;
L_0x2897100 .functor AND 1, L_0x2896fb0, v0x288e370_0, C4<1>, C4<1>;
L_0x28971c0 .functor AND 1, L_0x2897100, v0x288e4b0_0, C4<1>, C4<1>;
L_0x2897320 .functor OR 1, L_0x2896e20, L_0x28971c0, C4<0>, C4<0>;
L_0x2897430 .functor AND 1, v0x288e230_0, v0x288e2d0_0, C4<1>, C4<1>;
L_0x2897550 .functor AND 1, L_0x2897430, v0x288e370_0, C4<1>, C4<1>;
L_0x2897610 .functor AND 1, L_0x2897550, v0x288e4b0_0, C4<1>, C4<1>;
L_0x2897790 .functor OR 1, L_0x2897320, L_0x2897610, C4<0>, C4<0>;
L_0x28978f0 .functor OR 1, v0x288e230_0, v0x288e2d0_0, C4<0>, C4<0>;
L_0x2897a30 .functor OR 1, L_0x28978f0, v0x288e370_0, C4<0>, C4<0>;
L_0x2897af0 .functor OR 1, L_0x2897a30, v0x288e4b0_0, C4<0>, C4<0>;
L_0x2897c90 .functor OR 1, v0x288e230_0, v0x288e2d0_0, C4<0>, C4<0>;
L_0x2897d00 .functor NOT 1, v0x288e370_0, C4<0>, C4<0>, C4<0>;
L_0x2897e60 .functor OR 1, L_0x2897c90, L_0x2897d00, C4<0>, C4<0>;
L_0x2897f70 .functor OR 1, L_0x2897e60, v0x288e4b0_0, C4<0>, C4<0>;
L_0x2898130 .functor AND 1, L_0x2897af0, L_0x2897f70, C4<1>, C4<1>;
L_0x2898240 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x28983c0 .functor OR 1, v0x288e230_0, L_0x2898240, C4<0>, C4<0>;
L_0x2898480 .functor OR 1, L_0x28983c0, v0x288e370_0, C4<0>, C4<0>;
L_0x2898660 .functor NOT 1, v0x288e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x28986d0 .functor OR 1, L_0x2898480, L_0x2898660, C4<0>, C4<0>;
L_0x2898910 .functor AND 1, L_0x2898130, L_0x28986d0, C4<1>, C4<1>;
L_0x2898a20 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x28987e0 .functor OR 1, v0x288e230_0, L_0x2898a20, C4<0>, C4<0>;
L_0x28988a0 .functor NOT 1, v0x288e370_0, C4<0>, C4<0>, C4<0>;
L_0x2898be0 .functor OR 1, L_0x28987e0, L_0x28988a0, C4<0>, C4<0>;
L_0x2898cf0 .functor OR 1, L_0x2898be0, v0x288e4b0_0, C4<0>, C4<0>;
L_0x2898f10 .functor AND 1, L_0x2898910, L_0x2898cf0, C4<1>, C4<1>;
L_0x2899020 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x2899200 .functor OR 1, v0x288e230_0, L_0x2899020, C4<0>, C4<0>;
L_0x28992c0 .functor NOT 1, v0x288e370_0, C4<0>, C4<0>, C4<0>;
L_0x28996c0 .functor OR 1, L_0x2899200, L_0x28992c0, C4<0>, C4<0>;
L_0x28997d0 .functor NOT 1, v0x288e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x2899be0 .functor OR 1, L_0x28996c0, L_0x28997d0, C4<0>, C4<0>;
L_0x2899cf0 .functor AND 1, L_0x2898f10, L_0x2899be0, C4<1>, C4<1>;
L_0x2899fa0 .functor NOT 1, v0x288e230_0, C4<0>, C4<0>, C4<0>;
L_0x289a220 .functor OR 1, L_0x2899fa0, v0x288e2d0_0, C4<0>, C4<0>;
L_0x289a490 .functor NOT 1, v0x288e370_0, C4<0>, C4<0>, C4<0>;
L_0x289a500 .functor OR 1, L_0x289a220, L_0x289a490, C4<0>, C4<0>;
L_0x289a7d0 .functor NOT 1, v0x288e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x289a840 .functor OR 1, L_0x289a500, L_0x289a7d0, C4<0>, C4<0>;
L_0x289ab20 .functor AND 1, L_0x2899cf0, L_0x289a840, C4<1>, C4<1>;
L_0x289ac30 .functor NOT 1, v0x288e230_0, C4<0>, C4<0>, C4<0>;
L_0x289ae80 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x289aef0 .functor OR 1, L_0x289ac30, L_0x289ae80, C4<0>, C4<0>;
L_0x289b1f0 .functor OR 1, L_0x289aef0, v0x288e370_0, C4<0>, C4<0>;
L_0x289b2b0 .functor NOT 1, v0x288e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x289b520 .functor OR 1, L_0x289b1f0, L_0x289b2b0, C4<0>, C4<0>;
L_0x289b630 .functor AND 1, L_0x289ab20, L_0x289b520, C4<1>, C4<1>;
L_0x289b950 .functor NOT 1, v0x288e230_0, C4<0>, C4<0>, C4<0>;
L_0x289b9c0 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x289bc50 .functor OR 1, L_0x289b950, L_0x289b9c0, C4<0>, C4<0>;
L_0x289bd60 .functor NOT 1, v0x288e370_0, C4<0>, C4<0>, C4<0>;
L_0x289c000 .functor OR 1, L_0x289bc50, L_0x289bd60, C4<0>, C4<0>;
L_0x289c110 .functor OR 1, L_0x289c000, v0x288e4b0_0, C4<0>, C4<0>;
L_0x289c410 .functor AND 1, L_0x289b630, L_0x289c110, C4<1>, C4<1>;
L_0x289c520 .functor NOT 1, v0x288e230_0, C4<0>, C4<0>, C4<0>;
L_0x289c7e0 .functor NOT 1, v0x288e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x289c850 .functor OR 1, L_0x289c520, L_0x289c7e0, C4<0>, C4<0>;
L_0x289cbc0 .functor NOT 1, v0x288e370_0, C4<0>, C4<0>, C4<0>;
L_0x289cc30 .functor OR 1, L_0x289c850, L_0x289cbc0, C4<0>, C4<0>;
L_0x289cfb0 .functor NOT 1, v0x288e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x289d020 .functor OR 1, L_0x289cc30, L_0x289cfb0, C4<0>, C4<0>;
L_0x289d3b0 .functor AND 1, L_0x289c410, L_0x289d020, C4<1>, C4<1>;
v0x288ebc0_0 .net *"_ivl_0", 0 0, L_0x2895f40;  1 drivers
v0x288eca0_0 .net *"_ivl_10", 0 0, L_0x2896540;  1 drivers
v0x288ed80_0 .net *"_ivl_100", 0 0, L_0x2899fa0;  1 drivers
v0x288ee70_0 .net *"_ivl_102", 0 0, L_0x289a220;  1 drivers
v0x288ef50_0 .net *"_ivl_104", 0 0, L_0x289a490;  1 drivers
v0x288f080_0 .net *"_ivl_106", 0 0, L_0x289a500;  1 drivers
v0x288f160_0 .net *"_ivl_108", 0 0, L_0x289a7d0;  1 drivers
v0x288f240_0 .net *"_ivl_110", 0 0, L_0x289a840;  1 drivers
v0x288f320_0 .net *"_ivl_112", 0 0, L_0x289ab20;  1 drivers
v0x288f490_0 .net *"_ivl_114", 0 0, L_0x289ac30;  1 drivers
v0x288f570_0 .net *"_ivl_116", 0 0, L_0x289ae80;  1 drivers
v0x288f650_0 .net *"_ivl_118", 0 0, L_0x289aef0;  1 drivers
v0x288f730_0 .net *"_ivl_12", 0 0, L_0x2896700;  1 drivers
v0x288f810_0 .net *"_ivl_120", 0 0, L_0x289b1f0;  1 drivers
v0x288f8f0_0 .net *"_ivl_122", 0 0, L_0x289b2b0;  1 drivers
v0x288f9d0_0 .net *"_ivl_124", 0 0, L_0x289b520;  1 drivers
v0x288fab0_0 .net *"_ivl_126", 0 0, L_0x289b630;  1 drivers
v0x288fca0_0 .net *"_ivl_128", 0 0, L_0x289b950;  1 drivers
v0x288fd80_0 .net *"_ivl_130", 0 0, L_0x289b9c0;  1 drivers
v0x288fe60_0 .net *"_ivl_132", 0 0, L_0x289bc50;  1 drivers
v0x288ff40_0 .net *"_ivl_134", 0 0, L_0x289bd60;  1 drivers
v0x2890020_0 .net *"_ivl_136", 0 0, L_0x289c000;  1 drivers
v0x2890100_0 .net *"_ivl_138", 0 0, L_0x289c110;  1 drivers
v0x28901e0_0 .net *"_ivl_14", 0 0, L_0x2896810;  1 drivers
v0x28902c0_0 .net *"_ivl_140", 0 0, L_0x289c410;  1 drivers
v0x28903a0_0 .net *"_ivl_142", 0 0, L_0x289c520;  1 drivers
v0x2890480_0 .net *"_ivl_144", 0 0, L_0x289c7e0;  1 drivers
v0x2890560_0 .net *"_ivl_146", 0 0, L_0x289c850;  1 drivers
v0x2890640_0 .net *"_ivl_148", 0 0, L_0x289cbc0;  1 drivers
v0x2890720_0 .net *"_ivl_150", 0 0, L_0x289cc30;  1 drivers
v0x2890800_0 .net *"_ivl_152", 0 0, L_0x289cfb0;  1 drivers
v0x28908e0_0 .net *"_ivl_154", 0 0, L_0x289d020;  1 drivers
v0x28909c0_0 .net *"_ivl_16", 0 0, L_0x28969e0;  1 drivers
v0x2890cb0_0 .net *"_ivl_18", 0 0, L_0x2896a50;  1 drivers
v0x2890d90_0 .net *"_ivl_2", 0 0, L_0x2895fd0;  1 drivers
v0x2890e70_0 .net *"_ivl_20", 0 0, L_0x2896bc0;  1 drivers
v0x2890f50_0 .net *"_ivl_22", 0 0, L_0x2896c30;  1 drivers
v0x2891030_0 .net *"_ivl_24", 0 0, L_0x2896d60;  1 drivers
v0x2891110_0 .net *"_ivl_26", 0 0, L_0x2896e20;  1 drivers
v0x28911f0_0 .net *"_ivl_28", 0 0, L_0x2896cf0;  1 drivers
v0x28912d0_0 .net *"_ivl_30", 0 0, L_0x2896fb0;  1 drivers
v0x28913b0_0 .net *"_ivl_32", 0 0, L_0x2897100;  1 drivers
v0x2891490_0 .net *"_ivl_34", 0 0, L_0x28971c0;  1 drivers
v0x2891570_0 .net *"_ivl_36", 0 0, L_0x2897320;  1 drivers
v0x2891650_0 .net *"_ivl_38", 0 0, L_0x2897430;  1 drivers
v0x2891730_0 .net *"_ivl_4", 0 0, L_0x2896170;  1 drivers
v0x2891810_0 .net *"_ivl_40", 0 0, L_0x2897550;  1 drivers
v0x28918f0_0 .net *"_ivl_42", 0 0, L_0x2897610;  1 drivers
v0x28919d0_0 .net *"_ivl_46", 0 0, L_0x28978f0;  1 drivers
v0x2891ab0_0 .net *"_ivl_48", 0 0, L_0x2897a30;  1 drivers
v0x2891b90_0 .net *"_ivl_50", 0 0, L_0x2897af0;  1 drivers
v0x2891c70_0 .net *"_ivl_52", 0 0, L_0x2897c90;  1 drivers
v0x2891d50_0 .net *"_ivl_54", 0 0, L_0x2897d00;  1 drivers
v0x2891e30_0 .net *"_ivl_56", 0 0, L_0x2897e60;  1 drivers
v0x2891f10_0 .net *"_ivl_58", 0 0, L_0x2897f70;  1 drivers
v0x2891ff0_0 .net *"_ivl_6", 0 0, L_0x2896280;  1 drivers
v0x28920d0_0 .net *"_ivl_60", 0 0, L_0x2898130;  1 drivers
v0x28921b0_0 .net *"_ivl_62", 0 0, L_0x2898240;  1 drivers
v0x2892290_0 .net *"_ivl_64", 0 0, L_0x28983c0;  1 drivers
v0x2892370_0 .net *"_ivl_66", 0 0, L_0x2898480;  1 drivers
v0x2892450_0 .net *"_ivl_68", 0 0, L_0x2898660;  1 drivers
v0x2892530_0 .net *"_ivl_70", 0 0, L_0x28986d0;  1 drivers
v0x2892610_0 .net *"_ivl_72", 0 0, L_0x2898910;  1 drivers
v0x28926f0_0 .net *"_ivl_74", 0 0, L_0x2898a20;  1 drivers
v0x28927d0_0 .net *"_ivl_76", 0 0, L_0x28987e0;  1 drivers
v0x2892cc0_0 .net *"_ivl_78", 0 0, L_0x28988a0;  1 drivers
v0x2892da0_0 .net *"_ivl_8", 0 0, L_0x2896430;  1 drivers
v0x2892e80_0 .net *"_ivl_80", 0 0, L_0x2898be0;  1 drivers
v0x2892f60_0 .net *"_ivl_82", 0 0, L_0x2898cf0;  1 drivers
v0x2893040_0 .net *"_ivl_84", 0 0, L_0x2898f10;  1 drivers
v0x2893120_0 .net *"_ivl_86", 0 0, L_0x2899020;  1 drivers
v0x2893200_0 .net *"_ivl_88", 0 0, L_0x2899200;  1 drivers
v0x28932e0_0 .net *"_ivl_90", 0 0, L_0x28992c0;  1 drivers
v0x28933c0_0 .net *"_ivl_92", 0 0, L_0x28996c0;  1 drivers
v0x28934a0_0 .net *"_ivl_94", 0 0, L_0x28997d0;  1 drivers
v0x2893580_0 .net *"_ivl_96", 0 0, L_0x2899be0;  1 drivers
v0x2893660_0 .net *"_ivl_98", 0 0, L_0x2899cf0;  1 drivers
v0x2893740_0 .net "a", 0 0, v0x288e230_0;  alias, 1 drivers
v0x28937e0_0 .net "b", 0 0, v0x288e2d0_0;  alias, 1 drivers
v0x28938d0_0 .net "c", 0 0, v0x288e370_0;  alias, 1 drivers
v0x28939c0_0 .net "d", 0 0, v0x288e4b0_0;  alias, 1 drivers
v0x2893ab0_0 .net "out_pos", 0 0, L_0x289d3b0;  alias, 1 drivers
v0x2893b70_0 .net "out_sop", 0 0, L_0x2897790;  alias, 1 drivers
S_0x2893cf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x283c700;
 .timescale -12 -12;
E_0x28229f0 .event anyedge, v0x2894ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2894ae0_0;
    %nor/r;
    %assign/vec4 v0x2894ae0_0, 0;
    %wait E_0x28229f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x288d700;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288e640_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x288d700;
T_4 ;
    %wait E_0x283aee0;
    %load/vec4 v0x288e6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288e5a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x288d700;
T_5 ;
    %wait E_0x283ad80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %wait E_0x283ad80;
    %load/vec4 v0x288e5a0_0;
    %store/vec4 v0x288e640_0, 0, 1;
    %fork t_1, S_0x288da30;
    %jmp t_0;
    .scope S_0x288da30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x288dc70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x288dc70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x283ad80;
    %load/vec4 v0x288dc70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x288dc70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x288dc70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x288d700;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x283aee0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x288e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288e2d0_0, 0;
    %assign/vec4 v0x288e230_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x288e5a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x288e640_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x283c700;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2894680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2894ae0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x283c700;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2894680_0;
    %inv;
    %store/vec4 v0x2894680_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x283c700;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x288e410_0, v0x2894c50_0, v0x28944a0_0, v0x2894540_0, v0x28945e0_0, v0x2894720_0, v0x28949a0_0, v0x2894900_0, v0x2894860_0, v0x28947c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x283c700;
T_9 ;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x283c700;
T_10 ;
    %wait E_0x283aee0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2894a40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2894a40_0, 4, 32;
    %load/vec4 v0x2894b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2894a40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2894a40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2894a40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28949a0_0;
    %load/vec4 v0x28949a0_0;
    %load/vec4 v0x2894900_0;
    %xor;
    %load/vec4 v0x28949a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2894a40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2894a40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2894860_0;
    %load/vec4 v0x2894860_0;
    %load/vec4 v0x28947c0_0;
    %xor;
    %load/vec4 v0x2894860_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2894a40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2894a40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2894a40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter1/response4/top_module.sv";
