{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677658223763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677658223771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 01 02:10:23 2023 " "Processing started: Wed Mar 01 02:10:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677658223771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658223771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658223772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677658224563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677658224563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourinputmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fourinputmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FourInputMux " "Found entity 1: FourInputMux" {  } { { "FourInputMux.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/FourInputMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MOD " "Found entity 1: ALU_MOD" {  } { { "ALU_MOD.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/ALU_MOD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN_MOD " "Found entity 1: BEN_MOD" {  } { { "Ben.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Ben.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoinputmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file twoinputmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "TwoInputMux.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/TwoInputMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threeinputmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file threeinputmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ThreeInputMux " "Found entity 1: ThreeInputMux" {  } { { "ThreeInputMux.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/ThreeInputMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Found entity 1: Reg_16" {  } { { "Reg_16.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "Register_unit.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677658237565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237568 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "BusMux BusMux.sv " "Entity \"BusMux\" obtained from \"BusMux.sv\" instead of from Quartus Prime megafunction library" {  } { { "BusMux.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/BusMux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1677658237577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file busmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux " "Found entity 1: BusMux" {  } { { "BusMux.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/BusMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "synchronizers.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237597 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "synchronizers.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237597 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "synchronizers.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "slc3_testtop.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677658237609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677658237610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 slc3.sv(26) " "Verilog HDL Declaration information at slc3.sv(26): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677658237623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 slc3.sv(26) " "Verilog HDL Declaration information at slc3.sv(26): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677658237623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 slc3.sv(26) " "Verilog HDL Declaration information at slc3.sv(26): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677658237623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 slc3.sv(26) " "Verilog HDL Declaration information at slc3.sv(26): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677658237623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/memory_contents.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Instantiateram.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677658237661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658237661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677658237793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "slc3_testtop.sv" "button_sync\[0\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "slc3_testtop.sv" "slc" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3_testtop.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237805 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MARMUX 0 slc3.sv(53) " "Net \"MARMUX\" at slc3.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677658237806 "|slc3_testtop|slc3:slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex0\"" {  } { { "slc3.sv" "hex0" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 datapath.sv(154) " "Verilog HDL assignment warning at datapath.sv(154): truncated value with size 16 to match size of target (1)" {  } { { "datapath.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237821 "|slc3_testtop|slc3:slc|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMux slc3:slc\|datapath:d0\|BusMux:Tri_State_Buff " "Elaborating entity \"BusMux\" for hierarchy \"slc3:slc\|datapath:d0\|BusMux:Tri_State_Buff\"" {  } { { "datapath.sv" "Tri_State_Buff" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237823 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BusMux.sv(11) " "Verilog HDL Case Statement information at BusMux.sv(11): all case item expressions in this case statement are onehot" {  } { { "BusMux.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/BusMux.sv" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677658237825 "|slc3_testtop|slc3:slc|datapath:d0|BusMux:Tri_State_Buff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16 slc3:slc\|datapath:d0\|Reg_16:MDR_Reg " "Elaborating entity \"Reg_16\" for hierarchy \"slc3:slc\|datapath:d0\|Reg_16:MDR_Reg\"" {  } { { "datapath.sv" "MDR_Reg" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_MOD slc3:slc\|datapath:d0\|BEN_MOD:ben " "Elaborating entity \"BEN_MOD\" for hierarchy \"slc3:slc\|datapath:d0\|BEN_MOD:ben\"" {  } { { "datapath.sv" "ben" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoInputMux slc3:slc\|datapath:d0\|TwoInputMux:MDRMult " "Elaborating entity \"TwoInputMux\" for hierarchy \"slc3:slc\|datapath:d0\|TwoInputMux:MDRMult\"" {  } { { "datapath.sv" "MDRMult" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreeInputMux slc3:slc\|datapath:d0\|ThreeInputMux:PCMult " "Elaborating entity \"ThreeInputMux\" for hierarchy \"slc3:slc\|datapath:d0\|ThreeInputMux:PCMult\"" {  } { { "datapath.sv" "PCMult" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237841 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "ThreeInputMux.sv(9) " "SystemVerilog warning at ThreeInputMux.sv(9): unique or priority keyword makes case statement complete" {  } { { "ThreeInputMux.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/ThreeInputMux.sv" 9 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1677658237842 "|slc3_testtop|slc3:slc|datapath:d0|ThreeInputMux:PCMult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MOD slc3:slc\|datapath:d0\|ALU_MOD:Arithmetic " "Elaborating entity \"ALU_MOD\" for hierarchy \"slc3:slc\|datapath:d0\|ALU_MOD:Arithmetic\"" {  } { { "datapath.sv" "Arithmetic" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE slc3:slc\|datapath:d0\|REGFILE:Register_File " "Elaborating entity \"REGFILE\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE:Register_File\"" {  } { { "datapath.sv" "Register_File" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(12) " "Verilog HDL assignment warning at Reg_File.sv(12): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237849 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(13) " "Verilog HDL assignment warning at Reg_File.sv(13): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237849 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(14) " "Verilog HDL assignment warning at Reg_File.sv(14): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237849 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(15) " "Verilog HDL assignment warning at Reg_File.sv(15): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237849 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(16) " "Verilog HDL assignment warning at Reg_File.sv(16): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(17) " "Verilog HDL assignment warning at Reg_File.sv(17): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(18) " "Verilog HDL assignment warning at Reg_File.sv(18): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(19) " "Verilog HDL assignment warning at Reg_File.sv(19): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(23) " "Verilog HDL assignment warning at Reg_File.sv(23): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(24) " "Verilog HDL assignment warning at Reg_File.sv(24): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(25) " "Verilog HDL assignment warning at Reg_File.sv(25): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(26) " "Verilog HDL assignment warning at Reg_File.sv(26): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(27) " "Verilog HDL assignment warning at Reg_File.sv(27): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(28) " "Verilog HDL assignment warning at Reg_File.sv(28): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(29) " "Verilog HDL assignment warning at Reg_File.sv(29): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Reg_File.sv(30) " "Verilog HDL assignment warning at Reg_File.sv(30): truncated value with size 16 to match size of target (8)" {  } { { "Reg_File.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/Reg_File.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677658237850 "|slc3_testtop|slc3:slc|datapath:d0|REGFILE:Register_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoInputMux slc3:slc\|datapath:d0\|TwoInputMux:SR1_Mult " "Elaborating entity \"TwoInputMux\" for hierarchy \"slc3:slc\|datapath:d0\|TwoInputMux:SR1_Mult\"" {  } { { "datapath.sv" "SR1_Mult" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourInputMux slc3:slc\|datapath:d0\|FourInputMux:ADDR2_Mult " "Elaborating entity \"FourInputMux\" for hierarchy \"slc3:slc\|datapath:d0\|FourInputMux:ADDR2_Mult\"" {  } { { "datapath.sv" "ADDR2_Mult" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237922 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(184) " "Verilog HDL Case Statement information at ISDU.sv(184): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/ISDU.sv" 184 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677658237925 "|slc3_testtop|slc3:slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "slc3_testtop.sv" "mem" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/slc3_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237952 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "test_memory.sv" "" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677658237985 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658237988 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[15\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[15\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[14\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[14\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[13\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[13\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[12\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[12\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[11\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[11\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[10\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[10\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[9\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[9\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[8\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[8\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[7\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[7\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[6\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[6\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[5\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[5\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[4\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[4\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|SR1MUX_OUT\[3\] " "Net \"slc3:slc\|datapath:d0\|SR1MUX_OUT\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1MUX_OUT\[3\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[15\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[15\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[14\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[14\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[13\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[13\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[12\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[12\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[11\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[11\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[10\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[10\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[9\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[9\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[8\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[8\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[7\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[7\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[6\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[6\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[5\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[5\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[4\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[4\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:slc\|datapath:d0\|DRMUX_OUT\[3\] " "Net \"slc3:slc\|datapath:d0\|DRMUX_OUT\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "DRMUX_OUT\[3\]" { Text "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/datapath.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677658238065 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677658238065 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1677658239186 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677658239479 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677658240308 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/Soumi/Documents/GitHub/ECE385/Lab5/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658240427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677658240703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677658240703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "531 " "Implemented 531 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677658240944 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677658240944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "480 " "Implemented 480 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677658240944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677658240944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677658240978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 02:10:40 2023 " "Processing ended: Wed Mar 01 02:10:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677658240978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677658240978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677658240978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677658240978 ""}
