<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>
              Index by functional group
            </title>
    <link rel="stylesheet" type="text/css" href="insn.css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="sysregindex">Index by functional group</h1><p>Below are indexes for registers with the following main functional groups:</p><ul><li><a href="#ID">ID</a></li><li><a href="#Memory">Memory</a></li><li><a href="#Other">Other</a></li><li><a href="#Exception">Exception</a></li><li><a href="#Special">Special</a></li><li><a href="#PSTATE">PSTATE</a></li><li><a href="#Cache">Cache</a></li><li><a href="#Address">Address</a></li><li><a href="#TLB">TLB</a></li><li><a href="#PMU">PMU</a></li><li><a href="#Reset">Reset</a></li><li><a href="#Thread">Thread</a></li><li><a href="#IMPDEF">IMP DEF</a></li><li><a href="#Timer">Timer</a></li><li><a href="#Debug">Debug</a></li><li><a href="#CTI">CTI</a></li><li><a href="#Virt">Virt</a></li><li><a href="#Secure">Secure</a></li><li><a href="#Float">Float</a></li><li><a href="#Legacy">Legacy</a></li><li><a href="#Trace">Trace</a></li><li><a href="#Tracemanagement">Trace management</a></li><li><a href="#TRBE">TRBE</a></li><li><a href="#GIC">GIC</a></li><li><a href="#GICD">GICD</a></li><li><a href="#GICR">GICR</a></li><li><a href="#GICC">GICC</a></li><li><a href="#GICV">GICV</a></li><li><a href="#GICH">GICH</a></li><li><a href="#GITS">GITS</a></li><li><a href="#BRBE">BRBE</a></li><li><a href="#RAS">RAS</a></li><li><a href="#MPAM">MPAM</a></li><li><a href="#Pointerauthentication">Pointer authentication</a></li><li><a href="#AMU">AMU</a></li><li><a href="#Root">Root</a></li><li><a href="#GICITSregisters">GIC ITS registers</a></li></ul>
    <h2 class="sysregindex"><a id="ID">
		        In the ID functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ccsidr.html">CCSIDR</a>
          </td>
          <td>Current Cache Size ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ccsidr2.html">CCSIDR2</a>
          </td>
          <td>Current Cache Size ID Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-clidr.html">CLIDR</a>
          </td>
          <td>Cache Level ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-csselr.html">CSSELR</a>
          </td>
          <td>Cache Size Selection Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ctr.html">CTR</a>
          </td>
          <td>Cache Type Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_afr0.html">ID_AFR0</a>
          </td>
          <td>Auxiliary Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_dfr0.html">ID_DFR0</a>
          </td>
          <td>Debug Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_dfr1.html">ID_DFR1</a>
          </td>
          <td>Debug Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_isar0.html">ID_ISAR0</a>
          </td>
          <td>Instruction Set Attribute Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_isar1.html">ID_ISAR1</a>
          </td>
          <td>Instruction Set Attribute Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_isar2.html">ID_ISAR2</a>
          </td>
          <td>Instruction Set Attribute Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_isar3.html">ID_ISAR3</a>
          </td>
          <td>Instruction Set Attribute Register 3</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_isar4.html">ID_ISAR4</a>
          </td>
          <td>Instruction Set Attribute Register 4</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_isar5.html">ID_ISAR5</a>
          </td>
          <td>Instruction Set Attribute Register 5</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_isar6.html">ID_ISAR6</a>
          </td>
          <td>Instruction Set Attribute Register 6</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_mmfr0.html">ID_MMFR0</a>
          </td>
          <td>Memory Model Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_mmfr1.html">ID_MMFR1</a>
          </td>
          <td>Memory Model Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_mmfr2.html">ID_MMFR2</a>
          </td>
          <td>Memory Model Feature Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_mmfr3.html">ID_MMFR3</a>
          </td>
          <td>Memory Model Feature Register 3</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_mmfr4.html">ID_MMFR4</a>
          </td>
          <td>Memory Model Feature Register 4</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_mmfr5.html">ID_MMFR5</a>
          </td>
          <td>Memory Model Feature Register 5</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_pfr0.html">ID_PFR0</a>
          </td>
          <td>Processor Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_pfr1.html">ID_PFR1</a>
          </td>
          <td>Processor Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-id_pfr2.html">ID_PFR2</a>
          </td>
          <td>Processor Feature Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-midr.html">MIDR</a>
          </td>
          <td>Main ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-mpidr.html">MPIDR</a>
          </td>
          <td>Multiprocessor Affinity Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-revidr.html">REVIDR</a>
          </td>
          <td>Revision ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tcmtr.html">TCMTR</a>
          </td>
          <td>TCM Type Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbtr.html">TLBTR</a>
          </td>
          <td>TLB Type Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ccsidr2_el1.html">CCSIDR2_EL1</a>
          </td>
          <td>Current Cache Size ID Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ccsidr_el1.html">CCSIDR_EL1</a>
          </td>
          <td>Current Cache Size ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-clidr_el1.html">CLIDR_EL1</a>
          </td>
          <td>Cache Level ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-csselr_el1.html">CSSELR_EL1</a>
          </td>
          <td>Cache Size Selection Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ctr_el0.html">CTR_EL0</a>
          </td>
          <td>Cache Type Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dczid_el0.html">DCZID_EL0</a>
          </td>
          <td>Data Cache Zero ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-gmid_el1.html">GMID_EL1</a>
          </td>
          <td>Multiple tag transfer ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64afr0_el1.html">ID_AA64AFR0_EL1</a>
          </td>
          <td>AArch64 Auxiliary Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64afr1_el1.html">ID_AA64AFR1_EL1</a>
          </td>
          <td>AArch64 Auxiliary Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>
          </td>
          <td>AArch64 Debug Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64dfr1_el1.html">ID_AA64DFR1_EL1</a>
          </td>
          <td>AArch64 Debug Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64isar0_el1.html">ID_AA64ISAR0_EL1</a>
          </td>
          <td>AArch64 Instruction Set Attribute Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64isar1_el1.html">ID_AA64ISAR1_EL1</a>
          </td>
          <td>AArch64 Instruction Set Attribute Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64isar2_el1.html">ID_AA64ISAR2_EL1</a>
          </td>
          <td>AArch64 Instruction Set Attribute Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64mmfr0_el1.html">ID_AA64MMFR0_EL1</a>
          </td>
          <td>AArch64 Memory Model Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64mmfr1_el1.html">ID_AA64MMFR1_EL1</a>
          </td>
          <td>AArch64 Memory Model Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64mmfr2_el1.html">ID_AA64MMFR2_EL1</a>
          </td>
          <td>AArch64 Memory Model Feature Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64mmfr3_el1.html">ID_AA64MMFR3_EL1</a>
          </td>
          <td>AArch64 Memory Model Feature Register 3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64mmfr4_el1.html">ID_AA64MMFR4_EL1</a>
          </td>
          <td>AArch64 Memory Model Feature Register 4</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>
          </td>
          <td>AArch64 Processor Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64pfr1_el1.html">ID_AA64PFR1_EL1</a>
          </td>
          <td>AArch64 Processor Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64pfr2_el1.html">ID_AA64PFR2_EL1</a>
          </td>
          <td>AArch64 Processor Feature Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64smfr0_el1.html">ID_AA64SMFR0_EL1</a>
          </td>
          <td>SME Feature ID Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_aa64zfr0_el1.html">ID_AA64ZFR0_EL1</a>
          </td>
          <td>SVE Feature ID Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_afr0_el1.html">ID_AFR0_EL1</a>
          </td>
          <td>AArch32 Auxiliary Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_dfr0_el1.html">ID_DFR0_EL1</a>
          </td>
          <td>AArch32 Debug Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_dfr1_el1.html">ID_DFR1_EL1</a>
          </td>
          <td>Debug Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_isar0_el1.html">ID_ISAR0_EL1</a>
          </td>
          <td>AArch32 Instruction Set Attribute Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_isar1_el1.html">ID_ISAR1_EL1</a>
          </td>
          <td>AArch32 Instruction Set Attribute Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_isar2_el1.html">ID_ISAR2_EL1</a>
          </td>
          <td>AArch32 Instruction Set Attribute Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_isar3_el1.html">ID_ISAR3_EL1</a>
          </td>
          <td>AArch32 Instruction Set Attribute Register 3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_isar4_el1.html">ID_ISAR4_EL1</a>
          </td>
          <td>AArch32 Instruction Set Attribute Register 4</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_isar5_el1.html">ID_ISAR5_EL1</a>
          </td>
          <td>AArch32 Instruction Set Attribute Register 5</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_isar6_el1.html">ID_ISAR6_EL1</a>
          </td>
          <td>AArch32 Instruction Set Attribute Register 6</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_mmfr0_el1.html">ID_MMFR0_EL1</a>
          </td>
          <td>AArch32 Memory Model Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_mmfr1_el1.html">ID_MMFR1_EL1</a>
          </td>
          <td>AArch32 Memory Model Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_mmfr2_el1.html">ID_MMFR2_EL1</a>
          </td>
          <td>AArch32 Memory Model Feature Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_mmfr3_el1.html">ID_MMFR3_EL1</a>
          </td>
          <td>AArch32 Memory Model Feature Register 3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_mmfr4_el1.html">ID_MMFR4_EL1</a>
          </td>
          <td>AArch32 Memory Model Feature Register 4</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_mmfr5_el1.html">ID_MMFR5_EL1</a>
          </td>
          <td>AArch32 Memory Model Feature Register 5</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_pfr0_el1.html">ID_PFR0_EL1</a>
          </td>
          <td>AArch32 Processor Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_pfr1_el1.html">ID_PFR1_EL1</a>
          </td>
          <td>AArch32 Processor Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-id_pfr2_el1.html">ID_PFR2_EL1</a>
          </td>
          <td>AArch32 Processor Feature Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-midr_el1.html">MIDR_EL1</a>
          </td>
          <td>Main ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamidr_el1.html">MPAMIDR_EL1</a>
          </td>
          <td>MPAM ID Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>
          </td>
          <td>Multiprocessor Affinity Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-revidr_el1.html">REVIDR_EL1</a>
          </td>
          <td>Revision ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-smidr_el1.html">SMIDR_EL1</a>
          </td>
          <td>Streaming Mode Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edaa32pfr.html">EDAA32PFR</a>
          </td>
          <td>External Debug Auxiliary Processor Feature Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-eddfr.html">EDDFR</a>
          </td>
          <td>External Debug Feature Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edpfr.html">EDPFR</a>
          </td>
          <td>External Debug Processor Feature Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-midr_el1.html">MIDR_EL1</a>
          </td>
          <td>Main ID Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Memory">
		        In the Memory functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amair0.html">AMAIR0</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amair1.html">AMAIR1</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-contextidr.html">CONTEXTIDR</a>
          </td>
          <td>Context ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dacr.html">DACR</a>
          </td>
          <td>Domain Access Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hamair0.html">HAMAIR0</a>
          </td>
          <td>Hyp Auxiliary Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hamair1.html">HAMAIR1</a>
          </td>
          <td>Hyp Auxiliary Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hmair0.html">HMAIR0</a>
          </td>
          <td>Hyp Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hmair1.html">HMAIR1</a>
          </td>
          <td>Hyp Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-htcr.html">HTCR</a>
          </td>
          <td>Hyp Translation Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-httbr.html">HTTBR</a>
          </td>
          <td>Hyp Translation Table Base Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-mair0.html">MAIR0</a>
          </td>
          <td>Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-mair1.html">MAIR1</a>
          </td>
          <td>Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-nmrr.html">NMRR</a>
          </td>
          <td>Normal Memory Remap Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-prrr.html">PRRR</a>
          </td>
          <td>Primary Region Remap Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ttbcr.html">TTBCR</a>
          </td>
          <td>Translation Table Base Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ttbcr2.html">TTBCR2</a>
          </td>
          <td>Translation Table Base Control Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ttbr0.html">TTBR0</a>
          </td>
          <td>Translation Table Base Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ttbr1.html">TTBR1</a>
          </td>
          <td>Translation Table Base Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-vtcr.html">VTCR</a>
          </td>
          <td>Virtualization Translation Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-vttbr.html">VTTBR</a>
          </td>
          <td>Virtualization Translation Table Base Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair2_el1.html">AMAIR2_EL1</a>
          </td>
          <td>Extended Auxiliary Memory Attribute Indirection Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair2_el2.html">AMAIR2_EL2</a>
          </td>
          <td>Extended Auxiliary Memory Attribute Indirection Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair2_el3.html">AMAIR2_EL3</a>
          </td>
          <td>Extended Auxiliary Memory Attribute Indirection Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair_el1.html">AMAIR_EL1</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair_el2.html">AMAIR_EL2</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair_el3.html">AMAIR_EL3</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>
          </td>
          <td>Context ID Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>
          </td>
          <td>Context ID Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dacr32_el2.html">DACR32_EL2</a>
          </td>
          <td>Domain Access Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-gpccr_el3.html">GPCCR_EL3</a>
          </td>
          <td>Granule Protection Check Control Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-gptbr_el3.html">GPTBR_EL3</a>
          </td>
          <td>Granule Protection Table Base Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-lorc_el1.html">LORC_EL1</a>
          </td>
          <td>LORegion Control (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-lorea_el1.html">LOREA_EL1</a>
          </td>
          <td>LORegion End Address (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-lorid_el1.html">LORID_EL1</a>
          </td>
          <td>LORegionID (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-lorn_el1.html">LORN_EL1</a>
          </td>
          <td>LORegion Number (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-lorsa_el1.html">LORSA_EL1</a>
          </td>
          <td>LORegion Start Address (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mair2_el1.html">MAIR2_EL1</a>
          </td>
          <td>Extended Memory Attribute Indirection Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mair2_el2.html">MAIR2_EL2</a>
          </td>
          <td>Extended Memory Attribute Indirection Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mair2_el3.html">MAIR2_EL3</a>
          </td>
          <td>Extended Memory Attribute Indirection Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mair_el1.html">MAIR_EL1</a>
          </td>
          <td>Memory Attribute Indirection Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mair_el2.html">MAIR_EL2</a>
          </td>
          <td>Memory Attribute Indirection Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mair_el3.html">MAIR_EL3</a>
          </td>
          <td>Memory Attribute Indirection Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pire0_el1.html">PIRE0_EL1</a>
          </td>
          <td>Permission Indirection Register 0 (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pire0_el2.html">PIRE0_EL2</a>
          </td>
          <td>Permission Indirection Register 0 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pir_el1.html">PIR_EL1</a>
          </td>
          <td>Permission Indirection Register 1 (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pir_el2.html">PIR_EL2</a>
          </td>
          <td>Permission Indirection Register 2 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pir_el3.html">PIR_EL3</a>
          </td>
          <td> Permission Indirection Register 3 (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-por_el0.html">POR_EL0</a>
          </td>
          <td>Permission Overlay Register 0 (EL0)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-por_el1.html">POR_EL1</a>
          </td>
          <td>Permission Overlay Register 1 (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-por_el2.html">POR_EL2</a>
          </td>
          <td>Permission Overlay Register 2 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-por_el3.html">POR_EL3</a>
          </td>
          <td>Permission Overlay Register 3 (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-rcwmask_el1.html">RCWMASK_EL1</a>
          </td>
          <td>Read Check Write Instruction Mask (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-rcwsmask_el1.html">RCWSMASK_EL1</a>
          </td>
          <td>Software Read Check Write Instruction Mask (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-s2pir_el2.html">S2PIR_EL2</a>
          </td>
          <td>Stage 2 Permission Indirection Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-s2por_el1.html">S2POR_EL1</a>
          </td>
          <td>Stage 2 Permission Overlay Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tcr2_el1.html">TCR2_EL1</a>
          </td>
          <td>Extended Translation Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tcr2_el2.html">TCR2_EL2</a>
          </td>
          <td>Extended Translation Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tcr_el1.html">TCR_EL1</a>
          </td>
          <td>Translation Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tcr_el2.html">TCR_EL2</a>
          </td>
          <td>Translation Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tcr_el3.html">TCR_EL3</a>
          </td>
          <td>Translation Control Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ttbr0_el1.html">TTBR0_EL1</a>
          </td>
          <td>Translation Table Base Register 0 (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>
          </td>
          <td>Translation Table Base Register 0 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ttbr0_el3.html">TTBR0_EL3</a>
          </td>
          <td>Translation Table Base Register 0 (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ttbr1_el1.html">TTBR1_EL1</a>
          </td>
          <td>Translation Table Base Register 1 (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>
          </td>
          <td>Translation Table Base Register 1 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vtcr_el2.html">VTCR_EL2</a>
          </td>
          <td>Virtualization Translation Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a>
          </td>
          <td>Virtualization Translation Table Base Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Other">
		        In the Other functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cpacr.html">CPACR</a>
          </td>
          <td>Architectural Feature Access Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-sctlr.html">SCTLR</a>
          </td>
          <td>System Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>
          </td>
          <td>Architectural Feature Access Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a>
          </td>
          <td>System Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sctlr2_el3.html">SCTLR2_EL3</a>
          </td>
          <td>System Control Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>
          </td>
          <td>System Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sctlr_el3.html">SCTLR_EL3</a>
          </td>
          <td>System Control Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-smcr_el1.html">SMCR_EL1</a>
          </td>
          <td>SME Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-smcr_el2.html">SMCR_EL2</a>
          </td>
          <td>SME Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-smcr_el3.html">SMCR_EL3</a>
          </td>
          <td>SME Control Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-smprimap_el2.html">SMPRIMAP_EL2</a>
          </td>
          <td>Streaming Mode Priority Mapping Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-smpri_el1.html">SMPRI_EL1</a>
          </td>
          <td>Streaming Mode Priority Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-zcr_el1.html">ZCR_EL1</a>
          </td>
          <td>SVE Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-zcr_el2.html">ZCR_EL2</a>
          </td>
          <td>SVE Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-zcr_el3.html">ZCR_EL3</a>
          </td>
          <td>SVE Control Register (EL3)</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Exception">
		        In the Exception functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-adfsr.html">ADFSR</a>
          </td>
          <td>Auxiliary Data Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-aifsr.html">AIFSR</a>
          </td>
          <td>Auxiliary Instruction Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dfar.html">DFAR</a>
          </td>
          <td>Data Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dfsr.html">DFSR</a>
          </td>
          <td>Data Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hadfsr.html">HADFSR</a>
          </td>
          <td>Hyp Auxiliary Data Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-haifsr.html">HAIFSR</a>
          </td>
          <td>Hyp Auxiliary Instruction Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hdfar.html">HDFAR</a>
          </td>
          <td>Hyp Data Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hifar.html">HIFAR</a>
          </td>
          <td>Hyp Instruction Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hpfar.html">HPFAR</a>
          </td>
          <td>Hyp IPA Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hsr.html">HSR</a>
          </td>
          <td>Hyp Syndrome Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hvbar.html">HVBAR</a>
          </td>
          <td>Hyp Vector Base Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ifar.html">IFAR</a>
          </td>
          <td>Instruction Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ifsr.html">IFSR</a>
          </td>
          <td>Instruction Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-isr.html">ISR</a>
          </td>
          <td>Interrupt Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-mvbar.html">MVBAR</a>
          </td>
          <td>Monitor Vector Base Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-vbar.html">VBAR</a>
          </td>
          <td>Vector Base Address Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr0_el1.html">AFSR0_EL1</a>
          </td>
          <td>Auxiliary Fault Status Register 0 (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr0_el2.html">AFSR0_EL2</a>
          </td>
          <td>Auxiliary Fault Status Register 0 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr0_el3.html">AFSR0_EL3</a>
          </td>
          <td>Auxiliary Fault Status Register 0 (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr1_el1.html">AFSR1_EL1</a>
          </td>
          <td>Auxiliary Fault Status Register 1 (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr1_el2.html">AFSR1_EL2</a>
          </td>
          <td>Auxiliary Fault Status Register 1 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr1_el3.html">AFSR1_EL3</a>
          </td>
          <td>Auxiliary Fault Status Register 1 (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-esr_el1.html">ESR_EL1</a>
          </td>
          <td>Exception Syndrome Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-esr_el2.html">ESR_EL2</a>
          </td>
          <td>Exception Syndrome Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-esr_el3.html">ESR_EL3</a>
          </td>
          <td>Exception Syndrome Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-far_el1.html">FAR_EL1</a>
          </td>
          <td>Fault Address Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-far_el2.html">FAR_EL2</a>
          </td>
          <td>Fault Address Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-far_el3.html">FAR_EL3</a>
          </td>
          <td>Fault Address Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-hpfar_el2.html">HPFAR_EL2</a>
          </td>
          <td>Hypervisor IPA Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ifsr32_el2.html">IFSR32_EL2</a>
          </td>
          <td>Instruction Fault Status Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-isr_el1.html">ISR_EL1</a>
          </td>
          <td>Interrupt Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vbar_el1.html">VBAR_EL1</a>
          </td>
          <td>Vector Base Address Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vbar_el2.html">VBAR_EL2</a>
          </td>
          <td>Vector Base Address Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vbar_el3.html">VBAR_EL3</a>
          </td>
          <td>Vector Base Address Register (EL3)</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Special">
		        In the Special functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dlr.html">DLR</a>
          </td>
          <td>Debug Link Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dspsr.html">DSPSR</a>
          </td>
          <td>Debug Saved Program Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-elr_hyp.html">ELR_hyp</a>
          </td>
          <td>Exception Link Register (Hyp mode)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-spsr.html">SPSR</a>
          </td>
          <td>Saved Program Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-spsr_abt.html">SPSR_abt</a>
          </td>
          <td>Saved Program Status Register (Abort mode)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-spsr_fiq.html">SPSR_fiq</a>
          </td>
          <td>Saved Program Status Register (FIQ mode)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-spsr_hyp.html">SPSR_hyp</a>
          </td>
          <td>Saved Program Status Register (Hyp mode)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-spsr_irq.html">SPSR_irq</a>
          </td>
          <td>Saved Program Status Register (IRQ mode)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-spsr_mon.html">SPSR_mon</a>
          </td>
          <td>Saved Program Status Register (Monitor mode)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-spsr_svc.html">SPSR_svc</a>
          </td>
          <td>Saved Program Status Register (Supervisor mode)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-spsr_und.html">SPSR_und</a>
          </td>
          <td>Saved Program Status Register (Undefined mode)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-elr_el1.html">ELR_EL1</a>
          </td>
          <td>Exception Link Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-elr_el2.html">ELR_EL2</a>
          </td>
          <td>Exception Link Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-elr_el3.html">ELR_EL3</a>
          </td>
          <td>Exception Link Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-spsr_el1.html">SPSR_EL1</a>
          </td>
          <td>Saved Program Status Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-spsr_el2.html">SPSR_EL2</a>
          </td>
          <td>Saved Program Status Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-spsr_el3.html">SPSR_EL3</a>
          </td>
          <td>Saved Program Status Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-spsr_abt.html">SPSR_abt</a>
          </td>
          <td>Saved Program Status Register (Abort mode)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-spsr_fiq.html">SPSR_fiq</a>
          </td>
          <td>Saved Program Status Register (FIQ mode)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-spsr_irq.html">SPSR_irq</a>
          </td>
          <td>Saved Program Status Register (IRQ mode)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-spsr_und.html">SPSR_und</a>
          </td>
          <td>Saved Program Status Register (Undefined mode)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sp_el0.html">SP_EL0</a>
          </td>
          <td>Stack Pointer (EL0)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sp_el1.html">SP_EL1</a>
          </td>
          <td>Stack Pointer (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sp_el2.html">SP_EL2</a>
          </td>
          <td>Stack Pointer (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sp_el3.html">SP_EL3</a>
          </td>
          <td>Stack Pointer (EL3)</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="PSTATE">
		        In the PSTATE functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-apsr.html">APSR</a>
          </td>
          <td>Application Program Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cpsr.html">CPSR</a>
          </td>
          <td>Current Program Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-allint.html">ALLINT</a>
          </td>
          <td>All Interrupt Mask Bit</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-currentel.html">CurrentEL</a>
          </td>
          <td>Current Exception Level</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-daif.html">DAIF</a>
          </td>
          <td>Interrupt Mask Bits</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dit.html">DIT</a>
          </td>
          <td>Data Independent Timing</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-nzcv.html">NZCV</a>
          </td>
          <td>Condition Flags</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pan.html">PAN</a>
          </td>
          <td>Privileged Access Never</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pm.html">PM</a>
          </td>
          <td>PMU Exception Mask</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-spsel.html">SPSel</a>
          </td>
          <td>Stack Pointer Select</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ssbs.html">SSBS</a>
          </td>
          <td>Speculative Store Bypass Safe</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-svcr.html">SVCR</a>
          </td>
          <td>Streaming Vector Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tco.html">TCO</a>
          </td>
          <td>Tag Check Override</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-uao.html">UAO</a>
          </td>
          <td>User Access Override</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Cache">
		        In the Cache functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-bpiall.html">BPIALL</a>
          </td>
          <td>Branch Predictor Invalidate All</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-bpiallis.html">BPIALLIS</a>
          </td>
          <td>Branch Predictor Invalidate All, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-bpimva.html">BPIMVA</a>
          </td>
          <td>Branch Predictor Invalidate by VA</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dccimvac.html">DCCIMVAC</a>
          </td>
          <td>Data Cache line Clean and Invalidate by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dccisw.html">DCCISW</a>
          </td>
          <td>Data Cache line Clean and Invalidate by Set/Way</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dccmvac.html">DCCMVAC</a>
          </td>
          <td>Data Cache line Clean by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dccmvau.html">DCCMVAU</a>
          </td>
          <td>Data Cache line Clean by VA to PoU</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dccsw.html">DCCSW</a>
          </td>
          <td>Data Cache line Clean by Set/Way</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dcimvac.html">DCIMVAC</a>
          </td>
          <td>Data Cache line Invalidate by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dcisw.html">DCISW</a>
          </td>
          <td>Data Cache line Invalidate by Set/Way</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-iciallu.html">ICIALLU</a>
          </td>
          <td>Instruction Cache Invalidate All to PoU</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icialluis.html">ICIALLUIS</a>
          </td>
          <td>Instruction Cache Invalidate All to PoU, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icimvau.html">ICIMVAU</a>
          </td>
          <td>Instruction Cache line Invalidate by VA to PoU</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cgdsw.html">DC CGDSW</a>
          </td>
          <td>Clean of Data and Allocation Tags by Set/Way</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cgdvac.html">DC CGDVAC</a>
          </td>
          <td>Clean of Data and Allocation Tags by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cgdvadp.html">DC CGDVADP</a>
          </td>
          <td>Clean of Data and Allocation Tags by VA to PoDP</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cgdvap.html">DC CGDVAP</a>
          </td>
          <td>Clean of Data and Allocation Tags by VA to PoP</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cgsw.html">DC CGSW</a>
          </td>
          <td>Clean of Allocation Tags by Set/Way</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cgvac.html">DC CGVAC</a>
          </td>
          <td>Clean of Allocation Tags by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cgvadp.html">DC CGVADP</a>
          </td>
          <td>Clean of Allocation Tags by VA to PoDP</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cgvap.html">DC CGVAP</a>
          </td>
          <td>Clean of Allocation Tags by VA to PoP</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cigdpae.html">DC CIGDPAE</a>
          </td>
          <td>Clean and invalidate of data and allocation tags by PA to PoE</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cigdpapa.html">DC CIGDPAPA</a>
          </td>
          <td>Clean and Invalidate of Data and Allocation Tags by PA to PoPA</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cigdsw.html">DC CIGDSW</a>
          </td>
          <td>Clean and Invalidate of Data and Allocation Tags by Set/Way</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cigdvac.html">DC CIGDVAC</a>
          </td>
          <td>Clean and Invalidate of Data and Allocation Tags by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cigsw.html">DC CIGSW</a>
          </td>
          <td>Clean and Invalidate of Allocation Tags by Set/Way</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cigvac.html">DC CIGVAC</a>
          </td>
          <td>Clean and Invalidate of Allocation Tags by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cipae.html">DC CIPAE</a>
          </td>
          <td>Data or unified Cache line Clean and Invalidate by PA to PoE</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cipapa.html">DC CIPAPA</a>
          </td>
          <td>Data or unified Cache line Clean and Invalidate by PA to PoPA</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cisw.html">DC CISW</a>
          </td>
          <td>Data or unified Cache line Clean and Invalidate by Set/Way</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-civac.html">DC CIVAC</a>
          </td>
          <td>Data or unified Cache line Clean and Invalidate by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-csw.html">DC CSW</a>
          </td>
          <td>Data or unified Cache line Clean by Set/Way</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cvac.html">DC CVAC</a>
          </td>
          <td>Data or unified Cache line Clean by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cvadp.html">DC CVADP</a>
          </td>
          <td>Data or unified Cache line Clean by VA to PoDP</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cvap.html">DC CVAP</a>
          </td>
          <td>Data or unified Cache line Clean by VA to PoP</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-cvau.html">DC CVAU</a>
          </td>
          <td>Data or unified Cache line Clean by VA to PoU</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-gva.html">DC GVA</a>
          </td>
          <td>Data Cache set Allocation Tag by VA</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-gzva.html">DC GZVA</a>
          </td>
          <td>Data Cache set Allocation Tags and Zero by VA</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-igdsw.html">DC IGDSW</a>
          </td>
          <td>Invalidate of Data and Allocation Tags by Set/Way</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-igdvac.html">DC IGDVAC</a>
          </td>
          <td>Invalidate of Data and Allocation Tags by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-igsw.html">DC IGSW</a>
          </td>
          <td>Invalidate of Allocation Tags by Set/Way</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-igvac.html">DC IGVAC</a>
          </td>
          <td>Invalidate of Allocation Tags by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-isw.html">DC ISW</a>
          </td>
          <td>Data or unified Cache line Invalidate by Set/Way</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-ivac.html">DC IVAC</a>
          </td>
          <td>Data or unified Cache line Invalidate by VA to PoC</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dc-zva.html">DC ZVA</a>
          </td>
          <td>Data Cache Zero by VA</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ic-iallu.html">IC IALLU</a>
          </td>
          <td>Instruction Cache Invalidate All to PoU</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ic-ialluis.html">IC IALLUIS</a>
          </td>
          <td>Instruction Cache Invalidate All to PoU, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ic-ivau.html">IC IVAU</a>
          </td>
          <td>Instruction Cache line Invalidate by VA to PoU</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Address">
		        In the Address functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats12nsopr.html">ATS12NSOPR</a>
          </td>
          <td>Address Translate Stages 1 and 2 Non-secure Only PL1 Read</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats12nsopw.html">ATS12NSOPW</a>
          </td>
          <td>Address Translate Stages 1 and 2 Non-secure Only PL1 Write</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats12nsour.html">ATS12NSOUR</a>
          </td>
          <td>Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats12nsouw.html">ATS12NSOUW</a>
          </td>
          <td>Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats1cpr.html">ATS1CPR</a>
          </td>
          <td>Address Translate Stage 1 Current state PL1 Read</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats1cprp.html">ATS1CPRP</a>
          </td>
          <td>Address Translate Stage 1 Current state PL1 Read PAN</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats1cpw.html">ATS1CPW</a>
          </td>
          <td>Address Translate Stage 1 Current state PL1 Write</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats1cpwp.html">ATS1CPWP</a>
          </td>
          <td>Address Translate Stage 1 Current state PL1 Write PAN</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats1cur.html">ATS1CUR</a>
          </td>
          <td>Address Translate Stage 1 Current state Unprivileged Read</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats1cuw.html">ATS1CUW</a>
          </td>
          <td>Address Translate Stage 1 Current state Unprivileged Write</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats1hr.html">ATS1HR</a>
          </td>
          <td>Address Translate Stage 1 Hyp mode Read</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats1hw.html">ATS1HW</a>
          </td>
          <td>Address Translate Stage 1 Hyp mode Write</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-par.html">PAR</a>
          </td>
          <td>Physical Address Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s12e0r.html">AT S12E0R</a>
          </td>
          <td>Address Translate Stages 1 and 2 EL0 Read</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s12e0w.html">AT S12E0W</a>
          </td>
          <td>Address Translate Stages 1 and 2 EL0 Write</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s12e1r.html">AT S12E1R</a>
          </td>
          <td>Address Translate Stages 1 and 2 EL1 Read</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s12e1w.html">AT S12E1W</a>
          </td>
          <td>Address Translate Stages 1 and 2 EL1 Write</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s1e0r.html">AT S1E0R</a>
          </td>
          <td>Address Translate Stage 1 EL0 Read</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s1e0w.html">AT S1E0W</a>
          </td>
          <td>Address Translate Stage 1 EL0 Write</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s1e1r.html">AT S1E1R</a>
          </td>
          <td>Address Translate Stage 1 EL1 Read</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s1e1rp.html">AT S1E1RP</a>
          </td>
          <td>Address Translate Stage 1 EL1 Read PAN</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s1e1w.html">AT S1E1W</a>
          </td>
          <td>Address Translate Stage 1 EL1 Write</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s1e1wp.html">AT S1E1WP</a>
          </td>
          <td>Address Translate Stage 1 EL1 Write PAN</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s1e2r.html">AT S1E2R</a>
          </td>
          <td>Address Translate Stage 1 EL2 Read</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s1e2w.html">AT S1E2W</a>
          </td>
          <td>Address Translate Stage 1 EL2 Write</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s1e3r.html">AT S1E3R</a>
          </td>
          <td>Address Translate Stage 1 EL3 Read</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-at-s1e3w.html">AT S1E3W</a>
          </td>
          <td>Address Translate Stage 1 EL3 Write</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-par_el1.html">PAR_EL1</a>
          </td>
          <td>Physical Address Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="TLB">
		        In the TLB functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cfprctx.html">CFPRCTX</a>
          </td>
          <td>Control Flow Prediction Restriction by Context</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cosprctx.html">COSPRCTX</a>
          </td>
          <td>Clear Other Speculative Restriction by Context</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cpprctx.html">CPPRCTX</a>
          </td>
          <td>Cache Prefetch Prediction Restriction by Context</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dtlbiall.html">DTLBIALL</a>
          </td>
          <td>Data TLB Invalidate All</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dtlbiasid.html">DTLBIASID</a>
          </td>
          <td>Data TLB Invalidate by ASID match</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dtlbimva.html">DTLBIMVA</a>
          </td>
          <td>Data TLB Invalidate by VA</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dvprctx.html">DVPRCTX</a>
          </td>
          <td>Data Value Prediction Restriction by Context</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-itlbiall.html">ITLBIALL</a>
          </td>
          <td>Instruction TLB Invalidate All</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-itlbiasid.html">ITLBIASID</a>
          </td>
          <td>Instruction TLB Invalidate by ASID match</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-itlbimva.html">ITLBIMVA</a>
          </td>
          <td>Instruction TLB Invalidate by VA</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiall.html">TLBIALL</a>
          </td>
          <td>TLB Invalidate All</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiallh.html">TLBIALLH</a>
          </td>
          <td>TLB Invalidate All, Hyp mode</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiallhis.html">TLBIALLHIS</a>
          </td>
          <td>TLB Invalidate All, Hyp mode, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiallis.html">TLBIALLIS</a>
          </td>
          <td>TLB Invalidate All, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiallnsnh.html">TLBIALLNSNH</a>
          </td>
          <td>TLB Invalidate All, Non-Secure Non-Hyp</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiallnsnhis.html">TLBIALLNSNHIS</a>
          </td>
          <td>TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiasid.html">TLBIASID</a>
          </td>
          <td>TLB Invalidate by ASID match</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiasidis.html">TLBIASIDIS</a>
          </td>
          <td>TLB Invalidate by ASID match, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiipas2.html">TLBIIPAS2</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiipas2is.html">TLBIIPAS2IS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiipas2l.html">TLBIIPAS2L</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiipas2lis.html">TLBIIPAS2LIS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimva.html">TLBIMVA</a>
          </td>
          <td>TLB Invalidate by VA</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvaa.html">TLBIMVAA</a>
          </td>
          <td>TLB Invalidate by VA, All ASID</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvaais.html">TLBIMVAAIS</a>
          </td>
          <td>TLB Invalidate by VA, All ASID, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvaal.html">TLBIMVAAL</a>
          </td>
          <td>TLB Invalidate by VA, All ASID, Last level</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvaalis.html">TLBIMVAALIS</a>
          </td>
          <td>TLB Invalidate by VA, All ASID, Last level, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvah.html">TLBIMVAH</a>
          </td>
          <td>TLB Invalidate by VA, Hyp mode</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvahis.html">TLBIMVAHIS</a>
          </td>
          <td>TLB Invalidate by VA, Hyp mode, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvais.html">TLBIMVAIS</a>
          </td>
          <td>TLB Invalidate by VA, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimval.html">TLBIMVAL</a>
          </td>
          <td>TLB Invalidate by VA, Last level</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvalh.html">TLBIMVALH</a>
          </td>
          <td>TLB Invalidate by VA, Last level, Hyp mode</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvalhis.html">TLBIMVALHIS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvalis.html">TLBIMVALIS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-alle1.html">TLBI ALLE1, TLBI ALLE1NXS</a>
          </td>
          <td>TLB Invalidate All, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-alle1is.html">TLBI ALLE1IS, TLBI ALLE1ISNXS</a>
          </td>
          <td>TLB Invalidate All, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-alle1os.html">TLBI ALLE1OS, TLBI ALLE1OSNXS</a>
          </td>
          <td>TLB Invalidate All, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-alle2.html">TLBI ALLE2, TLBI ALLE2NXS</a>
          </td>
          <td>TLB Invalidate All, EL2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-alle2is.html">TLBI ALLE2IS, TLBI ALLE2ISNXS</a>
          </td>
          <td>TLB Invalidate All, EL2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-alle2os.html">TLBI ALLE2OS, TLBI ALLE2OSNXS</a>
          </td>
          <td>TLB Invalidate All, EL2, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-alle3.html">TLBI ALLE3, TLBI ALLE3NXS</a>
          </td>
          <td>TLB Invalidate All, EL3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-alle3is.html">TLBI ALLE3IS, TLBI ALLE3ISNXS</a>
          </td>
          <td>TLB Invalidate All, EL3, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-alle3os.html">TLBI ALLE3OS, TLBI ALLE3OSNXS</a>
          </td>
          <td>TLB Invalidate All, EL3, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-aside1.html">TLBI ASIDE1, TLBI ASIDE1NXS</a>
          </td>
          <td>TLB Invalidate by ASID, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-aside1is.html">TLBI ASIDE1IS, TLBI ASIDE1ISNXS</a>
          </td>
          <td>TLB Invalidate by ASID, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-aside1os.html">TLBI ASIDE1OS, TLBI ASIDE1OSNXS</a>
          </td>
          <td>TLB Invalidate by ASID, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2e1.html">TLBI IPAS2E1, TLBI IPAS2E1NXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2e1is.html">TLBI IPAS2E1IS, TLBI IPAS2E1ISNXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2e1os.html">TLBI IPAS2E1OS, TLBI IPAS2E1OSNXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2le1.html">TLBI IPAS2LE1, TLBI IPAS2LE1NXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2le1is.html">TLBI IPAS2LE1IS, TLBI IPAS2LE1ISNXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2le1os.html">TLBI IPAS2LE1OS, TLBI IPAS2LE1OSNXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-paall.html">TLBI PAALL</a>
          </td>
          <td>TLB Invalidate GPT Information by PA, All Entries, Local</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-paallos.html">TLBI PAALLOS</a>
          </td>
          <td>TLB Invalidate GPT Information by PA, All Entries, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2e1.html">TLBI RIPAS2E1, TLBI RIPAS2E1NXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2e1is.html">TLBI RIPAS2E1IS, TLBI RIPAS2E1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2e1os.html">TLBI RIPAS2E1OS, TLBI RIPAS2E1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2le1.html">TLBI RIPAS2LE1, TLBI RIPAS2LE1NXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2le1is.html">TLBI RIPAS2LE1IS, TLBI RIPAS2LE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2le1os.html">TLBI RIPAS2LE1OS, TLBI RIPAS2LE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rpalos.html">TLBI RPALOS</a>
          </td>
          <td>TLB Range Invalidate GPT Information by PA, Last level, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rpaos.html">TLBI RPAOS</a>
          </td>
          <td>TLB Range Invalidate GPT Information by PA, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvaae1.html">TLBI RVAAE1, TLBI RVAAE1NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvaae1is.html">TLBI RVAAE1IS, TLBI RVAAE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvaae1os.html">TLBI RVAAE1OS, TLBI RVAAE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvaale1.html">TLBI RVAALE1, TLBI RVAALE1NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvaale1is.html">TLBI RVAALE1IS, TLBI RVAALE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvaale1os.html">TLBI RVAALE1OS, TLBI RVAALE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvae1.html">TLBI RVAE1, TLBI RVAE1NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvae1is.html">TLBI RVAE1IS, TLBI RVAE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvae1os.html">TLBI RVAE1OS, TLBI RVAE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvae2.html">TLBI RVAE2, TLBI RVAE2NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvae2is.html">TLBI RVAE2IS, TLBI RVAE2ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvae2os.html">TLBI RVAE2OS, TLBI RVAE2OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL2, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvae3.html">TLBI RVAE3, TLBI RVAE3NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvae3is.html">TLBI RVAE3IS, TLBI RVAE3ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL3, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvae3os.html">TLBI RVAE3OS, TLBI RVAE3OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL3, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvale1.html">TLBI RVALE1, TLBI RVALE1NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvale1is.html">TLBI RVALE1IS, TLBI RVALE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvale1os.html">TLBI RVALE1OS, TLBI RVALE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvale2.html">TLBI RVALE2, TLBI RVALE2NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvale2is.html">TLBI RVALE2IS, TLBI RVALE2ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvale2os.html">TLBI RVALE2OS, TLBI RVALE2OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvale3.html">TLBI RVALE3, TLBI RVALE3NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvale3is.html">TLBI RVALE3IS, TLBI RVALE3ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-rvale3os.html">TLBI RVALE3OS, TLBI RVALE3OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vaae1.html">TLBI VAAE1, TLBI VAAE1NXS</a>
          </td>
          <td>TLB Invalidate by VA, All ASID, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vaae1is.html">TLBI VAAE1IS, TLBI VAAE1ISNXS</a>
          </td>
          <td>TLB Invalidate by VA, All ASID, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vaae1os.html">TLBI VAAE1OS, TLBI VAAE1OSNXS</a>
          </td>
          <td>TLB Invalidate by VA, All ASID, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vaale1.html">TLBI VAALE1, TLBI VAALE1NXS</a>
          </td>
          <td>TLB Invalidate by VA, All ASID, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vaale1is.html">TLBI VAALE1IS, TLBI VAALE1ISNXS</a>
          </td>
          <td>TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vaale1os.html">TLBI VAALE1OS, TLBI VAALE1OSNXS</a>
          </td>
          <td>TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vae1.html">TLBI VAE1, TLBI VAE1NXS</a>
          </td>
          <td>TLB Invalidate by VA, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vae1is.html">TLBI VAE1IS, TLBI VAE1ISNXS</a>
          </td>
          <td>TLB Invalidate by VA, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vae1os.html">TLBI VAE1OS, TLBI VAE1OSNXS</a>
          </td>
          <td>TLB Invalidate by VA, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vae2.html">TLBI VAE2, TLBI VAE2NXS</a>
          </td>
          <td>TLB Invalidate by VA, EL2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vae2is.html">TLBI VAE2IS, TLBI VAE2ISNXS</a>
          </td>
          <td>TLB Invalidate by VA, EL2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vae2os.html">TLBI VAE2OS, TLBI VAE2OSNXS</a>
          </td>
          <td>TLB Invalidate by VA, EL2, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vae3.html">TLBI VAE3, TLBI VAE3NXS</a>
          </td>
          <td>TLB Invalidate by VA, EL3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vae3is.html">TLBI VAE3IS, TLBI VAE3ISNXS</a>
          </td>
          <td>TLB Invalidate by VA, EL3, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vae3os.html">TLBI VAE3OS, TLBI VAE3OSNXS</a>
          </td>
          <td>TLB Invalidate by VA, EL3, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vale1.html">TLBI VALE1, TLBI VALE1NXS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vale1is.html">TLBI VALE1IS, TLBI VALE1ISNXS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vale1os.html">TLBI VALE1OS, TLBI VALE1OSNXS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vale2.html">TLBI VALE2, TLBI VALE2NXS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, EL2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vale2is.html">TLBI VALE2IS, TLBI VALE2ISNXS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, EL2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vale2os.html">TLBI VALE2OS, TLBI VALE2OSNXS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, EL2, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vale3.html">TLBI VALE3, TLBI VALE3NXS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, EL3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vale3is.html">TLBI VALE3IS, TLBI VALE3ISNXS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, EL3, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vale3os.html">TLBI VALE3OS, TLBI VALE3OSNXS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, EL3, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vmalle1.html">TLBI VMALLE1, TLBI VMALLE1NXS</a>
          </td>
          <td>TLB Invalidate by VMID, All at stage 1, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vmalle1is.html">TLBI VMALLE1IS, TLBI VMALLE1ISNXS</a>
          </td>
          <td>TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vmalle1os.html">TLBI VMALLE1OS, TLBI VMALLE1OSNXS</a>
          </td>
          <td>TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vmalls12e1.html">TLBI VMALLS12E1, TLBI VMALLS12E1NXS</a>
          </td>
          <td>TLB Invalidate by VMID, All at Stage 1 and 2, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vmalls12e1is.html">TLBI VMALLS12E1IS, TLBI VMALLS12E1ISNXS</a>
          </td>
          <td>TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-vmalls12e1os.html">TLBI VMALLS12E1OS, TLBI VMALLS12E1OSNXS</a>
          </td>
          <td>TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2e1.html">TLBIP IPAS2E1, TLBIP IPAS2E1NXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2e1is.html">TLBIP IPAS2E1IS, TLBIP IPAS2E1ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2e1os.html">TLBIP IPAS2E1OS, TLBIP IPAS2E1OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2le1.html">TLBIP IPAS2LE1, TLBIP IPAS2LE1NXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2le1is.html">TLBIP IPAS2LE1IS, TLBIP IPAS2LE1ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2le1os.html">TLBIP IPAS2LE1OS, TLBIP IPAS2LE1OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2e1.html">TLBIP RIPAS2E1, TLBIP RIPAS2E1NXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2e1is.html">TLBIP RIPAS2E1IS, TLBIP RIPAS2E1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2e1os.html">TLBIP RIPAS2E1OS, TLBIP RIPAS2E1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2le1.html">TLBIP RIPAS2LE1, TLBIP RIPAS2LE1NXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2le1is.html">TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2le1os.html">TLBIP RIPAS2LE1OS, TLBIP RIPAS2LE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvaae1.html">TLBIP RVAAE1, TLBIP RVAAE1NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvaae1is.html">TLBIP RVAAE1IS, TLBIP RVAAE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvaae1os.html">TLBIP RVAAE1OS, TLBIP RVAAE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvaale1.html">TLBIP RVAALE1, TLBIP RVAALE1NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvaale1is.html">TLBIP RVAALE1IS, TLBIP RVAALE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvaale1os.html">TLBIP RVAALE1OS, TLBIP RVAALE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvae1.html">TLBIP RVAE1, TLBIP RVAE1NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvae1is.html">TLBIP RVAE1IS, TLBIP RVAE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvae1os.html">TLBIP RVAE1OS, TLBIP RVAE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvae2.html">TLBIP RVAE2, TLBIP RVAE2NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvae2is.html">TLBIP RVAE2IS, TLBIP RVAE2ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvae2os.html">TLBIP RVAE2OS, TLBIP RVAE2OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL2, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvae3.html">TLBIP RVAE3, TLBIP RVAE3NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvae3is.html">TLBIP RVAE3IS, TLBIP RVAE3ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL3, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvae3os.html">TLBIP RVAE3OS, TLBIP RVAE3OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, EL3, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvale1.html">TLBIP RVALE1, TLBIP RVALE1NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvale1is.html">TLBIP RVALE1IS, TLBIP RVALE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvale1os.html">TLBIP RVALE1OS, TLBIP RVALE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvale2.html">TLBIP RVALE2, TLBIP RVALE2NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvale2is.html">TLBIP RVALE2IS, TLBIP RVALE2ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvale2os.html">TLBIP RVALE2OS, TLBIP RVALE2OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvale3.html">TLBIP RVALE3, TLBIP RVALE3NXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvale3is.html">TLBIP RVALE3IS, TLBIP RVALE3ISNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-rvale3os.html">TLBIP RVALE3OS, TLBIP RVALE3OSNXS</a>
          </td>
          <td>TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vaae1.html">TLBIP VAAE1, TLBIP VAAE1NXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, All ASID, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vaae1is.html">TLBIP VAAE1IS, TLBIP VAAE1ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, All ASID, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vaae1os.html">TLBIP VAAE1OS, TLBIP VAAE1OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, All ASID, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vaale1.html">TLBIP VAALE1, TLBIP VAALE1NXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, All ASID, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vaale1is.html">TLBIP VAALE1IS, TLBIP VAALE1ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vaale1os.html">TLBIP VAALE1OS, TLBIP VAALE1OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vae1.html">TLBIP VAE1, TLBIP VAE1NXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vae1is.html">TLBIP VAE1IS, TLBIP VAE1ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vae1os.html">TLBIP VAE1OS, TLBIP VAE1OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vae2.html">TLBIP VAE2, TLBIP VAE2NXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, EL2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vae2is.html">TLBIP VAE2IS, TLBIP VAE2ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, EL2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vae2os.html">TLBIP VAE2OS, TLBIP VAE2OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, EL2, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vae3.html">TLBIP VAE3, TLBIP VAE3NXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, EL3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vae3is.html">TLBIP VAE3IS, TLBIP VAE3ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, EL3, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vae3os.html">TLBIP VAE3OS, TLBIP VAE3OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, EL3, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vale1.html">TLBIP VALE1, TLBIP VALE1NXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vale1is.html">TLBIP VALE1IS, TLBIP VALE1ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vale1os.html">TLBIP VALE1OS, TLBIP VALE1OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vale2.html">TLBIP VALE2, TLBIP VALE2NXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, Last level, EL2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vale2is.html">TLBIP VALE2IS, TLBIP VALE2ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, Last level, EL2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vale2os.html">TLBIP VALE2OS, TLBIP VALE2OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, Last level, EL2, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vale3.html">TLBIP VALE3, TLBIP VALE3NXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, Last level, EL3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vale3is.html">TLBIP VALE3IS, TLBIP VALE3ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, Last level, EL3, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-vale3os.html">TLBIP VALE3OS, TLBIP VALE3OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by VA, Last level, EL3, Outer Shareable</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="PMU">
		        In the PMU functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmccfiltr.html">PMCCFILTR</a>
          </td>
          <td>Performance Monitors Cycle Count Filter Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmccntr.html">PMCCNTR</a>
          </td>
          <td>Performance Monitors Cycle Count Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmceid0.html">PMCEID0</a>
          </td>
          <td>Performance Monitors Common Event Identification register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmceid1.html">PMCEID1</a>
          </td>
          <td>Performance Monitors Common Event Identification register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmceid2.html">PMCEID2</a>
          </td>
          <td>Performance Monitors Common Event Identification register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmceid3.html">PMCEID3</a>
          </td>
          <td>Performance Monitors Common Event Identification register 3</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a>
          </td>
          <td>Performance Monitors Count Enable Clear register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmcntenset.html">PMCNTENSET</a>
          </td>
          <td>Performance Monitors Count Enable Set register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmcr.html">PMCR</a>
          </td>
          <td>Performance Monitors Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a>
          </td>
          <td>Performance Monitors Event Count Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a>
          </td>
          <td>Performance Monitors Event Type Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmintenclr.html">PMINTENCLR</a>
          </td>
          <td>Performance Monitors Interrupt Enable Clear register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmintenset.html">PMINTENSET</a>
          </td>
          <td>Performance Monitors Interrupt Enable Set register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmmir.html">PMMIR</a>
          </td>
          <td>Performance Monitors Machine Identification Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmovsr.html">PMOVSR</a>
          </td>
          <td>Performance Monitors Overflow Flag Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmovsset.html">PMOVSSET</a>
          </td>
          <td>Performance Monitors Overflow Flag Status Set register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmselr.html">PMSELR</a>
          </td>
          <td>Performance Monitors Event Counter Selection Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmswinc.html">PMSWINC</a>
          </td>
          <td>Performance Monitors Software Increment register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmuserenr.html">PMUSERENR</a>
          </td>
          <td>Performance Monitors User Enable Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a>
          </td>
          <td>Performance Monitors Selected Event Count Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a>
          </td>
          <td>Performance Monitors Selected Event Type Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a>
          </td>
          <td>Performance Monitors Cycle Count Filter Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a>
          </td>
          <td>Performance Monitors Cycle Count Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmccntsvr_el1.html">PMCCNTSVR_EL1</a>
          </td>
          <td>Performance Monitors Cycle Count Saved Value Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmceid0_el0.html">PMCEID0_EL0</a>
          </td>
          <td>Performance Monitors Common Event Identification Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmceid1_el0.html">PMCEID1_EL0</a>
          </td>
          <td>Performance Monitors Common Event Identification Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a>
          </td>
          <td>Performance Monitors Count Enable Clear Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>
          </td>
          <td>Performance Monitors Count Enable Set Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmcr_el0.html">PMCR_EL0</a>
          </td>
          <td>Performance Monitors Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>
          </td>
          <td>Performance Monitors Event Count Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmevcntsvrn_el1.html">PMEVCNTSVR&lt;n&gt;_EL1</a>
          </td>
          <td>Performance Monitors Event Count Saved Value Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>
          </td>
          <td>Performance Monitors Event Type Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmicfiltr_el0.html">PMICFILTR_EL0</a>
          </td>
          <td>Performance Monitors Instruction Counter Filter Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmicntr_el0.html">PMICNTR_EL0</a>
          </td>
          <td>Performance Monitors Instruction Counter Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>
          </td>
          <td>Performance Monitors Interrupt Enable Clear Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>
          </td>
          <td>Performance Monitors Interrupt Enable Set Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmmir_el1.html">PMMIR_EL1</a>
          </td>
          <td>Performance Monitors Machine Identification Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a>
          </td>
          <td>Performance Monitors Overflow Flag Status Clear Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>
          </td>
          <td>Performance Monitors Overflow Flag Status Set Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>
          </td>
          <td>Performance Monitors Event Counter Selection Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a>
          </td>
          <td>Performance Monitors Software Increment Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmuacr_el1.html">PMUACR_EL1</a>
          </td>
          <td>Performance Monitors User Access Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>
          </td>
          <td>Performance Monitors User Enable Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a>
          </td>
          <td>Performance Monitors Selected Event Count Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a>
          </td>
          <td>Performance Monitors Selected Event Type Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-pmzr_el0.html">PMZR_EL0</a>
          </td>
          <td>Performance Monitors Zero with Mask</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmauthstatus.html">PMAUTHSTATUS</a>
          </td>
          <td>Performance Monitors Authentication Status register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmccfiltr_el0.html">PMCCFILTR_EL0</a>
          </td>
          <td>Performance Monitors Cycle Counter Filter Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmccidsr.html">PMCCIDSR</a>
          </td>
          <td>CONTEXTIDR_ELx Sample Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmccntr_el0.html">PMCCNTR_EL0</a>
          </td>
          <td>Performance Monitors Cycle Counter</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmccntsvr_el1.html">PMCCNTSVR_EL1</a>
          </td>
          <td>Performance Monitors Cycle Count Saved Value Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmceid0.html">PMCEID0</a>
          </td>
          <td>Performance Monitors Common Event Identification register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmceid1.html">PMCEID1</a>
          </td>
          <td>Performance Monitors Common Event Identification register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmceid2.html">PMCEID2</a>
          </td>
          <td>Performance Monitors Common Event Identification register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmceid3.html">PMCEID3</a>
          </td>
          <td>Performance Monitors Common Event Identification register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcfgr.html">PMCFGR</a>
          </td>
          <td>Performance Monitors Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcgcr0.html">PMCGCR0</a>
          </td>
          <td>Counter Group Configuration Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcid1sr.html">PMCID1SR</a>
          </td>
          <td>CONTEXTIDR_EL1 Sample Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcid2sr.html">PMCID2SR</a>
          </td>
          <td>CONTEXTIDR_EL2 Sample Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcidr0.html">PMCIDR0</a>
          </td>
          <td>Performance Monitors Component Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcidr1.html">PMCIDR1</a>
          </td>
          <td>Performance Monitors Component Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcidr2.html">PMCIDR2</a>
          </td>
          <td>Performance Monitors Component Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcidr3.html">PMCIDR3</a>
          </td>
          <td>Performance Monitors Component Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcnten.html">PMCNTEN</a>
          </td>
          <td>Performance Monitors Count Enable register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0</a>
          </td>
          <td>Performance Monitors Count Enable Clear Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0</a>
          </td>
          <td>Performance Monitors Count Enable Set Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmcr_el0.html">PMCR_EL0</a>
          </td>
          <td>Performance Monitors Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmdevaff.html">PMDEVAFF</a>
          </td>
          <td>Performance Monitors Device Affinity register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmdevaff0.html">PMDEVAFF0</a>
          </td>
          <td>Performance Monitors Device Affinity register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmdevaff1.html">PMDEVAFF1</a>
          </td>
          <td>Performance Monitors Device Affinity register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmdevarch.html">PMDEVARCH</a>
          </td>
          <td>Performance Monitors Device Architecture register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmdevid.html">PMDEVID</a>
          </td>
          <td>Performance Monitors Device ID register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmdevtype.html">PMDEVTYPE</a>
          </td>
          <td>Performance Monitors Device Type register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>
          </td>
          <td>Performance Monitors Event Count Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmevcntsvrn_el1.html">PMEVCNTSVR&lt;n&gt;_EL1</a>
          </td>
          <td>Performance Monitors Event Count Saved Value Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmevfilt2rn.html">PMEVFILT2R&lt;n&gt;</a>
          </td>
          <td>Performance Monitors Event Filter Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>
          </td>
          <td>Performance Monitors Event Type Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmicfiltr_el0.html">PMICFILTR_EL0</a>
          </td>
          <td>Performance Monitors Instruction Counter Filter Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmicntr_el0.html">PMICNTR_EL0</a>
          </td>
          <td>Performance Monitors Instruction Counter Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmicntsvr_el1.html">PMICNTSVR_EL1</a>
          </td>
          <td>Performance Monitors Instruction Count Saved Value Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmiidr.html">PMIIDR</a>
          </td>
          <td>Performance Monitors Implementation Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pminten.html">PMINTEN</a>
          </td>
          <td>Performance Monitors Interrupt Enable register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1</a>
          </td>
          <td>Performance Monitors Interrupt Enable Clear Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmintenset_el1.html">PMINTENSET_EL1</a>
          </td>
          <td>Performance Monitors Interrupt Enable Set Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmitctrl.html">PMITCTRL</a>
          </td>
          <td>Performance Monitors Integration mode Control register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmlar.html">PMLAR</a>
          </td>
          <td>Performance Monitors Lock Access Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmlsr.html">PMLSR</a>
          </td>
          <td>Performance Monitors Lock Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmmir.html">PMMIR</a>
          </td>
          <td>Performance Monitors Machine Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmovs.html">PMOVS</a>
          </td>
          <td>Performance Monitors Overflow Flag Status register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a>
          </td>
          <td>Performance Monitors Overflow Flag Status Clear register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a>
          </td>
          <td>Performance Monitors Overflow Flag Status Set Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmpcsctl.html">PMPCSCTL</a>
          </td>
          <td>PC Sample-based Profiling Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmpcsr.html">PMPCSR</a>
          </td>
          <td>Program Counter Sample Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmpidr0.html">PMPIDR0</a>
          </td>
          <td>Performance Monitors Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmpidr1.html">PMPIDR1</a>
          </td>
          <td>Performance Monitors Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmpidr2.html">PMPIDR2</a>
          </td>
          <td>Performance Monitors Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmpidr3.html">PMPIDR3</a>
          </td>
          <td>Performance Monitors Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmpidr4.html">PMPIDR4</a>
          </td>
          <td>Performance Monitors Peripheral Identification Register 4</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmsscr_el1.html">PMSSCR_EL1</a>
          </td>
          <td>Performance Monitors Snapshot Status and Capture Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmswinc_el0.html">PMSWINC_EL0</a>
          </td>
          <td>Performance Monitors Software Increment Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmvcidsr.html">PMVCIDSR</a>
          </td>
          <td>CONTEXTIDR_EL1 and VMID Sample Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmvidsr.html">PMVIDSR</a>
          </td>
          <td>VMID Sample Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="pmu.pmzr_el0.html">PMZR_EL0</a>
          </td>
          <td>Performance Monitors Zero with Mask</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Reset">
		        In the Reset functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hrmr.html">HRMR</a>
          </td>
          <td>Hyp Reset Management Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-rmr.html">RMR</a>
          </td>
          <td>Reset Management Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-rvbar.html">RVBAR</a>
          </td>
          <td>Reset Vector Base Address Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-rmr_el1.html">RMR_EL1</a>
          </td>
          <td>Reset Management Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-rmr_el2.html">RMR_EL2</a>
          </td>
          <td>Reset Management Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-rmr_el3.html">RMR_EL3</a>
          </td>
          <td>Reset Management Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-rvbar_el1.html">RVBAR_EL1</a>
          </td>
          <td>Reset Vector Base Address Register (if EL2 and EL3 not implemented)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-rvbar_el2.html">RVBAR_EL2</a>
          </td>
          <td>Reset Vector Base Address Register (if EL3 not implemented)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-rvbar_el3.html">RVBAR_EL3</a>
          </td>
          <td>Reset Vector Base Address Register (if EL3 implemented)</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Thread">
		        In the Thread functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-htpidr.html">HTPIDR</a>
          </td>
          <td>Hyp Software Thread ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tpidrprw.html">TPIDRPRW</a>
          </td>
          <td>PL1 Software Thread ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tpidruro.html">TPIDRURO</a>
          </td>
          <td>PL0 Read-Only Software Thread ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tpidrurw.html">TPIDRURW</a>
          </td>
          <td>PL0 Read/Write Software Thread ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-scxtnum_el0.html">SCXTNUM_EL0</a>
          </td>
          <td>EL0 Read/Write Software Context Number</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-scxtnum_el1.html">SCXTNUM_EL1</a>
          </td>
          <td>EL1 Read/Write Software Context Number</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-scxtnum_el2.html">SCXTNUM_EL2</a>
          </td>
          <td>EL2 Read/Write Software Context Number</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-scxtnum_el3.html">SCXTNUM_EL3</a>
          </td>
          <td>EL3 Read/Write Software Context Number</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tpidr2_el0.html">TPIDR2_EL0</a>
          </td>
          <td>EL0 Read/Write Software Thread ID Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tpidrro_el0.html">TPIDRRO_EL0</a>
          </td>
          <td>EL0 Read-Only Software Thread ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tpidr_el0.html">TPIDR_EL0</a>
          </td>
          <td>EL0 Read/Write Software Thread ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tpidr_el1.html">TPIDR_EL1</a>
          </td>
          <td>EL1 Software Thread ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tpidr_el2.html">TPIDR_EL2</a>
          </td>
          <td>EL2 Software Thread ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tpidr_el3.html">TPIDR_EL3</a>
          </td>
          <td>EL3 Software Thread ID Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="IMPDEF">
		        In the IMP DEF functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-actlr.html">ACTLR</a>
          </td>
          <td>Auxiliary Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-actlr2.html">ACTLR2</a>
          </td>
          <td>Auxiliary Control Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-adfsr.html">ADFSR</a>
          </td>
          <td>Auxiliary Data Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-aidr.html">AIDR</a>
          </td>
          <td>Auxiliary ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-aifsr.html">AIFSR</a>
          </td>
          <td>Auxiliary Instruction Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amair0.html">AMAIR0</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amair1.html">AMAIR1</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hactlr.html">HACTLR</a>
          </td>
          <td>Hyp Auxiliary Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hactlr2.html">HACTLR2</a>
          </td>
          <td>Hyp Auxiliary Control Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hadfsr.html">HADFSR</a>
          </td>
          <td>Hyp Auxiliary Data Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-haifsr.html">HAIFSR</a>
          </td>
          <td>Hyp Auxiliary Instruction Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hamair0.html">HAMAIR0</a>
          </td>
          <td>Hyp Auxiliary Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hamair1.html">HAMAIR1</a>
          </td>
          <td>Hyp Auxiliary Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-actlr_el1.html">ACTLR_EL1</a>
          </td>
          <td>Auxiliary Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-actlr_el2.html">ACTLR_EL2</a>
          </td>
          <td>Auxiliary Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-actlr_el3.html">ACTLR_EL3</a>
          </td>
          <td>Auxiliary Control Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr0_el1.html">AFSR0_EL1</a>
          </td>
          <td>Auxiliary Fault Status Register 0 (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr0_el2.html">AFSR0_EL2</a>
          </td>
          <td>Auxiliary Fault Status Register 0 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr0_el3.html">AFSR0_EL3</a>
          </td>
          <td>Auxiliary Fault Status Register 0 (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr1_el1.html">AFSR1_EL1</a>
          </td>
          <td>Auxiliary Fault Status Register 1 (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr1_el2.html">AFSR1_EL2</a>
          </td>
          <td>Auxiliary Fault Status Register 1 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr1_el3.html">AFSR1_EL3</a>
          </td>
          <td>Auxiliary Fault Status Register 1 (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-aidr_el1.html">AIDR_EL1</a>
          </td>
          <td>Auxiliary ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair_el1.html">AMAIR_EL1</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair_el2.html">AMAIR_EL2</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair_el3.html">AMAIR_EL3</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-hacr_el2.html">HACR_EL2</a>
          </td>
          <td>Hypervisor Auxiliary Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-s3_op1_cn_cm_op2.html">S3_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;</a>
          </td>
          <td>IMPLEMENTATION DEFINED registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-s1_op1_cn_cm_op2.html">SYS S1_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;, SYSL S1_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;, SYSP S1_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;</a>
          </td>
          <td>IMPLEMENTATION DEFINED maintenance instructions</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Timer">
		        In the Timer functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntfrq.html">CNTFRQ</a>
          </td>
          <td>Counter-timer Frequency register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthps_ctl.html">CNTHPS_CTL</a>
          </td>
          <td>Counter-timer Secure Physical Timer Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthps_cval.html">CNTHPS_CVAL</a>
          </td>
          <td>Counter-timer Secure Physical Timer CompareValue Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthps_tval.html">CNTHPS_TVAL</a>
          </td>
          <td>Counter-timer Secure Physical Timer TimerValue Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a>
          </td>
          <td>Counter-timer Hyp Physical Timer Control register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthvs_ctl.html">CNTHVS_CTL</a>
          </td>
          <td>Counter-timer Secure Virtual Timer Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthvs_cval.html">CNTHVS_CVAL</a>
          </td>
          <td>Counter-timer Secure Virtual Timer CompareValue Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthvs_tval.html">CNTHVS_TVAL</a>
          </td>
          <td>Counter-timer Secure Virtual Timer TimerValue Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthv_ctl.html">CNTHV_CTL</a>
          </td>
          <td>Counter-timer Virtual Timer Control register (EL2)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthv_cval.html">CNTHV_CVAL</a>
          </td>
          <td>Counter-timer Virtual Timer CompareValue register (EL2)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthv_tval.html">CNTHV_TVAL</a>
          </td>
          <td>Counter-timer Virtual Timer TimerValue register (EL2)</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntkctl.html">CNTKCTL</a>
          </td>
          <td>Counter-timer Kernel Control register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntpct.html">CNTPCT</a>
          </td>
          <td>Counter-timer Physical Count register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntpctss.html">CNTPCTSS</a>
          </td>
          <td>Counter-timer Self-Synchronized Physical Count register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntp_ctl.html">CNTP_CTL</a>
          </td>
          <td>Counter-timer Physical Timer Control register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntp_cval.html">CNTP_CVAL</a>
          </td>
          <td>Counter-timer Physical Timer CompareValue register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntp_tval.html">CNTP_TVAL</a>
          </td>
          <td>Counter-timer Physical Timer TimerValue register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntvct.html">CNTVCT</a>
          </td>
          <td>Counter-timer Virtual Count register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntvctss.html">CNTVCTSS</a>
          </td>
          <td>Counter-timer Self-Synchronized Virtual Count register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntv_ctl.html">CNTV_CTL</a>
          </td>
          <td>Counter-timer Virtual Timer Control register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntv_cval.html">CNTV_CVAL</a>
          </td>
          <td>Counter-timer Virtual Timer CompareValue register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntv_tval.html">CNTV_TVAL</a>
          </td>
          <td>Counter-timer Virtual Timer TimerValue register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntfrq_el0.html">CNTFRQ_EL0</a>
          </td>
          <td>Counter-timer Frequency Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthvs_ctl_el2.html">CNTHVS_CTL_EL2</a>
          </td>
          <td>Counter-timer Secure Virtual Timer Control register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthvs_cval_el2.html">CNTHVS_CVAL_EL2</a>
          </td>
          <td>Counter-timer Secure Virtual Timer CompareValue register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthvs_tval_el2.html">CNTHVS_TVAL_EL2</a>
          </td>
          <td>Counter-timer Secure Virtual Timer TimerValue register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthv_ctl_el2.html">CNTHV_CTL_EL2</a>
          </td>
          <td>Counter-timer Virtual Timer Control register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthv_cval_el2.html">CNTHV_CVAL_EL2</a>
          </td>
          <td>Counter-timer Virtual Timer CompareValue register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthv_tval_el2.html">CNTHV_TVAL_EL2</a>
          </td>
          <td>Counter-timer Virtual Timer TimerValue Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntkctl_el1.html">CNTKCTL_EL1</a>
          </td>
          <td>Counter-timer Kernel Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntpctss_el0.html">CNTPCTSS_EL0</a>
          </td>
          <td>Counter-timer Self-Synchronized Physical Count Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntpct_el0.html">CNTPCT_EL0</a>
          </td>
          <td>Counter-timer Physical Count Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntpoff_el2.html">CNTPOFF_EL2</a>
          </td>
          <td>Counter-timer Physical Offset Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntps_ctl_el1.html">CNTPS_CTL_EL1</a>
          </td>
          <td>Counter-timer Physical Secure Timer Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntps_cval_el1.html">CNTPS_CVAL_EL1</a>
          </td>
          <td>Counter-timer Physical Secure Timer CompareValue Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntps_tval_el1.html">CNTPS_TVAL_EL1</a>
          </td>
          <td>Counter-timer Physical Secure Timer TimerValue register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntp_ctl_el0.html">CNTP_CTL_EL0</a>
          </td>
          <td>Counter-timer Physical Timer Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntp_cval_el0.html">CNTP_CVAL_EL0</a>
          </td>
          <td>Counter-timer Physical Timer CompareValue Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntp_tval_el0.html">CNTP_TVAL_EL0</a>
          </td>
          <td>Counter-timer Physical Timer TimerValue Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntvctss_el0.html">CNTVCTSS_EL0</a>
          </td>
          <td>Counter-timer Self-Synchronized Virtual Count Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntvct_el0.html">CNTVCT_EL0</a>
          </td>
          <td>Counter-timer Virtual Count Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntv_ctl_el0.html">CNTV_CTL_EL0</a>
          </td>
          <td>Counter-timer Virtual Timer Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntv_cval_el0.html">CNTV_CVAL_EL0</a>
          </td>
          <td>Counter-timer Virtual Timer CompareValue Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntv_tval_el0.html">CNTV_TVAL_EL0</a>
          </td>
          <td>Counter-timer Virtual Timer TimerValue Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntacrn.html">CNTACR&lt;n&gt;</a>
          </td>
          <td>Counter-timer Access Control Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntcr.html">CNTCR</a>
          </td>
          <td>Counter Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntcv.html">CNTCV</a>
          </td>
          <td>Counter Count Value register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntel0acr.html">CNTEL0ACR</a>
          </td>
          <td>Counter-timer EL0 Access Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntfid0.html">CNTFID0</a>
          </td>
          <td>Counter Frequency ID</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntfidn.html">CNTFID&lt;n&gt;</a>
          </td>
          <td>Counter Frequency IDs, n &gt; 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntfrq.html">CNTFRQ</a>
          </td>
          <td>Counter-timer Frequency</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntid.html">CNTID</a>
          </td>
          <td>Counter Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntnsar.html">CNTNSAR</a>
          </td>
          <td>Counter-timer Non-secure Access Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntpct.html">CNTPCT</a>
          </td>
          <td>Counter-timer Physical Count</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntp_ctl.html">CNTP_CTL</a>
          </td>
          <td>Counter-timer Physical Timer Control</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntp_cval.html">CNTP_CVAL</a>
          </td>
          <td>Counter-timer Physical Timer CompareValue</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntp_tval.html">CNTP_TVAL</a>
          </td>
          <td>Counter-timer Physical Timer TimerValue</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntscr.html">CNTSCR</a>
          </td>
          <td>Counter Scale Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntsr.html">CNTSR</a>
          </td>
          <td>Counter Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cnttidr.html">CNTTIDR</a>
          </td>
          <td>Counter-timer Timer ID Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntvct.html">CNTVCT</a>
          </td>
          <td>Counter-timer Virtual Count</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntvoff.html">CNTVOFF</a>
          </td>
          <td>Counter-timer Virtual Offset</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntvoffn.html">CNTVOFF&lt;n&gt;</a>
          </td>
          <td>Counter-timer Virtual Offsets</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntv_ctl.html">CNTV_CTL</a>
          </td>
          <td>Counter-timer Virtual Timer Control</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntv_cval.html">CNTV_CVAL</a>
          </td>
          <td>Counter-timer Virtual Timer CompareValue</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cntv_tval.html">CNTV_TVAL</a>
          </td>
          <td>Counter-timer Virtual Timer TimerValue</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-counteridn.html">CounterID&lt;n&gt;</a>
          </td>
          <td>Counter ID registers</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Debug">
		        In the Debug functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgauthstatus.html">DBGAUTHSTATUS</a>
          </td>
          <td>Debug Authentication Status register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgbcrn.html">DBGBCR&lt;n&gt;</a>
          </td>
          <td>Debug Breakpoint Control Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>
          </td>
          <td>Debug Breakpoint Value Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n&gt;</a>
          </td>
          <td>Debug Breakpoint Extended Value Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgclaimclr.html">DBGCLAIMCLR</a>
          </td>
          <td>Debug CLAIM Tag Clear register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgclaimset.html">DBGCLAIMSET</a>
          </td>
          <td>Debug CLAIM Tag Set register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdccint.html">DBGDCCINT</a>
          </td>
          <td>DCC Interrupt Enable Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdevid.html">DBGDEVID</a>
          </td>
          <td>Debug Device ID register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdevid1.html">DBGDEVID1</a>
          </td>
          <td>Debug Device ID register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdevid2.html">DBGDEVID2</a>
          </td>
          <td>Debug Device ID register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdidr.html">DBGDIDR</a>
          </td>
          <td>Debug ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdrar.html">DBGDRAR</a>
          </td>
          <td>Debug ROM Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdsar.html">DBGDSAR</a>
          </td>
          <td>Debug Self Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>
          </td>
          <td>Debug Status and Control Register, External View</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdscrint.html">DBGDSCRint</a>
          </td>
          <td>Debug Status and Control Register, Internal View</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdtrrxext.html">DBGDTRRXext</a>
          </td>
          <td>Debug OS Lock Data Transfer Register, Receive, External View</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>
          </td>
          <td>Debug Data Transfer Register, Receive</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdtrtxext.html">DBGDTRTXext</a>
          </td>
          <td>Debug OS Lock Data Transfer Register, Transmit</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>
          </td>
          <td>Debug Data Transfer Register, Transmit</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgosdlr.html">DBGOSDLR</a>
          </td>
          <td>Debug OS Double Lock Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgoseccr.html">DBGOSECCR</a>
          </td>
          <td>Debug OS Lock Exception Catch Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgoslar.html">DBGOSLAR</a>
          </td>
          <td>Debug OS Lock Access Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>
          </td>
          <td>Debug OS Lock Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgprcr.html">DBGPRCR</a>
          </td>
          <td>Debug Power Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgvcr.html">DBGVCR</a>
          </td>
          <td>Debug Vector Catch Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgwcrn.html">DBGWCR&lt;n&gt;</a>
          </td>
          <td>Debug Watchpoint Control Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgwfar.html">DBGWFAR</a>
          </td>
          <td>Debug Watchpoint Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>
          </td>
          <td>Debug Watchpoint Value Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-trfcr.html">TRFCR</a>
          </td>
          <td>Trace Filter Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a>
          </td>
          <td>Debug Authentication Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>
          </td>
          <td>Debug Breakpoint Control Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>
          </td>
          <td>Debug Breakpoint Value Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a>
          </td>
          <td>Debug CLAIM Tag Clear Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgclaimset_el1.html">DBGCLAIMSET_EL1</a>
          </td>
          <td>Debug CLAIM Tag Set Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0</a>
          </td>
          <td>Debug Data Transfer Register, Receive</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0</a>
          </td>
          <td>Debug Data Transfer Register, Transmit</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgdtr_el0.html">DBGDTR_EL0</a>
          </td>
          <td>Debug Data Transfer Register, half-duplex</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a>
          </td>
          <td>Debug Power Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgvcr32_el2.html">DBGVCR32_EL2</a>
          </td>
          <td>Debug Vector Catch Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a>
          </td>
          <td>Debug Watchpoint Control Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>
          </td>
          <td>Debug Watchpoint Value Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dlr_el0.html">DLR_EL0</a>
          </td>
          <td>Debug Link Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-dspsr_el0.html">DSPSR_EL0</a>
          </td>
          <td>Debug Saved Program Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mdccint_el1.html">MDCCINT_EL1</a>
          </td>
          <td>Monitor DCC Interrupt Enable Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mdccsr_el0.html">MDCCSR_EL0</a>
          </td>
          <td>Monitor DCC Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mdrar_el1.html">MDRAR_EL1</a>
          </td>
          <td>Monitor Debug ROM Address Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a>
          </td>
          <td>Monitor Debug System Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-osdlr_el1.html">OSDLR_EL1</a>
          </td>
          <td>OS Double Lock Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-osdtrrx_el1.html">OSDTRRX_EL1</a>
          </td>
          <td>OS Lock Data Transfer Register, Receive</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-osdtrtx_el1.html">OSDTRTX_EL1</a>
          </td>
          <td>OS Lock Data Transfer Register, Transmit</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-oseccr_el1.html">OSECCR_EL1</a>
          </td>
          <td>OS Lock Exception Catch Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-oslar_el1.html">OSLAR_EL1</a>
          </td>
          <td>OS Lock Access Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>
          </td>
          <td>OS Lock Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trfcr_el1.html">TRFCR_EL1</a>
          </td>
          <td>Trace Filter Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trfcr_el2.html">TRFCR_EL2</a>
          </td>
          <td>Trace Filter Control Register (EL2)</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a>
          </td>
          <td>Debug Authentication Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>
          </td>
          <td>Debug Breakpoint Control Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>
          </td>
          <td>Debug Breakpoint Value Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a>
          </td>
          <td>Debug CLAIM Tag Clear Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-dbgclaimset_el1.html">DBGCLAIMSET_EL1</a>
          </td>
          <td>Debug CLAIM Tag Set Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-dbgdtrrx_el0.html">DBGDTRRX_EL0</a>
          </td>
          <td>Debug Data Transfer Register, Receive</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-dbgdtrtx_el0.html">DBGDTRTX_EL0</a>
          </td>
          <td>Debug Data Transfer Register, Transmit</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a>
          </td>
          <td>Debug Watchpoint Control Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>
          </td>
          <td>Debug Watchpoint Value Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edacr.html">EDACR</a>
          </td>
          <td>External Debug Auxiliary Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edcidr0.html">EDCIDR0</a>
          </td>
          <td>External Debug Component Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edcidr1.html">EDCIDR1</a>
          </td>
          <td>External Debug Component Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edcidr2.html">EDCIDR2</a>
          </td>
          <td>External Debug Component Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edcidr3.html">EDCIDR3</a>
          </td>
          <td>External Debug Component Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edcidsr.html">EDCIDSR</a>
          </td>
          <td>External Debug Context ID Sample Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-eddevaff0.html">EDDEVAFF0</a>
          </td>
          <td>External Debug Device Affinity register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-eddevaff1.html">EDDEVAFF1</a>
          </td>
          <td>External Debug Device Affinity register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-eddevarch.html">EDDEVARCH</a>
          </td>
          <td>External Debug Device Architecture Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-eddevid.html">EDDEVID</a>
          </td>
          <td>External Debug Device ID register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-eddevid1.html">EDDEVID1</a>
          </td>
          <td>External Debug Device ID Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-eddevid2.html">EDDEVID2</a>
          </td>
          <td>External Debug Device ID register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-eddevtype.html">EDDEVTYPE</a>
          </td>
          <td>External Debug Device Type register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-eddfr1.html">EDDFR1</a>
          </td>
          <td>External Debug Feature Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edeccr.html">EDECCR</a>
          </td>
          <td>External Debug Exception Catch Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edecr.html">EDECR</a>
          </td>
          <td>External Debug Execution Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edesr.html">EDESR</a>
          </td>
          <td>External Debug Event Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edhsr.html">EDHSR</a>
          </td>
          <td>External Debug Halting Syndrome Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-editctrl.html">EDITCTRL</a>
          </td>
          <td>External Debug Integration mode Control register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-editr.html">EDITR</a>
          </td>
          <td>External Debug Instruction Transfer Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edlar.html">EDLAR</a>
          </td>
          <td>External Debug Lock Access Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edlsr.html">EDLSR</a>
          </td>
          <td>External Debug Lock Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edpcsr.html">EDPCSR</a>
          </td>
          <td>External Debug Program Counter Sample Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edpidr0.html">EDPIDR0</a>
          </td>
          <td>External Debug Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edpidr1.html">EDPIDR1</a>
          </td>
          <td>External Debug Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edpidr2.html">EDPIDR2</a>
          </td>
          <td>External Debug Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edpidr3.html">EDPIDR3</a>
          </td>
          <td>External Debug Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edpidr4.html">EDPIDR4</a>
          </td>
          <td>External Debug Peripheral Identification Register 4</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edprcr.html">EDPRCR</a>
          </td>
          <td>External Debug Power/Reset Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edprsr.html">EDPRSR</a>
          </td>
          <td>External Debug Processor Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edrcr.html">EDRCR</a>
          </td>
          <td>External Debug Reserve Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edscr.html">EDSCR</a>
          </td>
          <td>External Debug Status and Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edscr2.html">EDSCR2</a>
          </td>
          <td>External Debug Status and Control Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edvidsr.html">EDVIDSR</a>
          </td>
          <td>External Debug Virtual Context Sample Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-edwar.html">EDWAR</a>
          </td>
          <td>External Debug Watchpoint Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-oslar_el1.html">OSLAR_EL1</a>
          </td>
          <td>OS Lock Access Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="CTI">
		        In the CTI functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-asicctl.html">ASICCTL</a>
          </td>
          <td>CTI External Multiplexer Control register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctiappclear.html">CTIAPPCLEAR</a>
          </td>
          <td>CTI Application Trigger Clear register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctiapppulse.html">CTIAPPPULSE</a>
          </td>
          <td>CTI Application Pulse register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctiappset.html">CTIAPPSET</a>
          </td>
          <td>CTI Application Trigger Set register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctiauthstatus.html">CTIAUTHSTATUS</a>
          </td>
          <td>CTI Authentication Status register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctichinstatus.html">CTICHINSTATUS</a>
          </td>
          <td>CTI Channel In Status register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctichoutstatus.html">CTICHOUTSTATUS</a>
          </td>
          <td>CTI Channel Out Status register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cticidr0.html">CTICIDR0</a>
          </td>
          <td>CTI Component Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cticidr1.html">CTICIDR1</a>
          </td>
          <td>CTI Component Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cticidr2.html">CTICIDR2</a>
          </td>
          <td>CTI Component Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cticidr3.html">CTICIDR3</a>
          </td>
          <td>CTI Component Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cticlaimclr.html">CTICLAIMCLR</a>
          </td>
          <td>CTI CLAIM Tag Clear register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cticlaimset.html">CTICLAIMSET</a>
          </td>
          <td>CTI CLAIM Tag Set register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-cticontrol.html">CTICONTROL</a>
          </td>
          <td>CTI Control register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctidevaff0.html">CTIDEVAFF0</a>
          </td>
          <td>CTI Device Affinity register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctidevaff1.html">CTIDEVAFF1</a>
          </td>
          <td>CTI Device Affinity register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctidevarch.html">CTIDEVARCH</a>
          </td>
          <td>CTI Device Architecture register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctidevctl.html">CTIDEVCTL</a>
          </td>
          <td>CTI Device Control register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctidevid.html">CTIDEVID</a>
          </td>
          <td>CTI Device ID register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctidevid1.html">CTIDEVID1</a>
          </td>
          <td>CTI Device ID register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctidevid2.html">CTIDEVID2</a>
          </td>
          <td>CTI Device ID register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctidevtype.html">CTIDEVTYPE</a>
          </td>
          <td>CTI Device Type register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctigate.html">CTIGATE</a>
          </td>
          <td>CTI Channel Gate Enable register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctiinenn.html">CTIINEN&lt;n&gt;</a>
          </td>
          <td>CTI Input Trigger to Output Channel Enable registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctiintack.html">CTIINTACK</a>
          </td>
          <td>CTI Output Trigger Acknowledge register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctiitctrl.html">CTIITCTRL</a>
          </td>
          <td>CTI Integration mode Control register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctilar.html">CTILAR</a>
          </td>
          <td>CTI Lock Access Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctilsr.html">CTILSR</a>
          </td>
          <td>CTI Lock Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctioutenn.html">CTIOUTEN&lt;n&gt;</a>
          </td>
          <td>CTI Input Channel to Output Trigger Enable registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctipidr0.html">CTIPIDR0</a>
          </td>
          <td>CTI Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctipidr1.html">CTIPIDR1</a>
          </td>
          <td>CTI Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctipidr2.html">CTIPIDR2</a>
          </td>
          <td>CTI Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctipidr3.html">CTIPIDR3</a>
          </td>
          <td>CTI Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctipidr4.html">CTIPIDR4</a>
          </td>
          <td>CTI Peripheral Identification Register 4</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctitriginstatus.html">CTITRIGINSTATUS</a>
          </td>
          <td>CTI Trigger In Status register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ctitrigoutstatus.html">CTITRIGOUTSTATUS</a>
          </td>
          <td>CTI Trigger Out Status register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Virt">
		        In the Virt functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats1hr.html">ATS1HR</a>
          </td>
          <td>Address Translate Stage 1 Hyp mode Read</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ats1hw.html">ATS1HW</a>
          </td>
          <td>Address Translate Stage 1 Hyp mode Write</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthctl.html">CNTHCTL</a>
          </td>
          <td>Counter-timer Hyp Control register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthp_cval.html">CNTHP_CVAL</a>
          </td>
          <td>Counter-timer Hyp Physical CompareValue register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cnthp_tval.html">CNTHP_TVAL</a>
          </td>
          <td>Counter-timer Hyp Physical Timer TimerValue register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cntvoff.html">CNTVOFF</a>
          </td>
          <td>Counter-timer Virtual Offset register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hacr.html">HACR</a>
          </td>
          <td>Hyp Auxiliary Configuration Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hactlr.html">HACTLR</a>
          </td>
          <td>Hyp Auxiliary Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hactlr2.html">HACTLR2</a>
          </td>
          <td>Hyp Auxiliary Control Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hadfsr.html">HADFSR</a>
          </td>
          <td>Hyp Auxiliary Data Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-haifsr.html">HAIFSR</a>
          </td>
          <td>Hyp Auxiliary Instruction Fault Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hamair0.html">HAMAIR0</a>
          </td>
          <td>Hyp Auxiliary Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hamair1.html">HAMAIR1</a>
          </td>
          <td>Hyp Auxiliary Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hcptr.html">HCPTR</a>
          </td>
          <td>Hyp Architectural Feature Trap Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hcr.html">HCR</a>
          </td>
          <td>Hyp Configuration Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hcr2.html">HCR2</a>
          </td>
          <td>Hyp Configuration Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hdcr.html">HDCR</a>
          </td>
          <td>Hyp Debug Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hdfar.html">HDFAR</a>
          </td>
          <td>Hyp Data Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hifar.html">HIFAR</a>
          </td>
          <td>Hyp Instruction Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hmair0.html">HMAIR0</a>
          </td>
          <td>Hyp Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hmair1.html">HMAIR1</a>
          </td>
          <td>Hyp Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hpfar.html">HPFAR</a>
          </td>
          <td>Hyp IPA Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hrmr.html">HRMR</a>
          </td>
          <td>Hyp Reset Management Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hsctlr.html">HSCTLR</a>
          </td>
          <td>Hyp System Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hsr.html">HSR</a>
          </td>
          <td>Hyp Syndrome Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hstr.html">HSTR</a>
          </td>
          <td>Hyp System Trap Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-htcr.html">HTCR</a>
          </td>
          <td>Hyp Translation Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-htpidr.html">HTPIDR</a>
          </td>
          <td>Hyp Software Thread ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-htrfcr.html">HTRFCR</a>
          </td>
          <td>Hyp Trace Filter Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-httbr.html">HTTBR</a>
          </td>
          <td>Hyp Translation Table Base Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-hvbar.html">HVBAR</a>
          </td>
          <td>Hyp Vector Base Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_hsre.html">ICC_HSRE</a>
          </td>
          <td>Interrupt Controller Hyp System Register Enable register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_ap1rn.html">ICH_AP1R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_eisr.html">ICH_EISR</a>
          </td>
          <td>Interrupt Controller End of Interrupt Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_elrsr.html">ICH_ELRSR</a>
          </td>
          <td>Interrupt Controller Empty List Register Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_hcr.html">ICH_HCR</a>
          </td>
          <td>Interrupt Controller Hyp Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_lrn.html">ICH_LR&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller List Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_lrcn.html">ICH_LRC&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller List Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_misr.html">ICH_MISR</a>
          </td>
          <td>Interrupt Controller Maintenance Interrupt State Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>
          </td>
          <td>Interrupt Controller Virtual Machine Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_vtr.html">ICH_VTR</a>
          </td>
          <td>Interrupt Controller VGIC Type Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiallh.html">TLBIALLH</a>
          </td>
          <td>TLB Invalidate All, Hyp mode</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiallhis.html">TLBIALLHIS</a>
          </td>
          <td>TLB Invalidate All, Hyp mode, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiipas2.html">TLBIIPAS2</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiipas2is.html">TLBIIPAS2IS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiipas2l.html">TLBIIPAS2L</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbiipas2lis.html">TLBIIPAS2LIS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvah.html">TLBIMVAH</a>
          </td>
          <td>TLB Invalidate by VA, Hyp mode</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvahis.html">TLBIMVAHIS</a>
          </td>
          <td>TLB Invalidate by VA, Hyp mode, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvalh.html">TLBIMVALH</a>
          </td>
          <td>TLB Invalidate by VA, Last level, Hyp mode</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-tlbimvalhis.html">TLBIMVALHIS</a>
          </td>
          <td>TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-vmpidr.html">VMPIDR</a>
          </td>
          <td>Virtualization Multiprocessor ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-vpidr.html">VPIDR</a>
          </td>
          <td>Virtualization Processor ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-vtcr.html">VTCR</a>
          </td>
          <td>Virtualization Translation Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-vttbr.html">VTTBR</a>
          </td>
          <td>Virtualization Translation Table Base Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-actlr_el2.html">ACTLR_EL2</a>
          </td>
          <td>Auxiliary Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr0_el2.html">AFSR0_EL2</a>
          </td>
          <td>Auxiliary Fault Status Register 0 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr1_el2.html">AFSR1_EL2</a>
          </td>
          <td>Auxiliary Fault Status Register 1 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair_el2.html">AMAIR_EL2</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a>
          </td>
          <td>Counter-timer Hypervisor Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthps_ctl_el2.html">CNTHPS_CTL_EL2</a>
          </td>
          <td>Counter-timer Secure Physical Timer Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthps_cval_el2.html">CNTHPS_CVAL_EL2</a>
          </td>
          <td>Counter-timer Secure Physical Timer CompareValue Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthps_tval_el2.html">CNTHPS_TVAL_EL2</a>
          </td>
          <td>Counter-timer Secure Physical Timer TimerValue Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthp_ctl_el2.html">CNTHP_CTL_EL2</a>
          </td>
          <td>Counter-timer Hypervisor Physical Timer Control register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthp_cval_el2.html">CNTHP_CVAL_EL2</a>
          </td>
          <td>Counter-timer Physical Timer CompareValue register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cnthp_tval_el2.html">CNTHP_TVAL_EL2</a>
          </td>
          <td>Counter-timer Physical Timer TimerValue register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cntvoff_el2.html">CNTVOFF_EL2</a>
          </td>
          <td>Counter-timer Virtual Offset Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cptr_el2.html">CPTR_EL2</a>
          </td>
          <td>Architectural Feature Trap Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-esr_el2.html">ESR_EL2</a>
          </td>
          <td>Exception Syndrome Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-far_el2.html">FAR_EL2</a>
          </td>
          <td>Fault Address Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-hacr_el2.html">HACR_EL2</a>
          </td>
          <td>Hypervisor Auxiliary Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>
          </td>
          <td>Extended Hypervisor Configuration Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-hcr_el2.html">HCR_EL2</a>
          </td>
          <td>Hypervisor Configuration Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-hfgitr2_el2.html">HFGITR2_EL2</a>
          </td>
          <td>Hypervisor Fine-Grained Instruction Trap Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-hpfar_el2.html">HPFAR_EL2</a>
          </td>
          <td>Hypervisor IPA Fault Address Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-hstr_el2.html">HSTR_EL2</a>
          </td>
          <td>Hypervisor System Trap Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>
          </td>
          <td>Interrupt Controller System Register Enable Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_ap0rn_el2.html">ICH_AP0R&lt;n&gt;_EL2</a>
          </td>
          <td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n&gt;_EL2</a>
          </td>
          <td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_eisr_el2.html">ICH_EISR_EL2</a>
          </td>
          <td>Interrupt Controller End of Interrupt Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_elrsr_el2.html">ICH_ELRSR_EL2</a>
          </td>
          <td>Interrupt Controller Empty List Register Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>
          </td>
          <td>Interrupt Controller Hyp Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_lrn_el2.html">ICH_LR&lt;n&gt;_EL2</a>
          </td>
          <td>Interrupt Controller List Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_misr_el2.html">ICH_MISR_EL2</a>
          </td>
          <td>Interrupt Controller Maintenance Interrupt State Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>
          </td>
          <td>Interrupt Controller Virtual Machine Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2</a>
          </td>
          <td>Interrupt Controller VGIC Type Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mair_el2.html">MAIR_EL2</a>
          </td>
          <td>Memory Attribute Indirection Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>
          </td>
          <td>Monitor Debug Configuration Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-rmr_el2.html">RMR_EL2</a>
          </td>
          <td>Reset Management Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sctlr2_el2.html">SCTLR2_EL2</a>
          </td>
          <td>System Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sctlr_el2.html">SCTLR_EL2</a>
          </td>
          <td>System Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tcr2_el2.html">TCR2_EL2</a>
          </td>
          <td>Extended Translation Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tcr_el2.html">TCR_EL2</a>
          </td>
          <td>Translation Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2e1.html">TLBI IPAS2E1, TLBI IPAS2E1NXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2e1is.html">TLBI IPAS2E1IS, TLBI IPAS2E1ISNXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2e1os.html">TLBI IPAS2E1OS, TLBI IPAS2E1OSNXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2le1.html">TLBI IPAS2LE1, TLBI IPAS2LE1NXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2le1is.html">TLBI IPAS2LE1IS, TLBI IPAS2LE1ISNXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ipas2le1os.html">TLBI IPAS2LE1OS, TLBI IPAS2LE1OSNXS</a>
          </td>
          <td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2e1.html">TLBI RIPAS2E1, TLBI RIPAS2E1NXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2e1is.html">TLBI RIPAS2E1IS, TLBI RIPAS2E1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2e1os.html">TLBI RIPAS2E1OS, TLBI RIPAS2E1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2le1.html">TLBI RIPAS2LE1, TLBI RIPAS2LE1NXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2le1is.html">TLBI RIPAS2LE1IS, TLBI RIPAS2LE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbi-ripas2le1os.html">TLBI RIPAS2LE1OS, TLBI RIPAS2LE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2e1.html">TLBIP IPAS2E1, TLBIP IPAS2E1NXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2e1is.html">TLBIP IPAS2E1IS, TLBIP IPAS2E1ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2e1os.html">TLBIP IPAS2E1OS, TLBIP IPAS2E1OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2le1.html">TLBIP IPAS2LE1, TLBIP IPAS2LE1NXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2le1is.html">TLBIP IPAS2LE1IS, TLBIP IPAS2LE1ISNXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ipas2le1os.html">TLBIP IPAS2LE1OS, TLBIP IPAS2LE1OSNXS</a>
          </td>
          <td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2e1.html">TLBIP RIPAS2E1, TLBIP RIPAS2E1NXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2e1is.html">TLBIP RIPAS2E1IS, TLBIP RIPAS2E1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2e1os.html">TLBIP RIPAS2E1OS, TLBIP RIPAS2E1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2le1.html">TLBIP RIPAS2LE1, TLBIP RIPAS2LE1NXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2le1is.html">TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tlbip-ripas2le1os.html">TLBIP RIPAS2LE1OS, TLBIP RIPAS2LE1OSNXS</a>
          </td>
          <td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-tpidr_el2.html">TPIDR_EL2</a>
          </td>
          <td>EL2 Software Thread ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>
          </td>
          <td>Translation Table Base Register 0 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>
          </td>
          <td>Translation Table Base Register 1 (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vbar_el2.html">VBAR_EL2</a>
          </td>
          <td>Vector Base Address Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vmpidr_el2.html">VMPIDR_EL2</a>
          </td>
          <td>Virtualization Multiprocessor ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vpidr_el2.html">VPIDR_EL2</a>
          </td>
          <td>Virtualization Processor ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vtcr_el2.html">VTCR_EL2</a>
          </td>
          <td>Virtualization Translation Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a>
          </td>
          <td>Virtualization Translation Table Base Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Secure">
		        In the Secure functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_mctlr.html">ICC_MCTLR</a>
          </td>
          <td>Interrupt Controller Monitor Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_msre.html">ICC_MSRE</a>
          </td>
          <td>Interrupt Controller Monitor System Register Enable register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-mvbar.html">MVBAR</a>
          </td>
          <td>Monitor Vector Base Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-nsacr.html">NSACR</a>
          </td>
          <td>Non-Secure Access Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-scr.html">SCR</a>
          </td>
          <td>Secure Configuration Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-sdcr.html">SDCR</a>
          </td>
          <td>Secure Debug Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-sder.html">SDER</a>
          </td>
          <td>Secure Debug Enable Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-actlr_el3.html">ACTLR_EL3</a>
          </td>
          <td>Auxiliary Control Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr0_el3.html">AFSR0_EL3</a>
          </td>
          <td>Auxiliary Fault Status Register 0 (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-afsr1_el3.html">AFSR1_EL3</a>
          </td>
          <td>Auxiliary Fault Status Register 1 (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amair_el3.html">AMAIR_EL3</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-cptr_el3.html">CPTR_EL3</a>
          </td>
          <td>Architectural Feature Trap Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>
          </td>
          <td>Interrupt Controller Control Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>
          </td>
          <td>Interrupt Controller System Register Enable Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>
          </td>
          <td>Monitor Debug Configuration Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-scr_el3.html">SCR_EL3</a>
          </td>
          <td>Secure Configuration Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-sder32_el3.html">SDER32_EL3</a>
          </td>
          <td>AArch32 Secure Debug Enable Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vbar_el3.html">VBAR_EL3</a>
          </td>
          <td>Vector Base Address Register (EL3)</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Float">
		        In the Float functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-fpexc.html">FPEXC</a>
          </td>
          <td>Floating-Point Exception Control register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-fpscr.html">FPSCR</a>
          </td>
          <td>Floating-Point Status and Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-fpsid.html">FPSID</a>
          </td>
          <td>Floating-Point System ID register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-mvfr0.html">MVFR0</a>
          </td>
          <td>Media and VFP Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-mvfr1.html">MVFR1</a>
          </td>
          <td>Media and VFP Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-mvfr2.html">MVFR2</a>
          </td>
          <td>Media and VFP Feature Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-fpcr.html">FPCR</a>
          </td>
          <td>Floating-point Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-fpexc32_el2.html">FPEXC32_EL2</a>
          </td>
          <td>Floating-Point Exception Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-fpsr.html">FPSR</a>
          </td>
          <td>Floating-point Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mvfr0_el1.html">MVFR0_EL1</a>
          </td>
          <td>AArch32 Media and VFP Feature Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mvfr1_el1.html">MVFR1_EL1</a>
          </td>
          <td>AArch32 Media and VFP Feature Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mvfr2_el1.html">MVFR2_EL1</a>
          </td>
          <td>AArch32 Media and VFP Feature Register 2</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Legacy">
		        In the Legacy functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cp15dmb.html">CP15DMB</a>
          </td>
          <td>Data Memory Barrier System instruction</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cp15dsb.html">CP15DSB</a>
          </td>
          <td>Data Synchronization Barrier System instruction</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-cp15isb.html">CP15ISB</a>
          </td>
          <td>Instruction Synchronization Barrier System instruction</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-fcseidr.html">FCSEIDR</a>
          </td>
          <td>FCSE Process ID register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-jidr.html">JIDR</a>
          </td>
          <td>Jazelle ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-jmcr.html">JMCR</a>
          </td>
          <td>Jazelle Main Configuration Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-joscr.html">JOSCR</a>
          </td>
          <td>Jazelle OS Control Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Trace">
		        In the Trace functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcacatrn.html">TRCACATR&lt;n&gt;</a>
          </td>
          <td>Address Comparator Access Type Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcacvrn.html">TRCACVR&lt;n&gt;</a>
          </td>
          <td>Address Comparator Value Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcauxctlr.html">TRCAUXCTLR</a>
          </td>
          <td>Auxiliary Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcbbctlr.html">TRCBBCTLR</a>
          </td>
          <td>Branch Broadcast Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcccctlr.html">TRCCCCTLR</a>
          </td>
          <td>Cycle Count Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trccidcctlr0.html">TRCCIDCCTLR0</a>
          </td>
          <td>Context Identifier Comparator Control Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trccidcctlr1.html">TRCCIDCCTLR1</a>
          </td>
          <td>Context Identifier Comparator Control Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trccidcvrn.html">TRCCIDCVR&lt;n&gt;</a>
          </td>
          <td>Context Identifier Comparator Value Registers &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcclaimclr.html">TRCCLAIMCLR</a>
          </td>
          <td>Claim Tag Clear Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcclaimset.html">TRCCLAIMSET</a>
          </td>
          <td>Claim Tag Set Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trccntctlrn.html">TRCCNTCTLR&lt;n&gt;</a>
          </td>
          <td>Counter Control Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trccntrldvrn.html">TRCCNTRLDVR&lt;n&gt;</a>
          </td>
          <td>Counter Reload Value Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n&gt;</a>
          </td>
          <td>Counter Value Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcconfigr.html">TRCCONFIGR</a>
          </td>
          <td>Trace Configuration Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trceventctl0r.html">TRCEVENTCTL0R</a>
          </td>
          <td>Event Control 0 Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trceventctl1r.html">TRCEVENTCTL1R</a>
          </td>
          <td>Event Control 1 Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcextinselrn.html">TRCEXTINSELR&lt;n&gt;</a>
          </td>
          <td>External Input Select Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr0.html">TRCIDR0</a>
          </td>
          <td>ID Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr1.html">TRCIDR1</a>
          </td>
          <td>ID Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr10.html">TRCIDR10</a>
          </td>
          <td>ID Register 10</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr11.html">TRCIDR11</a>
          </td>
          <td>ID Register 11</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr12.html">TRCIDR12</a>
          </td>
          <td>ID Register 12</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr13.html">TRCIDR13</a>
          </td>
          <td>ID Register 13</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr2.html">TRCIDR2</a>
          </td>
          <td>ID Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr3.html">TRCIDR3</a>
          </td>
          <td>ID Register 3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr4.html">TRCIDR4</a>
          </td>
          <td>ID Register 4</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr5.html">TRCIDR5</a>
          </td>
          <td>ID Register 5</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr6.html">TRCIDR6</a>
          </td>
          <td>ID Register 6</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr7.html">TRCIDR7</a>
          </td>
          <td>ID Register 7</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr8.html">TRCIDR8</a>
          </td>
          <td>ID Register 8</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcidr9.html">TRCIDR9</a>
          </td>
          <td>ID Register 9</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcimspec0.html">TRCIMSPEC0</a>
          </td>
          <td>IMP DEF Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n&gt;</a>
          </td>
          <td>IMP DEF Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcitecr_el1.html">TRCITECR_EL1</a>
          </td>
          <td>Instrumentation Trace Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcitecr_el2.html">TRCITECR_EL2</a>
          </td>
          <td>Instrumentation Trace Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trciteedcr.html">TRCITEEDCR</a>
          </td>
          <td>Instrumentation Trace Extension External Debug Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcprgctlr.html">TRCPRGCTLR</a>
          </td>
          <td>Programming Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcqctlr.html">TRCQCTLR</a>
          </td>
          <td>Q Element Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcrsctlrn.html">TRCRSCTLR&lt;n&gt;</a>
          </td>
          <td>Resource Selection Control Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcrsr.html">TRCRSR</a>
          </td>
          <td>Resources Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcseqevrn.html">TRCSEQEVR&lt;n&gt;</a>
          </td>
          <td>Sequencer State Transition Control Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcseqrstevr.html">TRCSEQRSTEVR</a>
          </td>
          <td>Sequencer Reset Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcseqstr.html">TRCSEQSTR</a>
          </td>
          <td>Sequencer State Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcssccrn.html">TRCSSCCR&lt;n&gt;</a>
          </td>
          <td>Single-shot Comparator Control Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n&gt;</a>
          </td>
          <td>Single-shot Comparator Control Status Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcsspcicrn.html">TRCSSPCICR&lt;n&gt;</a>
          </td>
          <td>Single-shot Processing Element Comparator Input Control Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcstallctlr.html">TRCSTALLCTLR</a>
          </td>
          <td>Stall Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcstatr.html">TRCSTATR</a>
          </td>
          <td>Trace Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcsyncpr.html">TRCSYNCPR</a>
          </td>
          <td>Synchronization Period Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trctraceidr.html">TRCTRACEIDR</a>
          </td>
          <td>Trace ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trctsctlr.html">TRCTSCTLR</a>
          </td>
          <td>Timestamp Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcvictlr.html">TRCVICTLR</a>
          </td>
          <td>ViewInst Main Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcviiectlr.html">TRCVIIECTLR</a>
          </td>
          <td>ViewInst Include/Exclude Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcvipcssctlr.html">TRCVIPCSSCTLR</a>
          </td>
          <td>ViewInst Start/Stop PE Comparator Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcvissctlr.html">TRCVISSCTLR</a>
          </td>
          <td>ViewInst Start/Stop Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcvmidcctlr0.html">TRCVMIDCCTLR0</a>
          </td>
          <td>Virtual Context Identifier Comparator Control Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcvmidcctlr1.html">TRCVMIDCCTLR1</a>
          </td>
          <td>Virtual Context Identifier Comparator Control Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcvmidcvrn.html">TRCVMIDCVR&lt;n&gt;</a>
          </td>
          <td>Virtual Context Identifier Comparator Value Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcacatrn.html">TRCACATR&lt;n&gt;</a>
          </td>
          <td>Address Comparator Access Type Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcacvrn.html">TRCACVR&lt;n&gt;</a>
          </td>
          <td>Address Comparator Value Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcauxctlr.html">TRCAUXCTLR</a>
          </td>
          <td>Auxiliary Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcbbctlr.html">TRCBBCTLR</a>
          </td>
          <td>Branch Broadcast Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcccctlr.html">TRCCCCTLR</a>
          </td>
          <td>Cycle Count Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trccidcctlr0.html">TRCCIDCCTLR0</a>
          </td>
          <td>Context Identifier Comparator Control Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trccidcctlr1.html">TRCCIDCCTLR1</a>
          </td>
          <td>Context Identifier Comparator Control Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trccidcvrn.html">TRCCIDCVR&lt;n&gt;</a>
          </td>
          <td>Context Identifier Comparator Value Registers &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcclaimclr.html">TRCCLAIMCLR</a>
          </td>
          <td>Claim Tag Clear Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcclaimset.html">TRCCLAIMSET</a>
          </td>
          <td>Claim Tag Set Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trccntctlrn.html">TRCCNTCTLR&lt;n&gt;</a>
          </td>
          <td>Counter Control Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trccntrldvrn.html">TRCCNTRLDVR&lt;n&gt;</a>
          </td>
          <td>Counter Reload Value Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trccntvrn.html">TRCCNTVR&lt;n&gt;</a>
          </td>
          <td>Counter Value Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcconfigr.html">TRCCONFIGR</a>
          </td>
          <td>Trace Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trceventctl0r.html">TRCEVENTCTL0R</a>
          </td>
          <td>Event Control 0 Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trceventctl1r.html">TRCEVENTCTL1R</a>
          </td>
          <td>Event Control 1 Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcextinselrn.html">TRCEXTINSELR&lt;n&gt;</a>
          </td>
          <td>External Input Select Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr0.html">TRCIDR0</a>
          </td>
          <td>ID Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr1.html">TRCIDR1</a>
          </td>
          <td>ID Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr10.html">TRCIDR10</a>
          </td>
          <td>ID Register 10</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr11.html">TRCIDR11</a>
          </td>
          <td>ID Register 11</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr12.html">TRCIDR12</a>
          </td>
          <td>ID Register 12</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr13.html">TRCIDR13</a>
          </td>
          <td>ID Register 13</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr2.html">TRCIDR2</a>
          </td>
          <td>ID Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr3.html">TRCIDR3</a>
          </td>
          <td>ID Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr4.html">TRCIDR4</a>
          </td>
          <td>ID Register 4</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr5.html">TRCIDR5</a>
          </td>
          <td>ID Register 5</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr6.html">TRCIDR6</a>
          </td>
          <td>ID Register 6</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr7.html">TRCIDR7</a>
          </td>
          <td>ID Register 7</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr8.html">TRCIDR8</a>
          </td>
          <td>ID Register 8</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcidr9.html">TRCIDR9</a>
          </td>
          <td>ID Register 9</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcimspec0.html">TRCIMSPEC0</a>
          </td>
          <td>IMP DEF Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcimspecn.html">TRCIMSPEC&lt;n&gt;</a>
          </td>
          <td>IMP DEF Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trciteedcr.html">TRCITEEDCR</a>
          </td>
          <td>Instrumentation Trace Extension External Debug Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcprgctlr.html">TRCPRGCTLR</a>
          </td>
          <td>Programming Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcqctlr.html">TRCQCTLR</a>
          </td>
          <td>Q Element Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcrsctlrn.html">TRCRSCTLR&lt;n&gt;</a>
          </td>
          <td>Resource Selection Control Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcrsr.html">TRCRSR</a>
          </td>
          <td>Resources Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcseqevrn.html">TRCSEQEVR&lt;n&gt;</a>
          </td>
          <td>Sequencer State Transition Control Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcseqrstevr.html">TRCSEQRSTEVR</a>
          </td>
          <td>Sequencer Reset Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcseqstr.html">TRCSEQSTR</a>
          </td>
          <td>Sequencer State Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcssccrn.html">TRCSSCCR&lt;n&gt;</a>
          </td>
          <td>Single-shot Comparator Control Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcsscsrn.html">TRCSSCSR&lt;n&gt;</a>
          </td>
          <td>Single-shot Comparator Control Status Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcsspcicrn.html">TRCSSPCICR&lt;n&gt;</a>
          </td>
          <td>Single-shot Processing Element Comparator Input Control Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcstallctlr.html">TRCSTALLCTLR</a>
          </td>
          <td>Stall Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcstatr.html">TRCSTATR</a>
          </td>
          <td>Trace Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcsyncpr.html">TRCSYNCPR</a>
          </td>
          <td>Synchronization Period Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trctraceidr.html">TRCTRACEIDR</a>
          </td>
          <td>Trace ID Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trctsctlr.html">TRCTSCTLR</a>
          </td>
          <td>Timestamp Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcvictlr.html">TRCVICTLR</a>
          </td>
          <td>ViewInst Main Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcviiectlr.html">TRCVIIECTLR</a>
          </td>
          <td>ViewInst Include/Exclude Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcvipcssctlr.html">TRCVIPCSSCTLR</a>
          </td>
          <td>ViewInst Start/Stop PE Comparator Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcvissctlr.html">TRCVISSCTLR</a>
          </td>
          <td>ViewInst Start/Stop Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcvmidcctlr0.html">TRCVMIDCCTLR0</a>
          </td>
          <td>Virtual Context Identifier Comparator Control Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcvmidcctlr1.html">TRCVMIDCCTLR1</a>
          </td>
          <td>Virtual Context Identifier Comparator Control Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcvmidcvrn.html">TRCVMIDCVR&lt;n&gt;</a>
          </td>
          <td>Virtual Context Identifier Comparator Value Register &lt;n&gt;</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Tracemanagement">
		        In the Trace management functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcauthstatus.html">TRCAUTHSTATUS</a>
          </td>
          <td>Authentication Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcdevarch.html">TRCDEVARCH</a>
          </td>
          <td>Device Architecture Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcdevid.html">TRCDEVID</a>
          </td>
          <td>Device Configuration Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trcoslsr.html">TRCOSLSR</a>
          </td>
          <td>Trace OS Lock Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcauthstatus.html">TRCAUTHSTATUS</a>
          </td>
          <td>Authentication Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trccidr0.html">TRCCIDR0</a>
          </td>
          <td>Component Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trccidr1.html">TRCCIDR1</a>
          </td>
          <td>Component Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trccidr2.html">TRCCIDR2</a>
          </td>
          <td>Component Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trccidr3.html">TRCCIDR3</a>
          </td>
          <td>Component Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcdevaff.html">TRCDEVAFF</a>
          </td>
          <td>Device Affinity Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcdevarch.html">TRCDEVARCH</a>
          </td>
          <td>Device Architecture Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcdevid.html">TRCDEVID</a>
          </td>
          <td>Device Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcdevid1.html">TRCDEVID1</a>
          </td>
          <td>Device Configuration Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcdevid2.html">TRCDEVID2</a>
          </td>
          <td>Device Configuration Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcdevtype.html">TRCDEVTYPE</a>
          </td>
          <td>Device Type Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcitctrl.html">TRCITCTRL</a>
          </td>
          <td>Integration Mode Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trclar.html">TRCLAR</a>
          </td>
          <td>Lock Access Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trclsr.html">TRCLSR</a>
          </td>
          <td>Lock Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcoslsr.html">TRCOSLSR</a>
          </td>
          <td>Trace OS Lock Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcpdcr.html">TRCPDCR</a>
          </td>
          <td>PowerDown Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcpdsr.html">TRCPDSR</a>
          </td>
          <td>PowerDown Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcpidr0.html">TRCPIDR0</a>
          </td>
          <td>Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcpidr1.html">TRCPIDR1</a>
          </td>
          <td>Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcpidr2.html">TRCPIDR2</a>
          </td>
          <td>Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcpidr3.html">TRCPIDR3</a>
          </td>
          <td>Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcpidr4.html">TRCPIDR4</a>
          </td>
          <td>Peripheral Identification Register 4</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcpidr5.html">TRCPIDR5</a>
          </td>
          <td>Peripheral Identification Register 5</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcpidr6.html">TRCPIDR6</a>
          </td>
          <td>Peripheral Identification Register 6</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trcpidr7.html">TRCPIDR7</a>
          </td>
          <td>Peripheral Identification Register 7</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="TRBE">
		        In the TRBE functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trbbaser_el1.html">TRBBASER_EL1</a>
          </td>
          <td>Trace Buffer Base Address Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trbidr_el1.html">TRBIDR_EL1</a>
          </td>
          <td>Trace Buffer ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trblimitr_el1.html">TRBLIMITR_EL1</a>
          </td>
          <td>Trace Buffer Limit Address Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trbmar_el1.html">TRBMAR_EL1</a>
          </td>
          <td>Trace Buffer Memory Attribute Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trbmpam_el1.html">TRBMPAM_EL1</a>
          </td>
          <td>Trace Buffer MPAM Configuration Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trbptr_el1.html">TRBPTR_EL1</a>
          </td>
          <td>Trace Buffer Write Pointer Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trbsr_el1.html">TRBSR_EL1</a>
          </td>
          <td>Trace Buffer Status/syndrome Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-trbtrg_el1.html">TRBTRG_EL1</a>
          </td>
          <td>Trace Buffer Trigger Counter Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbauthstatus.html">TRBAUTHSTATUS</a>
          </td>
          <td>Authentication Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbbaser_el1.html">TRBBASER_EL1</a>
          </td>
          <td>Trace Buffer Base Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbcidr0.html">TRBCIDR0</a>
          </td>
          <td>Component Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbcidr1.html">TRBCIDR1</a>
          </td>
          <td>Component Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbcidr2.html">TRBCIDR2</a>
          </td>
          <td>Component Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbcidr3.html">TRBCIDR3</a>
          </td>
          <td>Component Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbcr.html">TRBCR</a>
          </td>
          <td>Trace Buffer Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbdevaff.html">TRBDEVAFF</a>
          </td>
          <td>Device Affinity Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbdevarch.html">TRBDEVARCH</a>
          </td>
          <td>Trace Buffer Device Architecture Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbdevid.html">TRBDEVID</a>
          </td>
          <td>Device Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbdevid1.html">TRBDEVID1</a>
          </td>
          <td>Device Configuration Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbdevid2.html">TRBDEVID2</a>
          </td>
          <td>Device Configuration Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbdevtype.html">TRBDEVTYPE</a>
          </td>
          <td>Device Type Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbidr_el1.html">TRBIDR_EL1</a>
          </td>
          <td>Trace Buffer ID Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbitctrl.html">TRBITCTRL</a>
          </td>
          <td>Integration Mode Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trblar.html">TRBLAR</a>
          </td>
          <td>Lock Access Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a>
          </td>
          <td>Trace Buffer Limit Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trblsr.html">TRBLSR</a>
          </td>
          <td>Lock Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbmar_el1.html">TRBMAR_EL1</a>
          </td>
          <td>Trace Buffer Memory Attribute Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbmpam_el1.html">TRBMPAM_EL1</a>
          </td>
          <td>Trace Buffer MPAM Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbpidr0.html">TRBPIDR0</a>
          </td>
          <td>Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbpidr1.html">TRBPIDR1</a>
          </td>
          <td>Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbpidr2.html">TRBPIDR2</a>
          </td>
          <td>Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbpidr3.html">TRBPIDR3</a>
          </td>
          <td>Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbpidr4.html">TRBPIDR4</a>
          </td>
          <td>Peripheral Identification Register 4</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbpidr5.html">TRBPIDR5</a>
          </td>
          <td>Peripheral Identification Register 5</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbpidr6.html">TRBPIDR6</a>
          </td>
          <td>Peripheral Identification Register 6</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbpidr7.html">TRBPIDR7</a>
          </td>
          <td>Peripheral Identification Register 7</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbptr_el1.html">TRBPTR_EL1</a>
          </td>
          <td>Trace Buffer Write Pointer Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbsr_el1.html">TRBSR_EL1</a>
          </td>
          <td>Trace Buffer Status/syndrome Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-trbtrg_el1.html">TRBTRG_EL1</a>
          </td>
          <td>Trace Buffer Trigger Counter Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="GIC">
		        In the GIC functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_ap0rn.html">ICC_AP0R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_asgi1r.html">ICC_ASGI1R</a>
          </td>
          <td>Interrupt Controller Alias Software Generated Interrupt Group 1 Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_bpr0.html">ICC_BPR0</a>
          </td>
          <td>Interrupt Controller Binary Point Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_bpr1.html">ICC_BPR1</a>
          </td>
          <td>Interrupt Controller Binary Point Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>
          </td>
          <td>Interrupt Controller Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_dir.html">ICC_DIR</a>
          </td>
          <td>Interrupt Controller Deactivate Interrupt Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_eoir0.html">ICC_EOIR0</a>
          </td>
          <td>Interrupt Controller End Of Interrupt Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_eoir1.html">ICC_EOIR1</a>
          </td>
          <td>Interrupt Controller End Of Interrupt Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_hppir0.html">ICC_HPPIR0</a>
          </td>
          <td>Interrupt Controller Highest Priority Pending Interrupt Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_hppir1.html">ICC_HPPIR1</a>
          </td>
          <td>Interrupt Controller Highest Priority Pending Interrupt Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_hsre.html">ICC_HSRE</a>
          </td>
          <td>Interrupt Controller Hyp System Register Enable register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_iar0.html">ICC_IAR0</a>
          </td>
          <td>Interrupt Controller Interrupt Acknowledge Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_iar1.html">ICC_IAR1</a>
          </td>
          <td>Interrupt Controller Interrupt Acknowledge Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_igrpen0.html">ICC_IGRPEN0</a>
          </td>
          <td>Interrupt Controller Interrupt Group 0 Enable register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_igrpen1.html">ICC_IGRPEN1</a>
          </td>
          <td>Interrupt Controller Interrupt Group 1 Enable register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_mctlr.html">ICC_MCTLR</a>
          </td>
          <td>Interrupt Controller Monitor Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_mgrpen1.html">ICC_MGRPEN1</a>
          </td>
          <td>Interrupt Controller Monitor Interrupt Group 1 Enable register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_msre.html">ICC_MSRE</a>
          </td>
          <td>Interrupt Controller Monitor System Register Enable register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_pmr.html">ICC_PMR</a>
          </td>
          <td>Interrupt Controller Interrupt Priority Mask Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_rpr.html">ICC_RPR</a>
          </td>
          <td>Interrupt Controller Running Priority Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_sgi0r.html">ICC_SGI0R</a>
          </td>
          <td>Interrupt Controller Software Generated Interrupt Group 0 Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_sgi1r.html">ICC_SGI1R</a>
          </td>
          <td>Interrupt Controller Software Generated Interrupt Group 1 Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icc_sre.html">ICC_SRE</a>
          </td>
          <td>Interrupt Controller System Register Enable register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_ap1rn.html">ICH_AP1R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_eisr.html">ICH_EISR</a>
          </td>
          <td>Interrupt Controller End of Interrupt Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_elrsr.html">ICH_ELRSR</a>
          </td>
          <td>Interrupt Controller Empty List Register Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_hcr.html">ICH_HCR</a>
          </td>
          <td>Interrupt Controller Hyp Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_lrn.html">ICH_LR&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller List Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_lrcn.html">ICH_LRC&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller List Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_misr.html">ICH_MISR</a>
          </td>
          <td>Interrupt Controller Maintenance Interrupt State Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>
          </td>
          <td>Interrupt Controller Virtual Machine Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-ich_vtr.html">ICH_VTR</a>
          </td>
          <td>Interrupt Controller VGIC Type Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_ap0rn.html">ICV_AP0R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Virtual Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_ap1rn.html">ICV_AP1R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Virtual Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_bpr0.html">ICV_BPR0</a>
          </td>
          <td>Interrupt Controller Virtual Binary Point Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_bpr1.html">ICV_BPR1</a>
          </td>
          <td>Interrupt Controller Virtual Binary Point Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>
          </td>
          <td>Interrupt Controller Virtual Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_dir.html">ICV_DIR</a>
          </td>
          <td>Interrupt Controller Deactivate Virtual Interrupt Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_eoir0.html">ICV_EOIR0</a>
          </td>
          <td>Interrupt Controller Virtual End Of Interrupt Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_eoir1.html">ICV_EOIR1</a>
          </td>
          <td>Interrupt Controller Virtual End Of Interrupt Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_hppir0.html">ICV_HPPIR0</a>
          </td>
          <td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_hppir1.html">ICV_HPPIR1</a>
          </td>
          <td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_iar0.html">ICV_IAR0</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Acknowledge Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_iar1.html">ICV_IAR1</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Acknowledge Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_igrpen0.html">ICV_IGRPEN0</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Group 0 Enable register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_igrpen1.html">ICV_IGRPEN1</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Group 1 Enable register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_pmr.html">ICV_PMR</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Priority Mask Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-icv_rpr.html">ICV_RPR</a>
          </td>
          <td>Interrupt Controller Virtual Running Priority Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_ap0rn_el1.html">ICC_AP0R&lt;n&gt;_EL1</a>
          </td>
          <td>Interrupt Controller Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_ap1rn_el1.html">ICC_AP1R&lt;n&gt;_EL1</a>
          </td>
          <td>Interrupt Controller Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_asgi1r_el1.html">ICC_ASGI1R_EL1</a>
          </td>
          <td>Interrupt Controller Alias Software Generated Interrupt Group 1 Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a>
          </td>
          <td>Interrupt Controller Binary Point Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_bpr1_el1.html">ICC_BPR1_EL1</a>
          </td>
          <td>Interrupt Controller Binary Point Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a>
          </td>
          <td>Interrupt Controller Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_ctlr_el3.html">ICC_CTLR_EL3</a>
          </td>
          <td>Interrupt Controller Control Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a>
          </td>
          <td>Interrupt Controller Deactivate Interrupt Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_eoir0_el1.html">ICC_EOIR0_EL1</a>
          </td>
          <td>Interrupt Controller End Of Interrupt Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_eoir1_el1.html">ICC_EOIR1_EL1</a>
          </td>
          <td>Interrupt Controller End Of Interrupt Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_hppir0_el1.html">ICC_HPPIR0_EL1</a>
          </td>
          <td>Interrupt Controller Highest Priority Pending Interrupt Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_hppir1_el1.html">ICC_HPPIR1_EL1</a>
          </td>
          <td>Interrupt Controller Highest Priority Pending Interrupt Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_iar0_el1.html">ICC_IAR0_EL1</a>
          </td>
          <td>Interrupt Controller Interrupt Acknowledge Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_iar1_el1.html">ICC_IAR1_EL1</a>
          </td>
          <td>Interrupt Controller Interrupt Acknowledge Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_igrpen0_el1.html">ICC_IGRPEN0_EL1</a>
          </td>
          <td>Interrupt Controller Interrupt Group 0 Enable register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_igrpen1_el1.html">ICC_IGRPEN1_EL1</a>
          </td>
          <td>Interrupt Controller Interrupt Group 1 Enable register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_igrpen1_el3.html">ICC_IGRPEN1_EL3</a>
          </td>
          <td>Interrupt Controller Interrupt Group 1 Enable register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_nmiar1_el1.html">ICC_NMIAR1_EL1</a>
          </td>
          <td>Interrupt Controller Non-maskable Interrupt Acknowledge Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_pmr_el1.html">ICC_PMR_EL1</a>
          </td>
          <td>Interrupt Controller Interrupt Priority Mask Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_rpr_el1.html">ICC_RPR_EL1</a>
          </td>
          <td>Interrupt Controller Running Priority Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_sgi0r_el1.html">ICC_SGI0R_EL1</a>
          </td>
          <td>Interrupt Controller Software Generated Interrupt Group 0 Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_sgi1r_el1.html">ICC_SGI1R_EL1</a>
          </td>
          <td>Interrupt Controller Software Generated Interrupt Group 1 Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>
          </td>
          <td>Interrupt Controller System Register Enable Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>
          </td>
          <td>Interrupt Controller System Register Enable Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>
          </td>
          <td>Interrupt Controller System Register Enable Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_ap0rn_el2.html">ICH_AP0R&lt;n&gt;_EL2</a>
          </td>
          <td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n&gt;_EL2</a>
          </td>
          <td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_eisr_el2.html">ICH_EISR_EL2</a>
          </td>
          <td>Interrupt Controller End of Interrupt Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_elrsr_el2.html">ICH_ELRSR_EL2</a>
          </td>
          <td>Interrupt Controller Empty List Register Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>
          </td>
          <td>Interrupt Controller Hyp Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_lrn_el2.html">ICH_LR&lt;n&gt;_EL2</a>
          </td>
          <td>Interrupt Controller List Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_misr_el2.html">ICH_MISR_EL2</a>
          </td>
          <td>Interrupt Controller Maintenance Interrupt State Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>
          </td>
          <td>Interrupt Controller Virtual Machine Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2</a>
          </td>
          <td>Interrupt Controller VGIC Type Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_ap0rn_el1.html">ICV_AP0R&lt;n&gt;_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_ap1rn_el1.html">ICV_AP1R&lt;n&gt;_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_bpr0_el1.html">ICV_BPR0_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Binary Point Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_bpr1_el1.html">ICV_BPR1_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Binary Point Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_ctlr_el1.html">ICV_CTLR_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_dir_el1.html">ICV_DIR_EL1</a>
          </td>
          <td>Interrupt Controller Deactivate Virtual Interrupt Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_eoir0_el1.html">ICV_EOIR0_EL1</a>
          </td>
          <td>Interrupt Controller Virtual End Of Interrupt Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_eoir1_el1.html">ICV_EOIR1_EL1</a>
          </td>
          <td>Interrupt Controller Virtual End Of Interrupt Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_hppir0_el1.html">ICV_HPPIR0_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_hppir1_el1.html">ICV_HPPIR1_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_iar0_el1.html">ICV_IAR0_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Acknowledge Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_iar1_el1.html">ICV_IAR1_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Acknowledge Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_igrpen0_el1.html">ICV_IGRPEN0_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Group 0 Enable register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_igrpen1_el1.html">ICV_IGRPEN1_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Group 1 Enable register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_nmiar1_el1.html">ICV_NMIAR1_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Non-maskable Interrupt Acknowledge Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_pmr_el1.html">ICV_PMR_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Priority Mask Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-icv_rpr_el1.html">ICV_RPR_EL1</a>
          </td>
          <td>Interrupt Controller Virtual Running Priority Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="GICD">
		        In the GICD functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a>
          </td>
          <td>Clear Non-secure SPI Pending Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_clrspi_sr.html">GICD_CLRSPI_SR</a>
          </td>
          <td>Clear Secure SPI Pending Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_cpendsgirn.html">GICD_CPENDSGIR&lt;n&gt;</a>
          </td>
          <td>SGI Clear-Pending Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_ctlr.html">GICD_CTLR</a>
          </td>
          <td>Distributor Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_icactivern.html">GICD_ICACTIVER&lt;n&gt;</a>
          </td>
          <td>Interrupt Clear-Active Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_icactiverne.html">GICD_ICACTIVER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Active Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_icenablern.html">GICD_ICENABLER&lt;n&gt;</a>
          </td>
          <td>Interrupt Clear-Enable Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_icenablerne.html">GICD_ICENABLER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Enable Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_icfgrn.html">GICD_ICFGR&lt;n&gt;</a>
          </td>
          <td>Interrupt Configuration Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_icfgrne.html">GICD_ICFGR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Configuration Registers (Extended SPI Range)</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_icpendrn.html">GICD_ICPENDR&lt;n&gt;</a>
          </td>
          <td>Interrupt Clear-Pending Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_icpendrne.html">GICD_ICPENDR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Pending Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_igrouprn.html">GICD_IGROUPR&lt;n&gt;</a>
          </td>
          <td>Interrupt Group Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_igrouprne.html">GICD_IGROUPR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Group Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_igrpmodrn.html">GICD_IGRPMODR&lt;n&gt;</a>
          </td>
          <td>Interrupt Group Modifier Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_igrpmodrne.html">GICD_IGRPMODR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Group Modifier Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_iidr.html">GICD_IIDR</a>
          </td>
          <td>Distributor Implementer Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_inmirn.html">GICD_INMIR&lt;n&gt;</a>
          </td>
          <td>Non-maskable Interrupt Registers, x = 0 to 31</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_inmirne.html">GICD_INMIR&lt;n&gt;E</a>
          </td>
          <td>Non-maskable Interrupt Registers for Extended SPIs, x = 0 to 31</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_ipriorityrn.html">GICD_IPRIORITYR&lt;n&gt;</a>
          </td>
          <td>Interrupt Priority Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_ipriorityrne.html">GICD_IPRIORITYR&lt;n&gt;E</a>
          </td>
          <td>Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_iroutern.html">GICD_IROUTER&lt;n&gt;</a>
          </td>
          <td>Interrupt Routing Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_irouterne.html">GICD_IROUTER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Routing Registers (Extended SPI Range)</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_isactivern.html">GICD_ISACTIVER&lt;n&gt;</a>
          </td>
          <td>Interrupt Set-Active Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_isactiverne.html">GICD_ISACTIVER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Active Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_isenablern.html">GICD_ISENABLER&lt;n&gt;</a>
          </td>
          <td>Interrupt Set-Enable Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_isenablerne.html">GICD_ISENABLER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Enable Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_ispendrn.html">GICD_ISPENDR&lt;n&gt;</a>
          </td>
          <td>Interrupt Set-Pending Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_ispendrne.html">GICD_ISPENDR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Pending Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_itargetsrn.html">GICD_ITARGETSR&lt;n&gt;</a>
          </td>
          <td>Interrupt Processor Targets Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_nsacrn.html">GICD_NSACR&lt;n&gt;</a>
          </td>
          <td>Non-secure Access Control Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_nsacrne.html">GICD_NSACR&lt;n&gt;E</a>
          </td>
          <td>Non-secure Access Control Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_setspi_nsr.html">GICD_SETSPI_NSR</a>
          </td>
          <td>Set Non-secure SPI Pending Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_setspi_sr.html">GICD_SETSPI_SR</a>
          </td>
          <td>Set Secure SPI Pending Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_sgir.html">GICD_SGIR</a>
          </td>
          <td>Software Generated Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_spendsgirn.html">GICD_SPENDSGIR&lt;n&gt;</a>
          </td>
          <td>SGI Set-Pending Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_statusr.html">GICD_STATUSR</a>
          </td>
          <td>Error Reporting Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_typer.html">GICD_TYPER</a>
          </td>
          <td>Interrupt Controller Type Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicd_typer2.html">GICD_TYPER2</a>
          </td>
          <td>Interrupt Controller Type Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicm_clrspi_nsr.html">GICM_CLRSPI_NSR</a>
          </td>
          <td>Clear Non-secure SPI Pending Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicm_clrspi_sr.html">GICM_CLRSPI_SR</a>
          </td>
          <td>Clear Secure SPI Pending Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicm_iidr.html">GICM_IIDR</a>
          </td>
          <td>Distributor Implementer Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicm_setspi_nsr.html">GICM_SETSPI_NSR</a>
          </td>
          <td>Set Non-secure SPI Pending Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicm_setspi_sr.html">GICM_SETSPI_SR</a>
          </td>
          <td>Set Secure SPI Pending Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicm_typer.html">GICM_TYPER</a>
          </td>
          <td>Distributor MSI Type Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="GICR">
		        In the GICR functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_clrlpir.html">GICR_CLRLPIR</a>
          </td>
          <td>Clear LPI Pending Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_ctlr.html">GICR_CTLR</a>
          </td>
          <td>Redistributor Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_icactiver0.html">GICR_ICACTIVER0</a>
          </td>
          <td>Interrupt Clear-Active Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_icactiverne.html">GICR_ICACTIVER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Active Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_icenabler0.html">GICR_ICENABLER0</a>
          </td>
          <td>Interrupt Clear-Enable Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_icenablerne.html">GICR_ICENABLER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Enable Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_icfgr0.html">GICR_ICFGR0</a>
          </td>
          <td>Interrupt Configuration Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_icfgr1.html">GICR_ICFGR1</a>
          </td>
          <td>Interrupt Configuration Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_icfgrne.html">GICR_ICFGR&lt;n&gt;E</a>
          </td>
          <td>Interrupt configuration registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_icpendr0.html">GICR_ICPENDR0</a>
          </td>
          <td>Interrupt Clear-Pending Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_icpendrne.html">GICR_ICPENDR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Pending Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_igroupr0.html">GICR_IGROUPR0</a>
          </td>
          <td>Interrupt Group Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_igrouprne.html">GICR_IGROUPR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Group Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_igrpmodr0.html">GICR_IGRPMODR0</a>
          </td>
          <td>Interrupt Group Modifier Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_igrpmodrne.html">GICR_IGRPMODR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Group Modifier Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_iidr.html">GICR_IIDR</a>
          </td>
          <td>Redistributor Implementer Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_inmir0.html">GICR_INMIR0</a>
          </td>
          <td>Non-maskable Interrupt Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_inmirne.html">GICR_INMIR&lt;n&gt;E</a>
          </td>
          <td>Non-maskable Interrupt Registers for Extended PPIs, x = 1 to 2.</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_invallr.html">GICR_INVALLR</a>
          </td>
          <td>Redistributor Invalidate All Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_invlpir.html">GICR_INVLPIR</a>
          </td>
          <td>Redistributor Invalidate LPI Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_ipriorityrn.html">GICR_IPRIORITYR&lt;n&gt;</a>
          </td>
          <td>Interrupt Priority Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_ipriorityrne.html">GICR_IPRIORITYR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Priority Registers (extended PPI range)</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_isactiver0.html">GICR_ISACTIVER0</a>
          </td>
          <td>Interrupt Set-Active Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_isactiverne.html">GICR_ISACTIVER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Active Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_isenabler0.html">GICR_ISENABLER0</a>
          </td>
          <td>Interrupt Set-Enable Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_isenablerne.html">GICR_ISENABLER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Enable Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_ispendr0.html">GICR_ISPENDR0</a>
          </td>
          <td>Interrupt Set-Pending Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_ispendrne.html">GICR_ISPENDR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Pending Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_mpamidr.html">GICR_MPAMIDR</a>
          </td>
          <td>Report maximum PARTID and PMG Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_nsacr.html">GICR_NSACR</a>
          </td>
          <td>Non-secure Access Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_partidr.html">GICR_PARTIDR</a>
          </td>
          <td>Set PARTID and PMG Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_pendbaser.html">GICR_PENDBASER</a>
          </td>
          <td>Redistributor LPI Pending Table Base Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_propbaser.html">GICR_PROPBASER</a>
          </td>
          <td>Redistributor Properties Base Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_setlpir.html">GICR_SETLPIR</a>
          </td>
          <td>Set LPI Pending Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_statusr.html">GICR_STATUSR</a>
          </td>
          <td>Error Reporting Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_syncr.html">GICR_SYNCR</a>
          </td>
          <td>Redistributor Synchronize Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_typer.html">GICR_TYPER</a>
          </td>
          <td>Redistributor Type Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_vpendbaser.html">GICR_VPENDBASER</a>
          </td>
          <td>Virtual Redistributor LPI Pending Table Base Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_vpropbaser.html">GICR_VPROPBASER</a>
          </td>
          <td>Virtual Redistributor Properties Base Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_vsgipendr.html">GICR_VSGIPENDR</a>
          </td>
          <td>Redistributor virtual SGI pending state register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_vsgir.html">GICR_VSGIR</a>
          </td>
          <td>Redistributor virtual SGI pending state request register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicr_waker.html">GICR_WAKER</a>
          </td>
          <td>Redistributor Wake Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="GICC">
		        In the GICC functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_abpr.html">GICC_ABPR</a>
          </td>
          <td>CPU Interface Aliased Binary Point Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_aeoir.html">GICC_AEOIR</a>
          </td>
          <td>CPU Interface Aliased End Of Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_ahppir.html">GICC_AHPPIR</a>
          </td>
          <td>CPU Interface Aliased Highest Priority Pending Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_aiar.html">GICC_AIAR</a>
          </td>
          <td>CPU Interface Aliased Interrupt Acknowledge Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_aprn.html">GICC_APR&lt;n&gt;</a>
          </td>
          <td>CPU Interface Active Priorities Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_bpr.html">GICC_BPR</a>
          </td>
          <td>CPU Interface Binary Point Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_ctlr.html">GICC_CTLR</a>
          </td>
          <td>CPU Interface Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_dir.html">GICC_DIR</a>
          </td>
          <td>CPU Interface Deactivate Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_eoir.html">GICC_EOIR</a>
          </td>
          <td>CPU Interface End Of Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_hppir.html">GICC_HPPIR</a>
          </td>
          <td>CPU Interface Highest Priority Pending Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_iar.html">GICC_IAR</a>
          </td>
          <td>CPU Interface Interrupt Acknowledge Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_iidr.html">GICC_IIDR</a>
          </td>
          <td>CPU Interface Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_nsaprn.html">GICC_NSAPR&lt;n&gt;</a>
          </td>
          <td>CPU Interface Non-secure Active Priorities Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_pmr.html">GICC_PMR</a>
          </td>
          <td>CPU Interface Priority Mask Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_rpr.html">GICC_RPR</a>
          </td>
          <td>CPU Interface Running Priority Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicc_statusr.html">GICC_STATUSR</a>
          </td>
          <td>CPU Interface Status Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="GICV">
		        In the GICV functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_abpr.html">GICV_ABPR</a>
          </td>
          <td>Virtual Machine Aliased Binary Point Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_aeoir.html">GICV_AEOIR</a>
          </td>
          <td>Virtual Machine Aliased End Of Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_ahppir.html">GICV_AHPPIR</a>
          </td>
          <td>Virtual Machine Aliased Highest Priority Pending Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_aiar.html">GICV_AIAR</a>
          </td>
          <td>Virtual Machine Aliased Interrupt Acknowledge Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_aprn.html">GICV_APR&lt;n&gt;</a>
          </td>
          <td>Virtual Machine Active Priorities Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_bpr.html">GICV_BPR</a>
          </td>
          <td>Virtual Machine Binary Point Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_ctlr.html">GICV_CTLR</a>
          </td>
          <td>Virtual Machine Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_dir.html">GICV_DIR</a>
          </td>
          <td>Virtual Machine Deactivate Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_eoir.html">GICV_EOIR</a>
          </td>
          <td>Virtual Machine End Of Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_hppir.html">GICV_HPPIR</a>
          </td>
          <td>Virtual Machine Highest Priority Pending Interrupt Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_iar.html">GICV_IAR</a>
          </td>
          <td>Virtual Machine Interrupt Acknowledge Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_iidr.html">GICV_IIDR</a>
          </td>
          <td>Virtual Machine CPU Interface Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_pmr.html">GICV_PMR</a>
          </td>
          <td>Virtual Machine Priority Mask Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_rpr.html">GICV_RPR</a>
          </td>
          <td>Virtual Machine Running Priority Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gicv_statusr.html">GICV_STATUSR</a>
          </td>
          <td>Virtual Machine Error Reporting Status Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="GICH">
		        In the GICH functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gich_aprn.html">GICH_APR&lt;n&gt;</a>
          </td>
          <td>Active Priorities Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gich_eisr.html">GICH_EISR</a>
          </td>
          <td>End Interrupt Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gich_elrsr.html">GICH_ELRSR</a>
          </td>
          <td>Empty List Register Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gich_hcr.html">GICH_HCR</a>
          </td>
          <td>Hypervisor Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gich_lrn.html">GICH_LR&lt;n&gt;</a>
          </td>
          <td>List Registers</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gich_misr.html">GICH_MISR</a>
          </td>
          <td>Maintenance Interrupt Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gich_vmcr.html">GICH_VMCR</a>
          </td>
          <td>Virtual Machine Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gich_vtr.html">GICH_VTR</a>
          </td>
          <td>Virtual Type Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="GITS">
		        In the GITS functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_basern.html">GITS_BASER&lt;n&gt;</a>
          </td>
          <td>ITS Translation Table Descriptors</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_cbaser.html">GITS_CBASER</a>
          </td>
          <td>ITS Command Queue Descriptor</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_creadr.html">GITS_CREADR</a>
          </td>
          <td>ITS Read Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_ctlr.html">GITS_CTLR</a>
          </td>
          <td>ITS Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_cwriter.html">GITS_CWRITER</a>
          </td>
          <td>ITS Write Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_iidr.html">GITS_IIDR</a>
          </td>
          <td>ITS Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_mpamidr.html">GITS_MPAMIDR</a>
          </td>
          <td>Report maximum PARTID and PMG Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_mpidr.html">GITS_MPIDR</a>
          </td>
          <td>Report ITS's affinity.</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_partidr.html">GITS_PARTIDR</a>
          </td>
          <td>Set PARTID and PMG Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_sgir.html">GITS_SGIR</a>
          </td>
          <td>ITS SGI Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_statusr.html">GITS_STATUSR</a>
          </td>
          <td>ITS Error Reporting Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_translater.html">GITS_TRANSLATER</a>
          </td>
          <td>ITS Translation Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_typer.html">GITS_TYPER</a>
          </td>
          <td>ITS Type Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_umsir.html">GITS_UMSIR</a>
          </td>
          <td>ITS Unmapped MSI register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="BRBE">
		        In the BRBE functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbcr_el1.html">BRBCR_EL1</a>
          </td>
          <td>Branch Record Buffer Control Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbcr_el2.html">BRBCR_EL2</a>
          </td>
          <td>Branch Record Buffer Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbfcr_el1.html">BRBFCR_EL1</a>
          </td>
          <td>Branch Record Buffer Function Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbidr0_el1.html">BRBIDR0_EL1</a>
          </td>
          <td>Branch Record Buffer ID0 Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbinfn_el1.html">BRBINF&lt;n&gt;_EL1</a>
          </td>
          <td>Branch Record Buffer Information Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbinfinj_el1.html">BRBINFINJ_EL1</a>
          </td>
          <td>Branch Record Buffer Information Injection Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbsrcn_el1.html">BRBSRC&lt;n&gt;_EL1</a>
          </td>
          <td>Branch Record Buffer Source Address Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbsrcinj_el1.html">BRBSRCINJ_EL1</a>
          </td>
          <td>Branch Record Buffer Source Address Injection Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbtgtn_el1.html">BRBTGT&lt;n&gt;_EL1</a>
          </td>
          <td>Branch Record Buffer Target Address Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbtgtinj_el1.html">BRBTGTINJ_EL1</a>
          </td>
          <td>Branch Record Buffer Target Address Injection Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-brbts_el1.html">BRBTS_EL1</a>
          </td>
          <td>Branch Record Buffer Timestamp Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="RAS">
		        In the RAS functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-disr.html">DISR</a>
          </td>
          <td>Deferred Interrupt Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erridr.html">ERRIDR</a>
          </td>
          <td>Error Record ID Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-errselr.html">ERRSELR</a>
          </td>
          <td>Error Record Select Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxaddr.html">ERXADDR</a>
          </td>
          <td>Selected Error Record Address Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxaddr2.html">ERXADDR2</a>
          </td>
          <td>Selected Error Record Address Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxctlr.html">ERXCTLR</a>
          </td>
          <td>Selected Error Record Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxctlr2.html">ERXCTLR2</a>
          </td>
          <td>Selected Error Record Control Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxfr.html">ERXFR</a>
          </td>
          <td>Selected Error Record Feature Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxfr2.html">ERXFR2</a>
          </td>
          <td>Selected Error Record Feature Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxmisc0.html">ERXMISC0</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxmisc1.html">ERXMISC1</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxmisc2.html">ERXMISC2</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 2</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxmisc3.html">ERXMISC3</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 3</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxmisc4.html">ERXMISC4</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 4</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxmisc5.html">ERXMISC5</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 5</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxmisc6.html">ERXMISC6</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 6</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxmisc7.html">ERXMISC7</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 7</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-erxstatus.html">ERXSTATUS</a>
          </td>
          <td>Selected Error Record Primary Status Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-vdfsr.html">VDFSR</a>
          </td>
          <td>Virtual SError Exception Syndrome Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-vdisr.html">VDISR</a>
          </td>
          <td>Virtual Deferred Interrupt Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-disr_el1.html">DISR_EL1</a>
          </td>
          <td>Deferred Interrupt Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>
          </td>
          <td>Error Record ID Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-errselr_el1.html">ERRSELR_EL1</a>
          </td>
          <td>Error Record Select Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxaddr_el1.html">ERXADDR_EL1</a>
          </td>
          <td>Selected Error Record Address Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxctlr_el1.html">ERXCTLR_EL1</a>
          </td>
          <td>Selected Error Record Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxfr_el1.html">ERXFR_EL1</a>
          </td>
          <td>Selected Error Record Feature Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxgsr_el1.html">ERXGSR_EL1</a>
          </td>
          <td>Selected Error Record Group Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxmisc0_el1.html">ERXMISC0_EL1</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxmisc1_el1.html">ERXMISC1_EL1</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxmisc2_el1.html">ERXMISC2_EL1</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxmisc3_el1.html">ERXMISC3_EL1</a>
          </td>
          <td>Selected Error Record Miscellaneous Register 3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxpfgcdn_el1.html">ERXPFGCDN_EL1</a>
          </td>
          <td>Selected Pseudo-fault Generation Countdown Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxpfgctl_el1.html">ERXPFGCTL_EL1</a>
          </td>
          <td>Selected Pseudo-fault Generation Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxpfgf_el1.html">ERXPFGF_EL1</a>
          </td>
          <td>Selected Pseudo-fault Generation Feature Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-erxstatus_el1.html">ERXSTATUS_EL1</a>
          </td>
          <td>Selected Error Record Primary Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mfar_el3.html">MFAR_EL3</a>
          </td>
          <td>Physical Fault Address Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vdisr_el2.html">VDISR_EL2</a>
          </td>
          <td>Virtual Deferred Interrupt Status Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-vsesr_el2.html">VSESR_EL2</a>
          </td>
          <td>Virtual SError Exception Syndrome Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnaddr.html">ERR&lt;n&gt;ADDR</a>
          </td>
          <td>Error Record &lt;n&gt; Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnctlr.html">ERR&lt;n&gt;CTLR</a>
          </td>
          <td>Error Record &lt;n&gt; Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnfr.html">ERR&lt;n&gt;FR</a>
          </td>
          <td>Error Record &lt;n&gt; Feature Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnmisc0.html">ERR&lt;n&gt;MISC0</a>
          </td>
          <td>Error Record &lt;n&gt; Miscellaneous Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnmisc1.html">ERR&lt;n&gt;MISC1</a>
          </td>
          <td>Error Record &lt;n&gt; Miscellaneous Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnmisc2.html">ERR&lt;n&gt;MISC2</a>
          </td>
          <td>Error Record &lt;n&gt; Miscellaneous Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnmisc3.html">ERR&lt;n&gt;MISC3</a>
          </td>
          <td>Error Record &lt;n&gt; Miscellaneous Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnpfgcdn.html">ERR&lt;n&gt;PFGCDN</a>
          </td>
          <td>Error Record &lt;n&gt; Pseudo-fault Generation Countdown Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnpfgctl.html">ERR&lt;n&gt;PFGCTL</a>
          </td>
          <td>Error Record &lt;n&gt; Pseudo-fault Generation Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnpfgf.html">ERR&lt;n&gt;PFGF</a>
          </td>
          <td>Error Record &lt;n&gt; Pseudo-fault Generation Feature Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>
          </td>
          <td>Error Record &lt;n&gt; Primary Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-erracr.html">ERRACR</a>
          </td>
          <td>Access Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errcidr0.html">ERRCIDR0</a>
          </td>
          <td>Component Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errcidr1.html">ERRCIDR1</a>
          </td>
          <td>Component Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errcidr2.html">ERRCIDR2</a>
          </td>
          <td>Component Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errcidr3.html">ERRCIDR3</a>
          </td>
          <td>Component Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errcricr0.html">ERRCRICR0</a>
          </td>
          <td>Critical Error Interrupt Configuration Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errcricr1.html">ERRCRICR1</a>
          </td>
          <td>Critical Error Interrupt Configuration Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errcricr2.html">ERRCRICR2</a>
          </td>
          <td>Critical Error Interrupt Configuration Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errdevaff.html">ERRDEVAFF</a>
          </td>
          <td>Device Affinity Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errdevarch.html">ERRDEVARCH</a>
          </td>
          <td>Device Architecture Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errdevid.html">ERRDEVID</a>
          </td>
          <td>Device Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errericr0.html">ERRERICR0</a>
          </td>
          <td>Error Recovery Interrupt Configuration Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errericr1.html">ERRERICR1</a>
          </td>
          <td>Error Recovery Interrupt Configuration Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errericr2.html">ERRERICR2</a>
          </td>
          <td>Error Recovery Interrupt Configuration Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errfhicr0.html">ERRFHICR0</a>
          </td>
          <td>Fault Handling Interrupt Configuration Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errfhicr1.html">ERRFHICR1</a>
          </td>
          <td>Fault Handling Interrupt Configuration Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errfhicr2.html">ERRFHICR2</a>
          </td>
          <td>Fault Handling Interrupt Configuration Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errgsr.html">ERRGSR</a>
          </td>
          <td>Error Group Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-erriidr.html">ERRIIDR</a>
          </td>
          <td>Implementation Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errimpdefn.html">ERRIMPDEF&lt;n&gt;</a>
          </td>
          <td>IMPLEMENTATION DEFINED Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errirqcrn.html">ERRIRQCR&lt;n&gt;</a>
          </td>
          <td>Generic Error Interrupt Configuration Register &lt;n&gt;</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errirqsr.html">ERRIRQSR</a>
          </td>
          <td>Error Interrupt Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errpidr0.html">ERRPIDR0</a>
          </td>
          <td>Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errpidr1.html">ERRPIDR1</a>
          </td>
          <td>Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errpidr2.html">ERRPIDR2</a>
          </td>
          <td>Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errpidr3.html">ERRPIDR3</a>
          </td>
          <td>Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-errpidr4.html">ERRPIDR4</a>
          </td>
          <td>Peripheral Identification Register 4</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="MPAM">
		        In the MPAM functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpam0_el1.html">MPAM0_EL1</a>
          </td>
          <td>MPAM0 Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpam1_el1.html">MPAM1_EL1</a>
          </td>
          <td>MPAM1 Register (EL1)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpam2_el2.html">MPAM2_EL2</a>
          </td>
          <td>MPAM2 Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpam3_el3.html">MPAM3_EL3</a>
          </td>
          <td>MPAM3 Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamhcr_el2.html">MPAMHCR_EL2</a>
          </td>
          <td>MPAM Hypervisor Control Register (EL2)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamsm_el1.html">MPAMSM_EL1</a>
          </td>
          <td>MPAM Streaming Mode Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamvpm0_el2.html">MPAMVPM0_EL2</a>
          </td>
          <td>MPAM Virtual PARTID Mapping Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamvpm1_el2.html">MPAMVPM1_EL2</a>
          </td>
          <td>MPAM Virtual PARTID Mapping Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamvpm2_el2.html">MPAMVPM2_EL2</a>
          </td>
          <td>MPAM Virtual PARTID Mapping Register 2</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamvpm3_el2.html">MPAMVPM3_EL2</a>
          </td>
          <td>MPAM Virtual PARTID Mapping Register 3</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamvpm4_el2.html">MPAMVPM4_EL2</a>
          </td>
          <td>MPAM Virtual PARTID Mapping Register 4</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamvpm5_el2.html">MPAMVPM5_EL2</a>
          </td>
          <td>MPAM Virtual PARTID Mapping Register 5</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamvpm6_el2.html">MPAMVPM6_EL2</a>
          </td>
          <td>MPAM Virtual PARTID Mapping Register 6</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamvpm7_el2.html">MPAMVPM7_EL2</a>
          </td>
          <td>MPAM Virtual PARTID Mapping Register 7</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-mpamvpmv_el2.html">MPAMVPMV_EL2</a>
          </td>
          <td>MPAM Virtual Partition Mapping Valid Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a>
          </td>
          <td>MPAM Cache Maximum Associativity Partition Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>
          </td>
          <td>MPAM Cache Maximum Capacity Partition Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a>
          </td>
          <td>MPAM Cache Minimum Capacity Partition Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n&gt;</a>
          </td>
          <td>MPAM Cache Portion Bitmap Partition Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a>
          </td>
          <td>MPAM Partition Configuration Disable Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_en.html">MPAMCFG_EN</a>
          </td>
          <td>MPAM Partition Configuration Enable Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a>
          </td>
          <td>MPAM Partition Configuration Enable Flags Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a>
          </td>
          <td>MPAM Internal PARTID Narrowing Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a>
          </td>
          <td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a>
          </td>
          <td>MPAM Memory Bandwidth Minimum Partition Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n&gt;</a>
          </td>
          <td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a>
          </td>
          <td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a>
          </td>
          <td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>
          </td>
          <td>MPAM Partition Configuration Selection Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>
          </td>
          <td>MPAM Priority Partition Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_aidr.html">MPAMF_AIDR</a>
          </td>
          <td>MPAM Architecture Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a>
          </td>
          <td>MPAM Features Cache Capacity Partitioning ID register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a>
          </td>
          <td>MPAM Features Cache Portion Partitioning ID register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a>
          </td>
          <td>MPAM Features Cache Storage Usage Monitoring ID register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_ecr.html">MPAMF_ECR</a>
          </td>
          <td>MPAM Error Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a>
          </td>
          <td>MPAM Error MSI High-part Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a>
          </td>
          <td>MPAM Error MSI Low-part Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a>
          </td>
          <td>MPAM Error MSI Write Attributes Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a>
          </td>
          <td>MPAM Error MSI Data Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a>
          </td>
          <td>MPAM Error MSI Write MPAM Information Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_esr.html">MPAMF_ESR</a>
          </td>
          <td>MPAM Error Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_idr.html">MPAMF_IDR</a>
          </td>
          <td>MPAM Features Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_iidr.html">MPAMF_IIDR</a>
          </td>
          <td>MPAM Implementation Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a>
          </td>
          <td>MPAM Implementation-Specific Partitioning Feature Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a>
          </td>
          <td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a>
          </td>
          <td>MPAM Memory Bandwidth Partitioning Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a>
          </td>
          <td>MPAM Resource Monitoring Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a>
          </td>
          <td>MPAM PARTID Narrowing ID register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>
          </td>
          <td>MPAM Priority Partitioning Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-mpamf_sidr.html">MPAMF_SIDR</a>
          </td>
          <td>MPAM Features Secure Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a>
          </td>
          <td>MPAM Capture Event Generation Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>
          </td>
          <td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>
          </td>
          <td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a>
          </td>
          <td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a>
          </td>
          <td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>
          </td>
          <td>MPAM Monitor Instance Selection Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_csu.html">MSMON_CSU</a>
          </td>
          <td>MPAM Cache Storage Usage Monitor Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a>
          </td>
          <td>MPAM Cache Storage Usage Monitor Capture Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a>
          </td>
          <td>MPAM CSU Monitor Overflow Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_mbwu.html">MSMON_MBWU</a>
          </td>
          <td>MPAM Memory Bandwidth Usage Monitor Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a>
          </td>
          <td>MPAM Memory Bandwidth Usage Monitor Capture Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a>
          </td>
          <td>MPAM Long Memory Bandwidth Usage Monitor Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a>
          </td>
          <td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a>
          </td>
          <td>MPAM MBWU Monitor Overflow Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a>
          </td>
          <td>MPAM Monitor Overflow MSI Write High-part Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a>
          </td>
          <td>MPAM Monitor Overflow MSI Low-part Address Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a>
          </td>
          <td>MPAM Monitor Overflow MSI Write Attributes Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a>
          </td>
          <td>MPAM Monitor Overflow MSI Write Data Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a>
          </td>
          <td>MPAM Monitor Overflow MSI Write MPAM Information Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a>
          </td>
          <td>MPAM Monitor Overflow Status Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Pointerauthentication">
		        In the Pointer authentication functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-apdakeyhi_el1.html">APDAKeyHi_EL1</a>
          </td>
          <td>Pointer Authentication Key A for Data (bits[127:64]) </td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-apdakeylo_el1.html">APDAKeyLo_EL1</a>
          </td>
          <td>Pointer Authentication Key A for Data (bits[63:0]) </td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-apdbkeyhi_el1.html">APDBKeyHi_EL1</a>
          </td>
          <td>Pointer Authentication Key B for Data (bits[127:64]) </td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-apdbkeylo_el1.html">APDBKeyLo_EL1</a>
          </td>
          <td>Pointer Authentication Key B for Data (bits[63:0]) </td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-apgakeyhi_el1.html">APGAKeyHi_EL1</a>
          </td>
          <td>Pointer Authentication Key A for Code (bits[127:64]) </td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-apgakeylo_el1.html">APGAKeyLo_EL1</a>
          </td>
          <td>Pointer Authentication Key A for Code (bits[63:0]) </td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-apiakeyhi_el1.html">APIAKeyHi_EL1</a>
          </td>
          <td>Pointer Authentication Key A for Instruction (bits[127:64]) </td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-apiakeylo_el1.html">APIAKeyLo_EL1</a>
          </td>
          <td>Pointer Authentication Key A for Instruction (bits[63:0]) </td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-apibkeyhi_el1.html">APIBKeyHi_EL1</a>
          </td>
          <td>Pointer Authentication Key B for Instruction (bits[127:64]) </td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-apibkeylo_el1.html">APIBKeyLo_EL1</a>
          </td>
          <td>Pointer Authentication Key B for Instruction (bits[63:0]) </td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="AMU">
		        In the AMU functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amcfgr.html">AMCFGR</a>
          </td>
          <td>Activity Monitors Configuration Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amcgcr.html">AMCGCR</a>
          </td>
          <td>Activity Monitors Counter Group Configuration Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amcntenclr0.html">AMCNTENCLR0</a>
          </td>
          <td>Activity Monitors Count Enable Clear Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amcntenclr1.html">AMCNTENCLR1</a>
          </td>
          <td>Activity Monitors Count Enable Clear Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amcntenset0.html">AMCNTENSET0</a>
          </td>
          <td>Activity Monitors Count Enable Set Register 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amcntenset1.html">AMCNTENSET1</a>
          </td>
          <td>Activity Monitors Count Enable Set Register 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amcr.html">AMCR</a>
          </td>
          <td>Activity Monitors Control Register</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;n&gt;</a>
          </td>
          <td>Activity Monitors Event Counter Registers 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a>
          </td>
          <td>Activity Monitors Event Counter Registers 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amevtyper0n.html">AMEVTYPER0&lt;n&gt;</a>
          </td>
          <td>Activity Monitors Event Type Registers 0</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;n&gt;</a>
          </td>
          <td>Activity Monitors Event Type Registers 1</td>
        </tr>
        <tr>
          <td>AArch32</td>
          <td>
            <a href="AArch32-amuserenr.html">AMUSERENR</a>
          </td>
          <td>Activity Monitors User Enable Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amcfgr_el0.html">AMCFGR_EL0</a>
          </td>
          <td>Activity Monitors Configuration Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amcg1idr_el0.html">AMCG1IDR_EL0</a>
          </td>
          <td>Activity Monitors Counter Group 1 Identification Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amcgcr_el0.html">AMCGCR_EL0</a>
          </td>
          <td>Activity Monitors Counter Group Configuration Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amcntenclr0_el0.html">AMCNTENCLR0_EL0</a>
          </td>
          <td>Activity Monitors Count Enable Clear Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amcntenclr1_el0.html">AMCNTENCLR1_EL0</a>
          </td>
          <td>Activity Monitors Count Enable Clear Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amcntenset0_el0.html">AMCNTENSET0_EL0</a>
          </td>
          <td>Activity Monitors Count Enable Set Register 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amcntenset1_el0.html">AMCNTENSET1_EL0</a>
          </td>
          <td>Activity Monitors Count Enable Set Register 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amcr_el0.html">AMCR_EL0</a>
          </td>
          <td>Activity Monitors Control Register</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amevcntr0n_el0.html">AMEVCNTR0&lt;n&gt;_EL0</a>
          </td>
          <td>Activity Monitors Event Counter Registers 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;n&gt;_EL0</a>
          </td>
          <td>Activity Monitors Event Counter Registers 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amevcntvoff0n_el2.html">AMEVCNTVOFF0&lt;n&gt;_EL2</a>
          </td>
          <td>Activity Monitors Event Counter Virtual Offset Registers 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amevcntvoff1n_el2.html">AMEVCNTVOFF1&lt;n&gt;_EL2</a>
          </td>
          <td>Activity Monitors Event Counter Virtual Offset Registers 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amevtyper0n_el0.html">AMEVTYPER0&lt;n&gt;_EL0</a>
          </td>
          <td>Activity Monitors Event Type Registers 0</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amevtyper1n_el0.html">AMEVTYPER1&lt;n&gt;_EL0</a>
          </td>
          <td>Activity Monitors Event Type Registers 1</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-amuserenr_el0.html">AMUSERENR_EL0</a>
          </td>
          <td>Activity Monitors User Enable Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcfgr.html">AMCFGR</a>
          </td>
          <td>Activity Monitors Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcgcr.html">AMCGCR</a>
          </td>
          <td>Activity Monitors Counter Group Configuration Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcidr0.html">AMCIDR0</a>
          </td>
          <td>Activity Monitors Component Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcidr1.html">AMCIDR1</a>
          </td>
          <td>Activity Monitors Component Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcidr2.html">AMCIDR2</a>
          </td>
          <td>Activity Monitors Component Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcidr3.html">AMCIDR3</a>
          </td>
          <td>Activity Monitors Component Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcntenclr0.html">AMCNTENCLR0</a>
          </td>
          <td>Activity Monitors Count Enable Clear Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcntenclr1.html">AMCNTENCLR1</a>
          </td>
          <td>Activity Monitors Count Enable Clear Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcntenset0.html">AMCNTENSET0</a>
          </td>
          <td>Activity Monitors Count Enable Set Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcntenset1.html">AMCNTENSET1</a>
          </td>
          <td>Activity Monitors Count Enable Set Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amcr.html">AMCR</a>
          </td>
          <td>Activity Monitors Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amdevaff0.html">AMDEVAFF0</a>
          </td>
          <td>Activity Monitors Device Affinity Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amdevaff1.html">AMDEVAFF1</a>
          </td>
          <td>Activity Monitors Device Affinity Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amdevarch.html">AMDEVARCH</a>
          </td>
          <td>Activity Monitors Device Architecture Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amdevtype.html">AMDEVTYPE</a>
          </td>
          <td>Activity Monitors Device Type Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n&gt;</a>
          </td>
          <td>Activity Monitors Event Counter Registers 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a>
          </td>
          <td>Activity Monitors Event Counter Registers 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amevtyper0n.html">AMEVTYPER0&lt;n&gt;</a>
          </td>
          <td>Activity Monitors Event Type Registers 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amevtyper1n.html">AMEVTYPER1&lt;n&gt;</a>
          </td>
          <td>Activity Monitors Event Type Registers 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-amiidr.html">AMIIDR</a>
          </td>
          <td>Activity Monitors Implementation Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ampidr0.html">AMPIDR0</a>
          </td>
          <td>Activity Monitors Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ampidr1.html">AMPIDR1</a>
          </td>
          <td>Activity Monitors Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ampidr2.html">AMPIDR2</a>
          </td>
          <td>Activity Monitors Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ampidr3.html">AMPIDR3</a>
          </td>
          <td>Activity Monitors Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-ampidr4.html">AMPIDR4</a>
          </td>
          <td>Activity Monitors Peripheral Identification Register 4</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="Root">
		        In the Root functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-gpccr_el3.html">GPCCR_EL3</a>
          </td>
          <td>Granule Protection Check Control Register (EL3)</td>
        </tr>
        <tr>
          <td>AArch64</td>
          <td>
            <a href="AArch64-gptbr_el3.html">GPTBR_EL3</a>
          </td>
          <td>Granule Protection Table Base Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a id="GICITSregisters">
		        In the GIC ITS registers functional group:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Exec state</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_basern.html">GITS_BASER&lt;n&gt;</a>
          </td>
          <td>ITS Translation Table Descriptors</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_cbaser.html">GITS_CBASER</a>
          </td>
          <td>ITS Command Queue Descriptor</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_creadr.html">GITS_CREADR</a>
          </td>
          <td>ITS Read Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_ctlr.html">GITS_CTLR</a>
          </td>
          <td>ITS Control Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_cwriter.html">GITS_CWRITER</a>
          </td>
          <td>ITS Write Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_iidr.html">GITS_IIDR</a>
          </td>
          <td>ITS Identification Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_mpamidr.html">GITS_MPAMIDR</a>
          </td>
          <td>Report maximum PARTID and PMG Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_mpidr.html">GITS_MPIDR</a>
          </td>
          <td>Report ITS's affinity.</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_partidr.html">GITS_PARTIDR</a>
          </td>
          <td>Set PARTID and PMG Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_sgir.html">GITS_SGIR</a>
          </td>
          <td>ITS SGI Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_statusr.html">GITS_STATUSR</a>
          </td>
          <td>ITS Error Reporting Status Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_translater.html">GITS_TRANSLATER</a>
          </td>
          <td>ITS Translation Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_typer.html">GITS_TYPER</a>
          </td>
          <td>ITS Type Register</td>
        </tr>
        <tr>
          <td>External</td>
          <td>
            <a href="ext-gits_umsir.html">GITS_UMSIR</a>
          </td>
          <td>ITS Unmapped MSI register</td>
        </tr>
      </tbody>
    </table>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:16</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
