Classic Timing Analyzer report for HOUR
Tue Jan 02 16:05:47 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK3'
  7. Clock Setup: 'EN3'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+--------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 10.775 ns                                      ; COUNT_GE[0] ; QF[0]        ; EN3        ; --       ; 0            ;
; Clock Setup: 'EN3'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0] ; COUNT_SHI[1] ; EN3        ; EN3      ; 0            ;
; Clock Setup: 'CLK3'          ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0] ; COUNT_SHI[1] ; CLK3       ; CLK3     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK3            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; EN3             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK3'                                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_SHI[1]~DUPLICATE ; CLK3       ; CLK3     ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_SHI[1]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_SHI[1]~DUPLICATE ; CLK3       ; CLK3     ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_SHI[1]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_SHI[1]~DUPLICATE ; CLK3       ; CLK3     ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_SHI[1]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_SHI[1]~DUPLICATE ; CLK3       ; CLK3     ; None                        ; None                      ; 1.352 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_SHI[1]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.352 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_SHI[1]~DUPLICATE ; CLK3       ; CLK3     ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_SHI[1]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_SHI[1]~DUPLICATE ; CLK3       ; CLK3     ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_SHI[1]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_SHI[1]~DUPLICATE ; CLK3       ; CLK3     ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_SHI[1]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]           ; COUNT_SHI[1]~DUPLICATE ; CLK3       ; CLK3     ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]           ; COUNT_SHI[1]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]~DUPLICATE ; COUNT_SHI[1]~DUPLICATE ; CLK3       ; CLK3     ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]~DUPLICATE ; COUNT_SHI[1]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_GE[2]~DUPLICATE  ; CLK3       ; CLK3     ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_GE[2]            ; CLK3       ; CLK3     ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_SHI[3]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_SHI[3]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_GE[3]            ; CLK3       ; CLK3     ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_GE[3]            ; CLK3       ; CLK3     ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_GE[2]            ; CLK3       ; CLK3     ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_GE[2]~DUPLICATE  ; CLK3       ; CLK3     ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_SHI[2]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.078 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_SHI[2]           ; CLK3       ; CLK3     ; None                        ; None                      ; 1.076 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_GE[3]            ; CLK3       ; CLK3     ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_GE[2]            ; CLK3       ; CLK3     ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_GE[2]~DUPLICATE  ; CLK3       ; CLK3     ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_SHI[0]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_SHI[0]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_SHI[3]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.985 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_GE[3]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_GE[2]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.955 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_GE[2]~DUPLICATE  ; CLK3       ; CLK3     ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_SHI[2]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.950 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]~DUPLICATE ; COUNT_GE[3]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.887 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]~DUPLICATE ; COUNT_GE[2]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.884 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]~DUPLICATE ; COUNT_GE[2]~DUPLICATE  ; CLK3       ; CLK3     ; None                        ; None                      ; 0.883 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_SHI[0]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_SHI[3]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_GE[0]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_SHI[1]~DUPLICATE ; CLK3       ; CLK3     ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_SHI[1]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_SHI[2]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_GE[1]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_GE[3]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_GE[2]~DUPLICATE  ; CLK3       ; CLK3     ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_GE[2]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]           ; COUNT_SHI[3]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_SHI[3]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]           ; COUNT_SHI[2]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_GE[3]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_GE[0]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.722 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_GE[2]~DUPLICATE  ; CLK3       ; CLK3     ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_GE[2]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_SHI[2]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_SHI[0]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.709 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_GE[3]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_GE[2]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.700 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_GE[2]~DUPLICATE  ; CLK3       ; CLK3     ; None                        ; None                      ; 0.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_SHI[3]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_SHI[0]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_SHI[3]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_SHI[2]           ; CLK3       ; CLK3     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_GE[1]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.525 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_GE[1]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_GE[0]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.441 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_GE[0]            ; CLK3       ; CLK3     ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_GE[2]~DUPLICATE  ; CLK3       ; CLK3     ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'EN3'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_SHI[1]~DUPLICATE ; EN3        ; EN3      ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_SHI[1]           ; EN3        ; EN3      ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_SHI[1]~DUPLICATE ; EN3        ; EN3      ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_SHI[1]           ; EN3        ; EN3      ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_SHI[1]~DUPLICATE ; EN3        ; EN3      ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_SHI[1]           ; EN3        ; EN3      ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_SHI[1]~DUPLICATE ; EN3        ; EN3      ; None                        ; None                      ; 1.352 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_SHI[1]           ; EN3        ; EN3      ; None                        ; None                      ; 1.352 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_SHI[1]~DUPLICATE ; EN3        ; EN3      ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_SHI[1]           ; EN3        ; EN3      ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_SHI[1]~DUPLICATE ; EN3        ; EN3      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_SHI[1]           ; EN3        ; EN3      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_SHI[1]~DUPLICATE ; EN3        ; EN3      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_SHI[1]           ; EN3        ; EN3      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]           ; COUNT_SHI[1]~DUPLICATE ; EN3        ; EN3      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]           ; COUNT_SHI[1]           ; EN3        ; EN3      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]~DUPLICATE ; COUNT_SHI[1]~DUPLICATE ; EN3        ; EN3      ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]~DUPLICATE ; COUNT_SHI[1]           ; EN3        ; EN3      ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_GE[2]~DUPLICATE  ; EN3        ; EN3      ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_GE[2]            ; EN3        ; EN3      ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_SHI[3]           ; EN3        ; EN3      ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_SHI[3]           ; EN3        ; EN3      ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_GE[3]            ; EN3        ; EN3      ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_GE[3]            ; EN3        ; EN3      ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_GE[2]            ; EN3        ; EN3      ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_GE[2]~DUPLICATE  ; EN3        ; EN3      ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_SHI[2]           ; EN3        ; EN3      ; None                        ; None                      ; 1.078 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_SHI[2]           ; EN3        ; EN3      ; None                        ; None                      ; 1.076 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_GE[3]            ; EN3        ; EN3      ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_GE[2]            ; EN3        ; EN3      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_GE[2]~DUPLICATE  ; EN3        ; EN3      ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_SHI[0]           ; EN3        ; EN3      ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_SHI[0]           ; EN3        ; EN3      ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_SHI[3]           ; EN3        ; EN3      ; None                        ; None                      ; 0.985 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_GE[3]            ; EN3        ; EN3      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_GE[2]            ; EN3        ; EN3      ; None                        ; None                      ; 0.955 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_GE[2]~DUPLICATE  ; EN3        ; EN3      ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_SHI[2]           ; EN3        ; EN3      ; None                        ; None                      ; 0.950 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]~DUPLICATE ; COUNT_GE[3]            ; EN3        ; EN3      ; None                        ; None                      ; 0.887 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]~DUPLICATE ; COUNT_GE[2]            ; EN3        ; EN3      ; None                        ; None                      ; 0.884 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]~DUPLICATE ; COUNT_GE[2]~DUPLICATE  ; EN3        ; EN3      ; None                        ; None                      ; 0.883 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_SHI[0]           ; EN3        ; EN3      ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_SHI[3]           ; EN3        ; EN3      ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_GE[0]            ; EN3        ; EN3      ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_SHI[1]~DUPLICATE ; EN3        ; EN3      ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_SHI[1]           ; EN3        ; EN3      ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_SHI[2]           ; EN3        ; EN3      ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_GE[1]            ; EN3        ; EN3      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_GE[3]            ; EN3        ; EN3      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_GE[2]~DUPLICATE  ; EN3        ; EN3      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_GE[2]            ; EN3        ; EN3      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]           ; COUNT_SHI[3]           ; EN3        ; EN3      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_SHI[3]           ; EN3        ; EN3      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[1]           ; COUNT_SHI[2]           ; EN3        ; EN3      ; None                        ; None                      ; 0.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_GE[3]            ; EN3        ; EN3      ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]            ; COUNT_GE[0]            ; EN3        ; EN3      ; None                        ; None                      ; 0.722 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_GE[2]~DUPLICATE  ; EN3        ; EN3      ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_GE[2]            ; EN3        ; EN3      ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_SHI[2]           ; EN3        ; EN3      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_SHI[0]           ; EN3        ; EN3      ; None                        ; None                      ; 0.709 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_GE[3]            ; EN3        ; EN3      ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_GE[2]            ; EN3        ; EN3      ; None                        ; None                      ; 0.700 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_GE[2]~DUPLICATE  ; EN3        ; EN3      ; None                        ; None                      ; 0.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_SHI[3]           ; EN3        ; EN3      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[0]           ; COUNT_SHI[0]           ; EN3        ; EN3      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[3]           ; COUNT_SHI[3]           ; EN3        ; EN3      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_SHI[2]           ; COUNT_SHI[2]           ; EN3        ; EN3      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_GE[1]            ; EN3        ; EN3      ; None                        ; None                      ; 0.525 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[1]            ; COUNT_GE[1]            ; EN3        ; EN3      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[3]            ; COUNT_GE[0]            ; EN3        ; EN3      ; None                        ; None                      ; 0.441 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[0]            ; COUNT_GE[0]            ; EN3        ; EN3      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT_GE[2]~DUPLICATE  ; COUNT_GE[2]~DUPLICATE  ; EN3        ; EN3      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To    ; From Clock ;
+-------+--------------+------------+------------------------+-------+------------+
; N/A   ; None         ; 10.775 ns  ; COUNT_GE[0]            ; QF[0] ; EN3        ;
; N/A   ; None         ; 10.613 ns  ; COUNT_SHI[3]           ; QE[3] ; EN3        ;
; N/A   ; None         ; 10.575 ns  ; COUNT_GE[0]            ; QF[0] ; CLK3       ;
; N/A   ; None         ; 10.413 ns  ; COUNT_SHI[3]           ; QE[3] ; CLK3       ;
; N/A   ; None         ; 9.405 ns   ; COUNT_SHI[2]           ; QE[2] ; EN3        ;
; N/A   ; None         ; 9.235 ns   ; COUNT_GE[3]            ; QF[3] ; EN3        ;
; N/A   ; None         ; 9.205 ns   ; COUNT_SHI[2]           ; QE[2] ; CLK3       ;
; N/A   ; None         ; 9.035 ns   ; COUNT_GE[3]            ; QF[3] ; CLK3       ;
; N/A   ; None         ; 9.027 ns   ; COUNT_SHI[1]~DUPLICATE ; QE[1] ; EN3        ;
; N/A   ; None         ; 9.005 ns   ; COUNT_GE[1]            ; QF[1] ; EN3        ;
; N/A   ; None         ; 8.856 ns   ; COUNT_GE[2]            ; QF[2] ; EN3        ;
; N/A   ; None         ; 8.827 ns   ; COUNT_SHI[1]~DUPLICATE ; QE[1] ; CLK3       ;
; N/A   ; None         ; 8.805 ns   ; COUNT_GE[1]            ; QF[1] ; CLK3       ;
; N/A   ; None         ; 8.656 ns   ; COUNT_GE[2]            ; QF[2] ; CLK3       ;
; N/A   ; None         ; 8.487 ns   ; COUNT_SHI[0]           ; QE[0] ; EN3        ;
; N/A   ; None         ; 8.287 ns   ; COUNT_SHI[0]           ; QE[0] ; CLK3       ;
+-------+--------------+------------+------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jan 02 16:05:47 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HOUR -c HOUR --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK3" is an undefined clock
    Info: Assuming node "EN3" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "CLK" as buffer
Info: Clock "CLK3" Internal fmax is restricted to 500.0 MHz between source register "COUNT_GE[0]" and destination register "COUNT_SHI[1]~DUPLICATE"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.553 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE[0]'
            Info: 2: + IC(0.276 ns) + CELL(0.545 ns) = 0.821 ns; Loc. = LCCOMB_X25_Y2_N16; Fanout = 2; COMB Node = 'Add1~2'
            Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.946 ns; Loc. = LCCOMB_X25_Y2_N18; Fanout = 2; COMB Node = 'Add1~5'
            Info: 4: + IC(0.399 ns) + CELL(0.053 ns) = 1.398 ns; Loc. = LCCOMB_X25_Y2_N2; Fanout = 1; COMB Node = 'COUNT_SHI~0DUPLICATE'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.553 ns; Loc. = LCFF_X25_Y2_N3; Fanout = 2; REG Node = 'COUNT_SHI[1]~DUPLICATE'
            Info: Total cell delay = 0.878 ns ( 56.54 % )
            Info: Total interconnect delay = 0.675 ns ( 43.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK3" to destination register is 5.480 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 1; CLK Node = 'CLK3'
                Info: 2: + IC(0.990 ns) + CELL(0.053 ns) = 1.907 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 1; COMB Node = 'CLK'
                Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 4.184 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'CLK~clkctrl'
                Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.480 ns; Loc. = LCFF_X25_Y2_N3; Fanout = 2; REG Node = 'COUNT_SHI[1]~DUPLICATE'
                Info: Total cell delay = 1.535 ns ( 28.01 % )
                Info: Total interconnect delay = 3.945 ns ( 71.99 % )
            Info: - Longest clock path from clock "CLK3" to source register is 5.480 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 1; CLK Node = 'CLK3'
                Info: 2: + IC(0.990 ns) + CELL(0.053 ns) = 1.907 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 1; COMB Node = 'CLK'
                Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 4.184 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'CLK~clkctrl'
                Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.480 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE[0]'
                Info: Total cell delay = 1.535 ns ( 28.01 % )
                Info: Total interconnect delay = 3.945 ns ( 71.99 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "EN3" Internal fmax is restricted to 500.0 MHz between source register "COUNT_GE[0]" and destination register "COUNT_SHI[1]~DUPLICATE"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.553 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE[0]'
            Info: 2: + IC(0.276 ns) + CELL(0.545 ns) = 0.821 ns; Loc. = LCCOMB_X25_Y2_N16; Fanout = 2; COMB Node = 'Add1~2'
            Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.946 ns; Loc. = LCCOMB_X25_Y2_N18; Fanout = 2; COMB Node = 'Add1~5'
            Info: 4: + IC(0.399 ns) + CELL(0.053 ns) = 1.398 ns; Loc. = LCCOMB_X25_Y2_N2; Fanout = 1; COMB Node = 'COUNT_SHI~0DUPLICATE'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.553 ns; Loc. = LCFF_X25_Y2_N3; Fanout = 2; REG Node = 'COUNT_SHI[1]~DUPLICATE'
            Info: Total cell delay = 0.878 ns ( 56.54 % )
            Info: Total interconnect delay = 0.675 ns ( 43.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "EN3" to destination register is 5.680 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D3; Fanout = 1; CLK Node = 'EN3'
                Info: 2: + IC(1.096 ns) + CELL(0.154 ns) = 2.107 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 1; COMB Node = 'CLK'
                Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 4.384 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'CLK~clkctrl'
                Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.680 ns; Loc. = LCFF_X25_Y2_N3; Fanout = 2; REG Node = 'COUNT_SHI[1]~DUPLICATE'
                Info: Total cell delay = 1.629 ns ( 28.68 % )
                Info: Total interconnect delay = 4.051 ns ( 71.32 % )
            Info: - Longest clock path from clock "EN3" to source register is 5.680 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D3; Fanout = 1; CLK Node = 'EN3'
                Info: 2: + IC(1.096 ns) + CELL(0.154 ns) = 2.107 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 1; COMB Node = 'CLK'
                Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 4.384 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'CLK~clkctrl'
                Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.680 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE[0]'
                Info: Total cell delay = 1.629 ns ( 28.68 % )
                Info: Total interconnect delay = 4.051 ns ( 71.32 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "EN3" to destination pin "QF[0]" through register "COUNT_GE[0]" is 10.775 ns
    Info: + Longest clock path from clock "EN3" to source register is 5.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D3; Fanout = 1; CLK Node = 'EN3'
        Info: 2: + IC(1.096 ns) + CELL(0.154 ns) = 2.107 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 1; COMB Node = 'CLK'
        Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 4.384 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'CLK~clkctrl'
        Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.680 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE[0]'
        Info: Total cell delay = 1.629 ns ( 28.68 % )
        Info: Total interconnect delay = 4.051 ns ( 71.32 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.001 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE[0]'
        Info: 2: + IC(2.897 ns) + CELL(2.104 ns) = 5.001 ns; Loc. = PIN_L16; Fanout = 0; PIN Node = 'QF[0]'
        Info: Total cell delay = 2.104 ns ( 42.07 % )
        Info: Total interconnect delay = 2.897 ns ( 57.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Tue Jan 02 16:05:48 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


