$date
	Sun Nov 17 18:28:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module display_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var wire 4 ( Transis [3:0] $end
$var reg 1 ) clk $end
$var reg 14 * num [13:0] $end
$var reg 4 + num1 [3:0] $end
$var reg 4 , num2 [3:0] $end
$var reg 1 - rst $end
$scope module dispinst $end
$var wire 1 ) clk $end
$var wire 14 . num [13:0] $end
$var wire 4 / num1 [3:0] $end
$var wire 4 0 num2 [3:0] $end
$var wire 1 - rst $end
$var wire 4 1 unim [3:0] $end
$var wire 4 2 millm [3:0] $end
$var wire 1 3 ggggggg $end
$var wire 1 4 gggggg $end
$var wire 1 5 ggggg $end
$var wire 1 6 gggg $end
$var wire 1 7 ggg $end
$var wire 1 8 gg $end
$var wire 1 9 fffffff $end
$var wire 1 : ffffff $end
$var wire 1 ; fffff $end
$var wire 1 < ffff $end
$var wire 1 = fff $end
$var wire 1 > ff $end
$var wire 1 ? eeeeeee $end
$var wire 1 @ eeeeee $end
$var wire 1 A eeeee $end
$var wire 1 B eeee $end
$var wire 1 C eee $end
$var wire 1 D ee $end
$var wire 4 E decm [3:0] $end
$var wire 1 F ddddddd $end
$var wire 1 G dddddd $end
$var wire 1 H ddddd $end
$var wire 1 I dddd $end
$var wire 1 J ddd $end
$var wire 1 K dd $end
$var wire 4 L cenm [3:0] $end
$var wire 1 M ccccccc $end
$var wire 1 N cccccc $end
$var wire 1 O ccccc $end
$var wire 1 P cccc $end
$var wire 1 Q ccc $end
$var wire 1 R cc $end
$var wire 1 S bbbbbbb $end
$var wire 1 T bbbbbb $end
$var wire 1 U bbbbb $end
$var wire 1 V bbbb $end
$var wire 1 W bbb $end
$var wire 1 X bb $end
$var wire 1 Y aaaaaaa $end
$var wire 1 Z aaaaaa $end
$var wire 1 [ aaaaa $end
$var wire 1 \ aaaa $end
$var wire 1 ] aaa $end
$var wire 1 ^ aa $end
$var wire 4 _ Transis [3:0] $end
$var reg 1 ' a $end
$var reg 1 & b $end
$var reg 1 % c $end
$var reg 1 $ d $end
$var reg 1 # e $end
$var reg 3 ` estado_act [2:0] $end
$var reg 3 a estado_sig [2:0] $end
$var reg 1 " f $end
$var reg 1 ! g $end
$scope module cont_Tran_mul $end
$var wire 1 ) clk $end
$var wire 1 - rst $end
$var parameter 32 b WIDTH $end
$var reg 4 c fila [3:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 d i [31:0] $end
$upscope $end
$upscope $end
$scope module deco_num1 $end
$var wire 1 Z a $end
$var wire 1 T b $end
$var wire 4 e bin [3:0] $end
$var wire 1 N c $end
$var wire 1 G d $end
$var wire 1 @ e $end
$var wire 1 : f $end
$var wire 1 4 g $end
$upscope $end
$scope module deco_num2 $end
$var wire 1 Y a $end
$var wire 1 S b $end
$var wire 4 f bin [3:0] $end
$var wire 1 M c $end
$var wire 1 F d $end
$var wire 1 ? e $end
$var wire 1 9 f $end
$var wire 1 3 g $end
$upscope $end
$scope module deco_tra1_mul $end
$var wire 1 ^ a $end
$var wire 1 X b $end
$var wire 1 R c $end
$var wire 1 K d $end
$var wire 1 D e $end
$var wire 1 > f $end
$var wire 1 8 g $end
$var wire 4 g bin [3:0] $end
$upscope $end
$scope module deco_tra2_mul $end
$var wire 1 ] a $end
$var wire 1 W b $end
$var wire 1 Q c $end
$var wire 1 J d $end
$var wire 1 C e $end
$var wire 1 = f $end
$var wire 1 7 g $end
$var wire 4 h bin [3:0] $end
$upscope $end
$scope module deco_tra3_mul $end
$var wire 1 \ a $end
$var wire 1 V b $end
$var wire 1 P c $end
$var wire 1 I d $end
$var wire 1 B e $end
$var wire 1 < f $end
$var wire 1 6 g $end
$var wire 4 i bin [3:0] $end
$upscope $end
$scope module deco_tra4_mul $end
$var wire 1 [ a $end
$var wire 1 U b $end
$var wire 1 O c $end
$var wire 1 H d $end
$var wire 1 A e $end
$var wire 1 ; f $end
$var wire 1 5 g $end
$var wire 4 j bin [3:0] $end
$upscope $end
$scope module inst_sep $end
$var wire 4 k cen [3:0] $end
$var wire 4 l dec [3:0] $end
$var wire 4 m mill [3:0] $end
$var wire 14 n num [13:0] $end
$var wire 4 o uni [3:0] $end
$var reg 4 p bcd_cen [3:0] $end
$var reg 4 q bcd_dec [3:0] $end
$var reg 4 r bcd_mill [3:0] $end
$var reg 4 s bcd_uni [3:0] $end
$var integer 32 t i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 b
$end
#0
$dumpvars
b11111111111111111111111111111111 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
bx c
b1 a
b0 `
bx _
1^
1]
1\
1[
1Z
1Y
1X
1W
1V
1U
1T
1S
1R
1Q
1P
1O
1N
1M
b0 L
1K
1J
1I
1H
1G
1F
b0 E
1D
1C
1B
1A
1@
1?
1>
1=
1<
1;
1:
19
08
07
06
05
04
03
b0 2
b0 1
b0 0
b0 /
b0 .
1-
b0 ,
b0 +
b0 *
0)
bx (
0'
0&
0%
0$
0#
0"
0!
$end
#2000
b11 d
1)
#4000
0)
#6000
b11 d
1)
#8000
0)
#10000
b11 d
1)
#12000
0)
#14000
b11 d
1)
#16000
0)
#18000
b11 d
1)
#20000
0)
0-
#22000
b1 (
b1 _
b1 c
b1 `
1)
#24000
0)
#26000
1)
#28000
0)
#30000
b11 `
0:
0N
14
b11 a
1)
b1 +
b1 /
b1 e
#32000
0)
#34000
1)
#36000
0)
#38000
1)
#40000
0)
#42000
1)
#44000
0)
#46000
1)
#48000
0)
#50000
1)
#52000
0)
#54000
1)
#56000
0)
#58000
1)
#60000
0S
13
b100 a
0)
b1001 ,
b1001 0
b1001 f
#62000
1!
1#
1$
1&
1'
b100 `
1)
#64000
0)
#66000
1)
#68000
0)
#70000
1)
#72000
0)
#74000
1)
#76000
0)
#78000
1)
#80000
0)
#82000
1)
#84000
0)
#86000
1)
#88000
0)
#90000
1)
#92000
0)
#94000
1)
#96000
0)
#98000
1)
#100000
0)
#102000
1)
#104000
0)
#106000
1)
#108000
0)
#110000
b0 `
0>
18
0R
b1 1
b1 g
b1 o
b1 s
b11111111111111111111111111111111 t
b10 a
0!
0#
0$
0&
0'
1)
b1 *
b1 .
b1 n
#112000
0)
#114000
b0 a
b10 `
1)
#116000
0)
#118000
b10 a
b0 `
1)
#120000
0)
#122000
b0 a
b10 `
1)
#124000
0)
#126000
b10 a
b0 `
1)
#128000
0)
#130000
b0 a
b10 `
1)
#132000
0)
#134000
b10 a
b0 `
1)
#136000
0)
#138000
b0 a
b10 `
1)
#140000
0)
#142000
b10 a
b0 `
1)
#144000
0)
#146000
b0 a
b10 `
1)
#148000
0)
#150000
b10 a
b0 `
1)
#152000
0)
#154000
b0 a
b10 `
1)
#156000
0)
#158000
b10 a
b0 `
1)
#160000
0)
#162000
b0 a
b10 `
1)
#164000
0)
#166000
b10 a
b0 `
1)
#168000
0)
#170000
b0 a
b10 `
1)
