// Seed: 3799847961
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  assign module_2.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (id_2);
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    output tri id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri id_3,
    output supply0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply0 id_8,
    output supply0 id_9,
    input supply1 id_10
);
  wire id_12;
  id_13 :
  assert property (@(1'b0) id_8)
  else;
  module_0 modCall_1 (id_12);
endmodule
