-- Copyright (C) 1991-2007 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--M1_red_out is VGA_SYNC:SYNC|red_out
M1_red_out = DFFEAS(M1L79, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_blue_out is VGA_SYNC:SYNC|blue_out
M1_blue_out = DFFEAS(M1_video_blank_out, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_horiz_sync_out is VGA_SYNC:SYNC|horiz_sync_out
M1_horiz_sync_out = DFFEAS(M1_horiz_sync, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_vert_sync_out is VGA_SYNC:SYNC|vert_sync_out
M1_vert_sync_out = DFFEAS(M1_vert_sync, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_video_on_v is VGA_SYNC:SYNC|video_on_v
M1_video_on_v = DFFEAS(M1L45, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_video_on_h is VGA_SYNC:SYNC|video_on_h
M1_video_on_h = DFFEAS(M1L43, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_video_blank_out is VGA_SYNC:SYNC|video_blank_out
M1_video_blank_out = M1_video_on_v & M1_video_on_h;


--V1__clk0 is video_PLL:video_PLL_inst|altpll:altpll_component|_clk0
V1__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(Clock_48Mhz), .INCLK());


--J1_LCD_RS is LCD_Display:LCD|LCD_RS
J1_LCD_RS = DFFEAS(J1L187, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_LCD_E is LCD_Display:LCD|LCD_E
J1_LCD_E = DFFEAS(J1L106, V1__clk0,  ,  ,  , VCC,  ,  , Reset);


--J1_LCD_RW_INT is LCD_Display:LCD|LCD_RW_INT
J1_LCD_RW_INT = DFFEAS(J1L110, V1__clk0,  ,  ,  , VCC,  ,  , Reset);


--switch_sync[2] is switch_sync[2]
switch_sync[2] = DFFEAS(DIPSwitch_3, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--Rev_video is Rev_video
Rev_video = DFFEAS(A1L241, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--R1_q_a[2] is Char_ROM:CGROM|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[2]
--RAM Block Operation Mode: ROM
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
R1_q_a[2]_PORT_A_address = BUS(M1_pixel_row[1], M1_pixel_row[2], M1_pixel_row[3], char_address[0], char_address[1], char_address[2], char_address[3], char_address[4], char_address[5]);
R1_q_a[2]_PORT_A_address_reg = DFFE(R1_q_a[2]_PORT_A_address, R1_q_a[2]_clock_0, , , );
R1_q_a[2]_clock_0 = V1__clk0;
R1_q_a[2]_PORT_A_data_out = MEMORY(, , R1_q_a[2]_PORT_A_address_reg, , , , , , R1_q_a[2]_clock_0, , , , , );
R1_q_a[2] = R1_q_a[2]_PORT_A_data_out[0];


--M1_pixel_column[1] is VGA_SYNC:SYNC|pixel_column[1]
M1_pixel_column[1] = DFFEAS(M1_h_count[1], V1__clk0,  ,  , M1L43,  ,  ,  ,  );


--R1_q_a[1] is Char_ROM:CGROM|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[1]
--RAM Block Operation Mode: ROM
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
R1_q_a[1]_PORT_A_address = BUS(M1_pixel_row[1], M1_pixel_row[2], M1_pixel_row[3], char_address[0], char_address[1], char_address[2], char_address[3], char_address[4], char_address[5]);
R1_q_a[1]_PORT_A_address_reg = DFFE(R1_q_a[1]_PORT_A_address, R1_q_a[1]_clock_0, , , );
R1_q_a[1]_clock_0 = V1__clk0;
R1_q_a[1]_PORT_A_data_out = MEMORY(, , R1_q_a[1]_PORT_A_address_reg, , , , , , R1_q_a[1]_clock_0, , , , , );
R1_q_a[1] = R1_q_a[1]_PORT_A_data_out[0];


--M1_pixel_column[2] is VGA_SYNC:SYNC|pixel_column[2]
M1_pixel_column[2] = DFFEAS(M1_h_count[2], V1__clk0,  ,  , M1L43,  ,  ,  ,  );


--R1_q_a[3] is Char_ROM:CGROM|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[3]
--RAM Block Operation Mode: ROM
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
R1_q_a[3]_PORT_A_address = BUS(M1_pixel_row[1], M1_pixel_row[2], M1_pixel_row[3], char_address[0], char_address[1], char_address[2], char_address[3], char_address[4], char_address[5]);
R1_q_a[3]_PORT_A_address_reg = DFFE(R1_q_a[3]_PORT_A_address, R1_q_a[3]_clock_0, , , );
R1_q_a[3]_clock_0 = V1__clk0;
R1_q_a[3]_PORT_A_data_out = MEMORY(, , R1_q_a[3]_PORT_A_address_reg, , , , , , R1_q_a[3]_clock_0, , , , , );
R1_q_a[3] = R1_q_a[3]_PORT_A_data_out[0];


--B1L1 is Char_ROM:CGROM|Mux0~30
B1L1 = M1_pixel_column[1] & (M1_pixel_column[2]) # !M1_pixel_column[1] & (M1_pixel_column[2] & R1_q_a[1] # !M1_pixel_column[2] & (R1_q_a[3]));


--R1_q_a[0] is Char_ROM:CGROM|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[0]
--RAM Block Operation Mode: ROM
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
R1_q_a[0]_PORT_A_address = BUS(M1_pixel_row[1], M1_pixel_row[2], M1_pixel_row[3], char_address[0], char_address[1], char_address[2], char_address[3], char_address[4], char_address[5]);
R1_q_a[0]_PORT_A_address_reg = DFFE(R1_q_a[0]_PORT_A_address, R1_q_a[0]_clock_0, , , );
R1_q_a[0]_clock_0 = V1__clk0;
R1_q_a[0]_PORT_A_data_out = MEMORY(, , R1_q_a[0]_PORT_A_address_reg, , , , , , R1_q_a[0]_clock_0, , , , , );
R1_q_a[0] = R1_q_a[0]_PORT_A_data_out[0];


--B1L2 is Char_ROM:CGROM|Mux0~31
B1L2 = M1_pixel_column[1] & (B1L1 & (R1_q_a[0]) # !B1L1 & R1_q_a[2]) # !M1_pixel_column[1] & (B1L1);


--R1_q_a[5] is Char_ROM:CGROM|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[5]
--RAM Block Operation Mode: ROM
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
R1_q_a[5]_PORT_A_address = BUS(M1_pixel_row[1], M1_pixel_row[2], M1_pixel_row[3], char_address[0], char_address[1], char_address[2], char_address[3], char_address[4], char_address[5]);
R1_q_a[5]_PORT_A_address_reg = DFFE(R1_q_a[5]_PORT_A_address, R1_q_a[5]_clock_0, , , );
R1_q_a[5]_clock_0 = V1__clk0;
R1_q_a[5]_PORT_A_data_out = MEMORY(, , R1_q_a[5]_PORT_A_address_reg, , , , , , R1_q_a[5]_clock_0, , , , , );
R1_q_a[5] = R1_q_a[5]_PORT_A_data_out[0];


--R1_q_a[6] is Char_ROM:CGROM|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[6]
--RAM Block Operation Mode: ROM
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
R1_q_a[6]_PORT_A_address = BUS(M1_pixel_row[1], M1_pixel_row[2], M1_pixel_row[3], char_address[0], char_address[1], char_address[2], char_address[3], char_address[4], char_address[5]);
R1_q_a[6]_PORT_A_address_reg = DFFE(R1_q_a[6]_PORT_A_address, R1_q_a[6]_clock_0, , , );
R1_q_a[6]_clock_0 = V1__clk0;
R1_q_a[6]_PORT_A_data_out = MEMORY(, , R1_q_a[6]_PORT_A_address_reg, , , , , , R1_q_a[6]_clock_0, , , , , );
R1_q_a[6] = R1_q_a[6]_PORT_A_data_out[0];


--R1_q_a[7] is Char_ROM:CGROM|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[7]
--RAM Block Operation Mode: ROM
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
R1_q_a[7]_PORT_A_address = BUS(M1_pixel_row[1], M1_pixel_row[2], M1_pixel_row[3], char_address[0], char_address[1], char_address[2], char_address[3], char_address[4], char_address[5]);
R1_q_a[7]_PORT_A_address_reg = DFFE(R1_q_a[7]_PORT_A_address, R1_q_a[7]_clock_0, , , );
R1_q_a[7]_clock_0 = V1__clk0;
R1_q_a[7]_PORT_A_data_out = MEMORY(, , R1_q_a[7]_PORT_A_address_reg, , , , , , R1_q_a[7]_clock_0, , , , , );
R1_q_a[7] = R1_q_a[7]_PORT_A_data_out[0];


--B1L3 is Char_ROM:CGROM|Mux0~32
B1L3 = M1_pixel_column[2] & (M1_pixel_column[1]) # !M1_pixel_column[2] & (M1_pixel_column[1] & R1_q_a[6] # !M1_pixel_column[1] & (R1_q_a[7]));


--R1_q_a[4] is Char_ROM:CGROM|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[4]
--RAM Block Operation Mode: ROM
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
R1_q_a[4]_PORT_A_address = BUS(M1_pixel_row[1], M1_pixel_row[2], M1_pixel_row[3], char_address[0], char_address[1], char_address[2], char_address[3], char_address[4], char_address[5]);
R1_q_a[4]_PORT_A_address_reg = DFFE(R1_q_a[4]_PORT_A_address, R1_q_a[4]_clock_0, , , );
R1_q_a[4]_clock_0 = V1__clk0;
R1_q_a[4]_PORT_A_data_out = MEMORY(, , R1_q_a[4]_PORT_A_address_reg, , , , , , R1_q_a[4]_clock_0, , , , , );
R1_q_a[4] = R1_q_a[4]_PORT_A_data_out[0];


--B1L4 is Char_ROM:CGROM|Mux0~33
B1L4 = M1_pixel_column[2] & (B1L3 & (R1_q_a[4]) # !B1L3 & R1_q_a[5]) # !M1_pixel_column[2] & (B1L3);


--M1_pixel_column[3] is VGA_SYNC:SYNC|pixel_column[3]
M1_pixel_column[3] = DFFEAS(M1_h_count[3], V1__clk0,  ,  , M1L43,  ,  ,  ,  );


--B1L5 is Char_ROM:CGROM|Mux0~34
B1L5 = M1_pixel_column[3] & B1L2 # !M1_pixel_column[3] & (B1L4);


--M1L79 is VGA_SYNC:SYNC|red_out~0
M1L79 = M1_video_blank_out & (switch_sync[2] $ Rev_video $ !B1L5);


--M1_horiz_sync is VGA_SYNC:SYNC|horiz_sync
M1_horiz_sync = DFFEAS(M1L69, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_vert_sync is VGA_SYNC:SYNC|vert_sync
M1_vert_sync = DFFEAS(M1L71, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_v_count[9] is VGA_SYNC:SYNC|v_count[9]
M1_v_count[9] = DFFEAS(M1L109, V1__clk0,  ,  ,  ,  ,  , M1L77,  );


--M1_v_count[5] is VGA_SYNC:SYNC|v_count[5]
M1_v_count[5] = DFFEAS(M1L97, V1__clk0,  ,  ,  ,  ,  , M1L77,  );


--M1_v_count[6] is VGA_SYNC:SYNC|v_count[6]
M1_v_count[6] = DFFEAS(M1L100, V1__clk0,  ,  ,  ,  ,  , M1L77,  );


--M1_v_count[7] is VGA_SYNC:SYNC|v_count[7]
M1_v_count[7] = DFFEAS(M1L103, V1__clk0,  ,  ,  ,  ,  , M1L77,  );


--M1_v_count[8] is VGA_SYNC:SYNC|v_count[8]
M1_v_count[8] = DFFEAS(M1L106, V1__clk0,  ,  ,  ,  ,  , M1L77,  );


--M1L44 is VGA_SYNC:SYNC|LessThan7~99
M1L44 = M1_v_count[5] & M1_v_count[6] & M1_v_count[7] & M1_v_count[8];


--M1L45 is VGA_SYNC:SYNC|LessThan7~100
M1L45 = !M1_v_count[9] & !M1L44;


--M1_h_count[9] is VGA_SYNC:SYNC|h_count[9]
M1_h_count[9] = DFFEAS(M1L38, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_h_count[8] is VGA_SYNC:SYNC|h_count[8]
M1_h_count[8] = DFFEAS(M1L39, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_h_count[7] is VGA_SYNC:SYNC|h_count[7]
M1_h_count[7] = DFFEAS(M1L15, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1L43 is VGA_SYNC:SYNC|LessThan6~96
M1L43 = !M1_h_count[8] & !M1_h_count[7] # !M1_h_count[9];


--J1_state.print_string is LCD_Display:LCD|state.print_string
J1_state.print_string = DFFEAS(J1L236, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_state.drop_lcd_e is LCD_Display:LCD|state.drop_lcd_e
J1_state.drop_lcd_e = DFFEAS(J1L229, V1__clk0,  ,  , J1L176,  ,  ,  ,  );


--J1_state.hold is LCD_Display:LCD|state.hold
J1_state.hold = DFFEAS(J1L230, V1__clk0,  ,  , J1L176,  ,  ,  ,  );


--J1L187 is LCD_Display:LCD|Selector1~38
J1L187 = J1_state.print_string # J1_LCD_RS & (J1_state.drop_lcd_e # J1_state.hold);


--Reset is Reset
Reset = DFFEAS(A1L229, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--J1_CLK_400HZ_Enable is LCD_Display:LCD|CLK_400HZ_Enable
J1_CLK_400HZ_Enable = DFFEAS(J1L19, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--J1L176 is LCD_Display:LCD|next_command.display_off~7
J1L176 = Reset # J1_CLK_400HZ_Enable;


--J1L106 is LCD_Display:LCD|LCD_E~90
J1L106 = J1_state.hold & J1_LCD_E # !J1_state.hold & (J1_CLK_400HZ_Enable & (!J1_state.drop_lcd_e) # !J1_CLK_400HZ_Enable & J1_LCD_E);


--J1L110 is LCD_Display:LCD|LCD_RW_INT~58
J1L110 = J1_LCD_RW_INT & (J1_state.drop_lcd_e # J1_state.hold # !J1_CLK_400HZ_Enable);


--M1_pixel_row[6] is VGA_SYNC:SYNC|pixel_row[6]
M1_pixel_row[6] = DFFEAS(M1_v_count[6], V1__clk0,  ,  , M1L45,  ,  ,  ,  );


--M1_pixel_row[8] is VGA_SYNC:SYNC|pixel_row[8]
M1_pixel_row[8] = DFFEAS(M1_v_count[8], V1__clk0,  ,  , M1L45,  ,  ,  ,  );


--M1_pixel_row[7] is VGA_SYNC:SYNC|pixel_row[7]
M1_pixel_row[7] = DFFEAS(M1_v_count[7], V1__clk0,  ,  , M1L45,  ,  ,  ,  );


--A1L241 is VIDEO_DISPLAY_DATA~168
A1L241 = !M1_pixel_row[6] & !M1_pixel_row[8] & !M1_pixel_row[7];


--M1_pixel_row[1] is VGA_SYNC:SYNC|pixel_row[1]
M1_pixel_row[1] = DFFEAS(M1_v_count[1], V1__clk0,  ,  , M1L45,  ,  ,  ,  );


--M1_pixel_row[2] is VGA_SYNC:SYNC|pixel_row[2]
M1_pixel_row[2] = DFFEAS(M1_v_count[2], V1__clk0,  ,  , M1L45,  ,  ,  ,  );


--M1_pixel_row[3] is VGA_SYNC:SYNC|pixel_row[3]
M1_pixel_row[3] = DFFEAS(M1_v_count[3], V1__clk0,  ,  , M1L45,  ,  ,  ,  );


--char_address[0] is char_address[0]
char_address[0] = DFFEAS(A1L12, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--char_address[1] is char_address[1]
char_address[1] = DFFEAS(A1L28, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--char_address[2] is char_address[2]
char_address[2] = DFFEAS(A1L29, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--char_address[3] is char_address[3]
char_address[3] = DFFEAS(A1L31, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--char_address[4] is char_address[4]
char_address[4] = DFFEAS(A1L33, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--char_address[5] is char_address[5]
char_address[5] = DFFEAS(A1L34, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_h_count[1] is VGA_SYNC:SYNC|h_count[1]
M1_h_count[1] = DFFEAS(M1L3, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_h_count[2] is VGA_SYNC:SYNC|h_count[2]
M1_h_count[2] = DFFEAS(M1L5, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_h_count[3] is VGA_SYNC:SYNC|h_count[3]
M1_h_count[3] = DFFEAS(M1L7, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_h_count[0] is VGA_SYNC:SYNC|h_count[0]
M1_h_count[0] = DFFEAS(M1L1, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1L65 is VGA_SYNC:SYNC|process0~562
M1L65 = !M1_h_count[3] & !M1_h_count[2] & (!M1_h_count[0] # !M1_h_count[1]);


--M1_h_count[4] is VGA_SYNC:SYNC|h_count[4]
M1_h_count[4] = DFFEAS(M1L9, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_h_count[6] is VGA_SYNC:SYNC|h_count[6]
M1_h_count[6] = DFFEAS(M1L13, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1_h_count[5] is VGA_SYNC:SYNC|h_count[5]
M1_h_count[5] = DFFEAS(M1L40, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--M1L66 is VGA_SYNC:SYNC|process0~563
M1L66 = !M1_h_count[6] & !M1_h_count[5] & (M1L65 # !M1_h_count[4]);


--M1L67 is VGA_SYNC:SYNC|process0~564
M1L67 = M1_h_count[4] & M1_h_count[5];


--M1L68 is VGA_SYNC:SYNC|process0~565
M1L68 = M1_h_count[6] & M1L67 & (M1_h_count[3] # M1_h_count[2]);


--M1L25 is VGA_SYNC:SYNC|Equal1~44
M1L25 = M1_h_count[7] & !M1_h_count[8];


--M1L69 is VGA_SYNC:SYNC|process0~566
M1L69 = M1L66 # M1L68 # !M1L25 # !M1_h_count[9];


--M1_v_count[0] is VGA_SYNC:SYNC|v_count[0]
M1_v_count[0] = DFFEAS(M1L82, V1__clk0,  ,  ,  ,  ,  , M1L77,  );


--M1_v_count[1] is VGA_SYNC:SYNC|v_count[1]
M1_v_count[1] = DFFEAS(M1L85, V1__clk0,  ,  ,  ,  ,  , M1L77,  );


--M1_v_count[2] is VGA_SYNC:SYNC|v_count[2]
M1_v_count[2] = DFFEAS(M1L88, V1__clk0,  ,  ,  ,  ,  , M1L77,  );


--M1_v_count[3] is VGA_SYNC:SYNC|v_count[3]
M1_v_count[3] = DFFEAS(M1L91, V1__clk0,  ,  ,  ,  ,  , M1L77,  );


--M1L70 is VGA_SYNC:SYNC|process0~567
M1L70 = M1_v_count[0] $ !M1_v_count[1] # !M1_v_count[3] # !M1_v_count[2];


--M1_v_count[4] is VGA_SYNC:SYNC|v_count[4]
M1_v_count[4] = DFFEAS(M1L94, V1__clk0,  ,  ,  ,  ,  , M1L77,  );


--M1L71 is VGA_SYNC:SYNC|process0~568
M1L71 = M1_v_count[9] # M1L70 # M1_v_count[4] # !M1L44;


--M1L22 is VGA_SYNC:SYNC|Equal0~73
M1L22 = M1_h_count[9] & M1_h_count[3] & M1_h_count[1] & M1_h_count[0];


--M1L23 is VGA_SYNC:SYNC|Equal0~74
M1L23 = M1_h_count[4] & M1L22 & !M1_h_count[6];


--M1L26 is VGA_SYNC:SYNC|Equal1~45
M1L26 = M1_h_count[5] & M1L25 & M1L23 & !M1_h_count[2];


--M1L82 is VGA_SYNC:SYNC|v_count[0]~100
M1L82 = M1L26 & (M1_v_count[0] $ VCC) # !M1L26 & M1_v_count[0] & VCC;

--M1L83 is VGA_SYNC:SYNC|v_count[0]~193
M1L83 = CARRY(M1L26 & M1_v_count[0]);


--M1L85 is VGA_SYNC:SYNC|v_count[1]~101
M1L85 = M1_v_count[1] & !M1L83 # !M1_v_count[1] & (M1L83 # GND);

--M1L86 is VGA_SYNC:SYNC|v_count[1]~194
M1L86 = CARRY(!M1L83 # !M1_v_count[1]);


--M1L88 is VGA_SYNC:SYNC|v_count[2]~97
M1L88 = M1_v_count[2] & (M1L86 $ GND) # !M1_v_count[2] & !M1L86 & VCC;

--M1L89 is VGA_SYNC:SYNC|v_count[2]~195
M1L89 = CARRY(M1_v_count[2] & !M1L86);


--M1L91 is VGA_SYNC:SYNC|v_count[3]~98
M1L91 = M1_v_count[3] & !M1L89 # !M1_v_count[3] & (M1L89 # GND);

--M1L92 is VGA_SYNC:SYNC|v_count[3]~196
M1L92 = CARRY(!M1L89 # !M1_v_count[3]);


--M1L94 is VGA_SYNC:SYNC|v_count[4]~99
M1L94 = M1_v_count[4] & (M1L92 $ GND) # !M1_v_count[4] & !M1L92 & VCC;

--M1L95 is VGA_SYNC:SYNC|v_count[4]~197
M1L95 = CARRY(M1_v_count[4] & !M1L92);


--M1L97 is VGA_SYNC:SYNC|v_count[5]~93
M1L97 = M1_v_count[5] & !M1L95 # !M1_v_count[5] & (M1L95 # GND);

--M1L98 is VGA_SYNC:SYNC|v_count[5]~198
M1L98 = CARRY(!M1L95 # !M1_v_count[5]);


--M1L100 is VGA_SYNC:SYNC|v_count[6]~94
M1L100 = M1_v_count[6] & (M1L98 $ GND) # !M1_v_count[6] & !M1L98 & VCC;

--M1L101 is VGA_SYNC:SYNC|v_count[6]~199
M1L101 = CARRY(M1_v_count[6] & !M1L98);


--M1L103 is VGA_SYNC:SYNC|v_count[7]~95
M1L103 = M1_v_count[7] & !M1L101 # !M1_v_count[7] & (M1L101 # GND);

--M1L104 is VGA_SYNC:SYNC|v_count[7]~200
M1L104 = CARRY(!M1L101 # !M1_v_count[7]);


--M1L106 is VGA_SYNC:SYNC|v_count[8]~96
M1L106 = M1_v_count[8] & (M1L104 $ GND) # !M1_v_count[8] & !M1L104 & VCC;

--M1L107 is VGA_SYNC:SYNC|v_count[8]~201
M1L107 = CARRY(M1_v_count[8] & !M1L104);


--M1L109 is VGA_SYNC:SYNC|v_count[9]~92
M1L109 = M1_v_count[9] $ M1L107;


--M1L72 is VGA_SYNC:SYNC|process0~569
M1L72 = !M1_v_count[5] & !M1_v_count[6] & (!M1_v_count[3] # !M1_v_count[2]);


--M1L73 is VGA_SYNC:SYNC|process0~570
M1L73 = M1L72 & !M1_v_count[7] & !M1_v_count[8] & !M1_v_count[4];


--M1L74 is VGA_SYNC:SYNC|process0~571
M1L74 = !M1_h_count[9] # !M1_v_count[9];


--M1L75 is VGA_SYNC:SYNC|process0~572
M1L75 = !M1_h_count[2] & (!M1_h_count[0] # !M1_h_count[1]) # !M1_h_count[3];


--M1L76 is VGA_SYNC:SYNC|process0~573
M1L76 = !M1_h_count[6] & (M1L75 # !M1L67) # !M1_h_count[7];


--M1L77 is VGA_SYNC:SYNC|process0~574
M1L77 = !M1L73 & !M1L74 & (M1_h_count[8] # !M1L76);


--M1L1 is VGA_SYNC:SYNC|Add0~120
M1L1 = M1_h_count[0] $ VCC;

--M1L2 is VGA_SYNC:SYNC|Add0~121
M1L2 = CARRY(M1_h_count[0]);


--M1L3 is VGA_SYNC:SYNC|Add0~122
M1L3 = M1_h_count[1] & !M1L2 # !M1_h_count[1] & (M1L2 # GND);

--M1L4 is VGA_SYNC:SYNC|Add0~123
M1L4 = CARRY(!M1L2 # !M1_h_count[1]);


--M1L5 is VGA_SYNC:SYNC|Add0~124
M1L5 = M1_h_count[2] & (M1L4 $ GND) # !M1_h_count[2] & !M1L4 & VCC;

--M1L6 is VGA_SYNC:SYNC|Add0~125
M1L6 = CARRY(M1_h_count[2] & !M1L4);


--M1L7 is VGA_SYNC:SYNC|Add0~126
M1L7 = M1_h_count[3] & !M1L6 # !M1_h_count[3] & (M1L6 # GND);

--M1L8 is VGA_SYNC:SYNC|Add0~127
M1L8 = CARRY(!M1L6 # !M1_h_count[3]);


--M1L9 is VGA_SYNC:SYNC|Add0~128
M1L9 = M1_h_count[4] & (M1L8 $ GND) # !M1_h_count[4] & !M1L8 & VCC;

--M1L10 is VGA_SYNC:SYNC|Add0~129
M1L10 = CARRY(M1_h_count[4] & !M1L8);


--M1L11 is VGA_SYNC:SYNC|Add0~130
M1L11 = M1_h_count[5] & !M1L10 # !M1_h_count[5] & (M1L10 # GND);

--M1L12 is VGA_SYNC:SYNC|Add0~131
M1L12 = CARRY(!M1L10 # !M1_h_count[5]);


--M1L13 is VGA_SYNC:SYNC|Add0~132
M1L13 = M1_h_count[6] & (M1L12 $ GND) # !M1_h_count[6] & !M1L12 & VCC;

--M1L14 is VGA_SYNC:SYNC|Add0~133
M1L14 = CARRY(M1_h_count[6] & !M1L12);


--M1L15 is VGA_SYNC:SYNC|Add0~134
M1L15 = M1_h_count[7] & !M1L14 # !M1_h_count[7] & (M1L14 # GND);

--M1L16 is VGA_SYNC:SYNC|Add0~135
M1L16 = CARRY(!M1L14 # !M1_h_count[7]);


--M1L17 is VGA_SYNC:SYNC|Add0~136
M1L17 = M1_h_count[8] & (M1L16 $ GND) # !M1_h_count[8] & !M1L16 & VCC;

--M1L18 is VGA_SYNC:SYNC|Add0~137
M1L18 = CARRY(M1_h_count[8] & !M1L16);


--M1L19 is VGA_SYNC:SYNC|Add0~138
M1L19 = M1_h_count[9] $ M1L18;


--M1L24 is VGA_SYNC:SYNC|Equal0~75
M1L24 = M1_h_count[8] & M1_h_count[2] & !M1_h_count[7] & !M1_h_count[5];


--M1L38 is VGA_SYNC:SYNC|h_count~249
M1L38 = M1L19 & (!M1L24 # !M1L23);


--M1L39 is VGA_SYNC:SYNC|h_count~250
M1L39 = M1L17 & (!M1L24 # !M1L23);


--J1_next_command.print_string is LCD_Display:LCD|next_command.print_string
J1_next_command.print_string = DFFEAS(J1L208, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L236 is LCD_Display:LCD|state~317
J1L236 = J1_state.hold & J1_next_command.print_string;


--J1L229 is LCD_Display:LCD|state.reset1~605
J1L229 = !J1_state.drop_lcd_e & !J1_state.hold & !Reset;


--J1L230 is LCD_Display:LCD|state.reset1~606
J1L230 = J1_state.drop_lcd_e & !Reset;


--J1_CLK_COUNT_400HZ[16] is LCD_Display:LCD|CLK_COUNT_400HZ[16]
J1_CLK_COUNT_400HZ[16] = DFFEAS(J1L73, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[17] is LCD_Display:LCD|CLK_COUNT_400HZ[17]
J1_CLK_COUNT_400HZ[17] = DFFEAS(J1L76, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[18] is LCD_Display:LCD|CLK_COUNT_400HZ[18]
J1_CLK_COUNT_400HZ[18] = DFFEAS(J1L79, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[19] is LCD_Display:LCD|CLK_COUNT_400HZ[19]
J1_CLK_COUNT_400HZ[19] = DFFEAS(J1L82, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1L23 is LCD_Display:LCD|CLK_COUNT_400HZ[0]~319
J1L23 = !J1_CLK_COUNT_400HZ[16] & !J1_CLK_COUNT_400HZ[17] & !J1_CLK_COUNT_400HZ[18] & !J1_CLK_COUNT_400HZ[19];


--J1_CLK_COUNT_400HZ[13] is LCD_Display:LCD|CLK_COUNT_400HZ[13]
J1_CLK_COUNT_400HZ[13] = DFFEAS(J1L64, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[14] is LCD_Display:LCD|CLK_COUNT_400HZ[14]
J1_CLK_COUNT_400HZ[14] = DFFEAS(J1L67, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[15] is LCD_Display:LCD|CLK_COUNT_400HZ[15]
J1_CLK_COUNT_400HZ[15] = DFFEAS(J1L70, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1L111 is LCD_Display:LCD|LessThan0~289
J1L111 = !J1_CLK_COUNT_400HZ[15] # !J1_CLK_COUNT_400HZ[14] # !J1_CLK_COUNT_400HZ[13];


--J1_CLK_COUNT_400HZ[5] is LCD_Display:LCD|CLK_COUNT_400HZ[5]
J1_CLK_COUNT_400HZ[5] = DFFEAS(J1L40, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[6] is LCD_Display:LCD|CLK_COUNT_400HZ[6]
J1_CLK_COUNT_400HZ[6] = DFFEAS(J1L43, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[7] is LCD_Display:LCD|CLK_COUNT_400HZ[7]
J1_CLK_COUNT_400HZ[7] = DFFEAS(J1L46, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[8] is LCD_Display:LCD|CLK_COUNT_400HZ[8]
J1_CLK_COUNT_400HZ[8] = DFFEAS(J1L49, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1L112 is LCD_Display:LCD|LessThan0~290
J1L112 = !J1_CLK_COUNT_400HZ[7] & !J1_CLK_COUNT_400HZ[8] & (!J1_CLK_COUNT_400HZ[6] # !J1_CLK_COUNT_400HZ[5]);


--J1_CLK_COUNT_400HZ[9] is LCD_Display:LCD|CLK_COUNT_400HZ[9]
J1_CLK_COUNT_400HZ[9] = DFFEAS(J1L52, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[10] is LCD_Display:LCD|CLK_COUNT_400HZ[10]
J1_CLK_COUNT_400HZ[10] = DFFEAS(J1L55, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[11] is LCD_Display:LCD|CLK_COUNT_400HZ[11]
J1_CLK_COUNT_400HZ[11] = DFFEAS(J1L58, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1L113 is LCD_Display:LCD|LessThan0~291
J1L113 = !J1_CLK_COUNT_400HZ[10] & (J1L112 # !J1_CLK_COUNT_400HZ[9]) # !J1_CLK_COUNT_400HZ[11];


--J1_CLK_COUNT_400HZ[12] is LCD_Display:LCD|CLK_COUNT_400HZ[12]
J1_CLK_COUNT_400HZ[12] = DFFEAS(J1L61, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1L24 is LCD_Display:LCD|CLK_COUNT_400HZ[0]~320
J1L24 = J1L23 & (J1L111 # J1L113 & !J1_CLK_COUNT_400HZ[12]);


--J1L19 is LCD_Display:LCD|CLK_400HZ_Enable~68
J1L19 = !Reset & !J1L24;


--J1_DATA_BUS_VALUE[0] is LCD_Display:LCD|DATA_BUS_VALUE[0]
J1_DATA_BUS_VALUE[0] = DFFEAS(J1L203, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_DATA_BUS_VALUE[1] is LCD_Display:LCD|DATA_BUS_VALUE[1]
J1_DATA_BUS_VALUE[1] = DFFEAS(J1L201, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_DATA_BUS_VALUE[2] is LCD_Display:LCD|DATA_BUS_VALUE[2]
J1_DATA_BUS_VALUE[2] = DFFEAS(J1L198, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_DATA_BUS_VALUE[3] is LCD_Display:LCD|DATA_BUS_VALUE[3]
J1_DATA_BUS_VALUE[3] = DFFEAS(J1L100, V1__clk0,  ,  ,  , VCC,  ,  , Reset);


--J1_DATA_BUS_VALUE[4] is LCD_Display:LCD|DATA_BUS_VALUE[4]
J1_DATA_BUS_VALUE[4] = DFFEAS(J1L91, V1__clk0,  ,  , J1L92,  ,  ,  ,  );


--J1_DATA_BUS_VALUE[5] is LCD_Display:LCD|DATA_BUS_VALUE[5]
J1_DATA_BUS_VALUE[5] = DFFEAS(J1L93, V1__clk0,  ,  , J1L92,  ,  ,  ,  );


--J1_DATA_BUS_VALUE[6] is LCD_Display:LCD|DATA_BUS_VALUE[6]
J1_DATA_BUS_VALUE[6] = DFFEAS(J1L190, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_DATA_BUS_VALUE[7] is LCD_Display:LCD|DATA_BUS_VALUE[7]
J1_DATA_BUS_VALUE[7] = DFFEAS(J1L188, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--M1_pixel_column[6] is VGA_SYNC:SYNC|pixel_column[6]
M1_pixel_column[6] = DFFEAS(M1_h_count[6], V1__clk0,  ,  , M1L43,  ,  ,  ,  );


--M1_pixel_column[5] is VGA_SYNC:SYNC|pixel_column[5]
M1_pixel_column[5] = DFFEAS(M1_h_count[5], V1__clk0,  ,  , M1L43,  ,  ,  ,  );


--M1_pixel_column[7] is VGA_SYNC:SYNC|pixel_column[7]
M1_pixel_column[7] = DFFEAS(M1_h_count[7], V1__clk0,  ,  , M1L43,  ,  ,  ,  );


--M1_pixel_column[8] is VGA_SYNC:SYNC|pixel_column[8]
M1_pixel_column[8] = DFFEAS(M1_h_count[8], V1__clk0,  ,  , M1L43,  ,  ,  ,  );


--M1_pixel_column[9] is VGA_SYNC:SYNC|pixel_column[9]
M1_pixel_column[9] = DFFEAS(M1_h_count[9], V1__clk0,  ,  , M1L43,  ,  ,  ,  );


--A1L50 is Equal2~35
A1L50 = M1_pixel_column[7] & !M1_pixel_column[8] & !M1_pixel_column[9];


--M1_pixel_column[4] is VGA_SYNC:SYNC|pixel_column[4]
M1_pixel_column[4] = DFFEAS(M1_h_count[4], V1__clk0,  ,  , M1L43,  ,  ,  ,  );


--A1L51 is Equal2~36
A1L51 = M1_pixel_column[6] & M1_pixel_column[5] & A1L50 & !M1_pixel_column[4];


--T1_q_a[28] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[28]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[28]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[28]_PORT_A_address_reg = DFFE(T1_q_a[28]_PORT_A_address, T1_q_a[28]_clock_0, , , );
T1_q_a[28]_clock_0 = MIPS_clock;
T1_q_a[28]_PORT_A_data_out = MEMORY(, , T1_q_a[28]_PORT_A_address_reg, , , , , , T1_q_a[28]_clock_0, , , , , );
T1_q_a[28] = T1_q_a[28]_PORT_A_data_out[0];


--T1_q_a[26] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[26]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[26]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[26]_PORT_A_address_reg = DFFE(T1_q_a[26]_PORT_A_address, T1_q_a[26]_clock_0, , , );
T1_q_a[26]_clock_0 = MIPS_clock;
T1_q_a[26]_PORT_A_data_out = MEMORY(, , T1_q_a[26]_PORT_A_address_reg, , , , , , T1_q_a[26]_clock_0, , , , , );
T1_q_a[26] = T1_q_a[26]_PORT_A_data_out[0];


--T1_q_a[2] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[2]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[2]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[2]_PORT_A_address_reg = DFFE(T1_q_a[2]_PORT_A_address, T1_q_a[2]_clock_0, , , );
T1_q_a[2]_clock_0 = MIPS_clock;
T1_q_a[2]_PORT_A_data_out = MEMORY(, , T1_q_a[2]_PORT_A_address_reg, , , , , , T1_q_a[2]_clock_0, , , , , );
T1_q_a[2] = T1_q_a[2]_PORT_A_data_out[0];


--T1_q_a[31] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[31]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[31]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[31]_PORT_A_address_reg = DFFE(T1_q_a[31]_PORT_A_address, T1_q_a[31]_clock_0, , , );
T1_q_a[31]_clock_0 = MIPS_clock;
T1_q_a[31]_PORT_A_data_out = MEMORY(, , T1_q_a[31]_PORT_A_address_reg, , , , , , T1_q_a[31]_clock_0, , , , , );
T1_q_a[31] = T1_q_a[31]_PORT_A_data_out[0];


--T1_q_a[27] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[27]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[27]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[27]_PORT_A_address_reg = DFFE(T1_q_a[27]_PORT_A_address, T1_q_a[27]_clock_0, , , );
T1_q_a[27]_clock_0 = MIPS_clock;
T1_q_a[27]_PORT_A_data_out = MEMORY(, , T1_q_a[27]_PORT_A_address_reg, , , , , , T1_q_a[27]_clock_0, , , , , );
T1_q_a[27] = T1_q_a[27]_PORT_A_data_out[0];


--T1_q_a[29] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[29]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[29]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[29]_PORT_A_address_reg = DFFE(T1_q_a[29]_PORT_A_address, T1_q_a[29]_clock_0, , , );
T1_q_a[29]_clock_0 = MIPS_clock;
T1_q_a[29]_PORT_A_data_out = MEMORY(, , T1_q_a[29]_PORT_A_address_reg, , , , , , T1_q_a[29]_clock_0, , , , , );
T1_q_a[29] = T1_q_a[29]_PORT_A_data_out[0];


--T1_q_a[30] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[30]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[30]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[30]_PORT_A_address_reg = DFFE(T1_q_a[30]_PORT_A_address, T1_q_a[30]_clock_0, , , );
T1_q_a[30]_clock_0 = MIPS_clock;
T1_q_a[30]_PORT_A_data_out = MEMORY(, , T1_q_a[30]_PORT_A_address_reg, , , , , , T1_q_a[30]_clock_0, , , , , );
T1_q_a[30] = T1_q_a[30]_PORT_A_data_out[0];


--C1L1 is control:CTL|Equal0~65
C1L1 = !T1_q_a[31] & !T1_q_a[27] & !T1_q_a[29] & !T1_q_a[30];


--E1_ALU_ctl[1] is Execute:EXE|ALU_ctl[1]
E1_ALU_ctl[1] = T1_q_a[28] # T1_q_a[26] # !C1L1 # !T1_q_a[2];


--G1_register_array[21][16] is Idecode:ID|register_array[21][16]
G1_register_array[21][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--T1_q_a[23] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[23]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[23]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[23]_PORT_A_address_reg = DFFE(T1_q_a[23]_PORT_A_address, T1_q_a[23]_clock_0, , , );
T1_q_a[23]_clock_0 = MIPS_clock;
T1_q_a[23]_PORT_A_data_out = MEMORY(, , T1_q_a[23]_PORT_A_address_reg, , , , , , T1_q_a[23]_clock_0, , , , , );
T1_q_a[23] = T1_q_a[23]_PORT_A_data_out[0];


--G1_register_array[19][16] is Idecode:ID|register_array[19][16]
G1_register_array[19][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--T1_q_a[22] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[22]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[22]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[22]_PORT_A_address_reg = DFFE(T1_q_a[22]_PORT_A_address, T1_q_a[22]_clock_0, , , );
T1_q_a[22]_clock_0 = MIPS_clock;
T1_q_a[22]_PORT_A_data_out = MEMORY(, , T1_q_a[22]_PORT_A_address_reg, , , , , , T1_q_a[22]_clock_0, , , , , );
T1_q_a[22] = T1_q_a[22]_PORT_A_data_out[0];


--G1_register_array[17][16] is Idecode:ID|register_array[17][16]
G1_register_array[17][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L332 is Idecode:ID|Mux15~213
G1L332 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][16] # !T1_q_a[22] & (G1_register_array[17][16]));


--G1_register_array[23][16] is Idecode:ID|register_array[23][16]
G1_register_array[23][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L333 is Idecode:ID|Mux15~214
G1L333 = T1_q_a[23] & (G1L332 & (G1_register_array[23][16]) # !G1L332 & G1_register_array[21][16]) # !T1_q_a[23] & (G1L332);


--T1_q_a[25] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[25]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[25]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[25]_PORT_A_address_reg = DFFE(T1_q_a[25]_PORT_A_address, T1_q_a[25]_clock_0, , , );
T1_q_a[25]_clock_0 = MIPS_clock;
T1_q_a[25]_PORT_A_data_out = MEMORY(, , T1_q_a[25]_PORT_A_address_reg, , , , , , T1_q_a[25]_clock_0, , , , , );
T1_q_a[25] = T1_q_a[25]_PORT_A_data_out[0];


--G1_register_array[11][16] is Idecode:ID|register_array[11][16]
G1_register_array[11][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][16] is Idecode:ID|register_array[13][16]
G1_register_array[13][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][16] is Idecode:ID|register_array[9][16]
G1_register_array[9][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L334 is Idecode:ID|Mux15~215
G1L334 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][16] # !T1_q_a[23] & (G1_register_array[9][16]));


--G1_register_array[15][16] is Idecode:ID|register_array[15][16]
G1_register_array[15][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L335 is Idecode:ID|Mux15~216
G1L335 = T1_q_a[22] & (G1L334 & (G1_register_array[15][16]) # !G1L334 & G1_register_array[11][16]) # !T1_q_a[22] & (G1L334);


--T1_q_a[24] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[24]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[24]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[24]_PORT_A_address_reg = DFFE(T1_q_a[24]_PORT_A_address, T1_q_a[24]_clock_0, , , );
T1_q_a[24]_clock_0 = MIPS_clock;
T1_q_a[24]_PORT_A_data_out = MEMORY(, , T1_q_a[24]_PORT_A_address_reg, , , , , , T1_q_a[24]_clock_0, , , , , );
T1_q_a[24] = T1_q_a[24]_PORT_A_data_out[0];


--G1_register_array[3][16] is Idecode:ID|register_array[3][16]
G1_register_array[3][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][16] is Idecode:ID|register_array[5][16]
G1_register_array[5][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][16] is Idecode:ID|register_array[1][16]
G1_register_array[1][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L336 is Idecode:ID|Mux15~217
G1L336 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][16] # !T1_q_a[23] & (G1_register_array[1][16]));


--G1_register_array[7][16] is Idecode:ID|register_array[7][16]
G1_register_array[7][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L337 is Idecode:ID|Mux15~218
G1L337 = T1_q_a[22] & (G1L336 & (G1_register_array[7][16]) # !G1L336 & G1_register_array[3][16]) # !T1_q_a[22] & (G1L336);


--G1L338 is Idecode:ID|Mux15~219
G1L338 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L335 # !T1_q_a[24] & (G1L337));


--G1_register_array[29][16] is Idecode:ID|register_array[29][16]
G1_register_array[29][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][16] is Idecode:ID|register_array[27][16]
G1_register_array[27][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][16] is Idecode:ID|register_array[25][16]
G1_register_array[25][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L339 is Idecode:ID|Mux15~220
G1L339 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][16] # !T1_q_a[22] & (G1_register_array[25][16]));


--G1_register_array[31][16] is Idecode:ID|register_array[31][16]
G1_register_array[31][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L340 is Idecode:ID|Mux15~221
G1L340 = T1_q_a[23] & (G1L339 & (G1_register_array[31][16]) # !G1L339 & G1_register_array[29][16]) # !T1_q_a[23] & (G1L339);


--G1L341 is Idecode:ID|Mux15~222
G1L341 = T1_q_a[25] & (G1L338 & (G1L340) # !G1L338 & G1L333) # !T1_q_a[25] & (G1L338);


--G1_register_array[12][16] is Idecode:ID|register_array[12][16]
G1_register_array[12][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][16] is Idecode:ID|register_array[20][16]
G1_register_array[20][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][16] is Idecode:ID|register_array[4][16]
G1_register_array[4][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L342 is Idecode:ID|Mux15~223
G1L342 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][16] # !T1_q_a[25] & (G1_register_array[4][16]));


--G1_register_array[28][16] is Idecode:ID|register_array[28][16]
G1_register_array[28][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L343 is Idecode:ID|Mux15~224
G1L343 = T1_q_a[24] & (G1L342 & (G1_register_array[28][16]) # !G1L342 & G1_register_array[12][16]) # !T1_q_a[24] & (G1L342);


--G1_register_array[18][16] is Idecode:ID|register_array[18][16]
G1_register_array[18][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][16] is Idecode:ID|register_array[10][16]
G1_register_array[10][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][16] is Idecode:ID|register_array[2][16]
G1_register_array[2][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L344 is Idecode:ID|Mux15~225
G1L344 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][16] # !T1_q_a[24] & (G1_register_array[2][16]));


--G1_register_array[26][16] is Idecode:ID|register_array[26][16]
G1_register_array[26][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L345 is Idecode:ID|Mux15~226
G1L345 = T1_q_a[25] & (G1L344 & (G1_register_array[26][16]) # !G1L344 & G1_register_array[18][16]) # !T1_q_a[25] & (G1L344);


--G1_register_array[24][16] is Idecode:ID|register_array[24][16]
G1_register_array[24][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][16] is Idecode:ID|register_array[16][16]
G1_register_array[16][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L346 is Idecode:ID|Mux15~227
G1L346 = T1_q_a[24] & G1_register_array[24][16] # !T1_q_a[24] & (G1_register_array[16][16]);


--G1_register_array[8][16] is Idecode:ID|register_array[8][16]
G1_register_array[8][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L347 is Idecode:ID|Mux15~228
G1L347 = T1_q_a[25] & G1L346 # !T1_q_a[25] & (G1_register_array[8][16] & T1_q_a[24]);


--G1L348 is Idecode:ID|Mux15~229
G1L348 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L345 # !T1_q_a[22] & (G1L347));


--G1_register_array[14][16] is Idecode:ID|register_array[14][16]
G1_register_array[14][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][16] is Idecode:ID|register_array[22][16]
G1_register_array[22][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][16] is Idecode:ID|register_array[6][16]
G1_register_array[6][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L349 is Idecode:ID|Mux15~230
G1L349 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][16] # !T1_q_a[25] & (G1_register_array[6][16]));


--G1_register_array[30][16] is Idecode:ID|register_array[30][16]
G1_register_array[30][16] = DFFEAS(G1L2417, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L350 is Idecode:ID|Mux15~231
G1L350 = T1_q_a[24] & (G1L349 & (G1_register_array[30][16]) # !G1L349 & G1_register_array[14][16]) # !T1_q_a[24] & (G1L349);


--G1L351 is Idecode:ID|Mux15~232
G1L351 = T1_q_a[23] & (G1L348 & (G1L350) # !G1L348 & G1L343) # !T1_q_a[23] & (G1L348);


--T1_q_a[21] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[21]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[21]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[21]_PORT_A_address_reg = DFFE(T1_q_a[21]_PORT_A_address, T1_q_a[21]_clock_0, , , );
T1_q_a[21]_clock_0 = MIPS_clock;
T1_q_a[21]_PORT_A_data_out = MEMORY(, , T1_q_a[21]_PORT_A_address_reg, , , , , , T1_q_a[21]_clock_0, , , , , );
T1_q_a[21] = T1_q_a[21]_PORT_A_data_out[0];


--G1L352 is Idecode:ID|Mux15~233
G1L352 = T1_q_a[21] & G1L341 # !T1_q_a[21] & (G1L351);


--T1_q_a[15] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[15]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[15]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[15]_PORT_A_address_reg = DFFE(T1_q_a[15]_PORT_A_address, T1_q_a[15]_clock_0, , , );
T1_q_a[15]_clock_0 = MIPS_clock;
T1_q_a[15]_PORT_A_data_out = MEMORY(, , T1_q_a[15]_PORT_A_address_reg, , , , , , T1_q_a[15]_clock_0, , , , , );
T1_q_a[15] = T1_q_a[15]_PORT_A_data_out[0];


--T1_q_a[18] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[18]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[18]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[18]_PORT_A_address_reg = DFFE(T1_q_a[18]_PORT_A_address, T1_q_a[18]_clock_0, , , );
T1_q_a[18]_clock_0 = MIPS_clock;
T1_q_a[18]_PORT_A_data_out = MEMORY(, , T1_q_a[18]_PORT_A_address_reg, , , , , , T1_q_a[18]_clock_0, , , , , );
T1_q_a[18] = T1_q_a[18]_PORT_A_data_out[0];


--T1_q_a[17] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[17]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[17]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[17]_PORT_A_address_reg = DFFE(T1_q_a[17]_PORT_A_address, T1_q_a[17]_clock_0, , , );
T1_q_a[17]_clock_0 = MIPS_clock;
T1_q_a[17]_PORT_A_data_out = MEMORY(, , T1_q_a[17]_PORT_A_address_reg, , , , , , T1_q_a[17]_clock_0, , , , , );
T1_q_a[17] = T1_q_a[17]_PORT_A_data_out[0];


--G1L1004 is Idecode:ID|Mux47~208
G1L1004 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][16] # !T1_q_a[17] & (G1_register_array[17][16]));


--G1L1005 is Idecode:ID|Mux47~209
G1L1005 = T1_q_a[18] & (G1L1004 & (G1_register_array[23][16]) # !G1L1004 & G1_register_array[21][16]) # !T1_q_a[18] & (G1L1004);


--T1_q_a[20] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[20]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[20]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[20]_PORT_A_address_reg = DFFE(T1_q_a[20]_PORT_A_address, T1_q_a[20]_clock_0, , , );
T1_q_a[20]_clock_0 = MIPS_clock;
T1_q_a[20]_PORT_A_data_out = MEMORY(, , T1_q_a[20]_PORT_A_address_reg, , , , , , T1_q_a[20]_clock_0, , , , , );
T1_q_a[20] = T1_q_a[20]_PORT_A_data_out[0];


--G1L1006 is Idecode:ID|Mux47~210
G1L1006 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][16] # !T1_q_a[18] & (G1_register_array[9][16]));


--G1L1007 is Idecode:ID|Mux47~211
G1L1007 = T1_q_a[17] & (G1L1006 & (G1_register_array[15][16]) # !G1L1006 & G1_register_array[11][16]) # !T1_q_a[17] & (G1L1006);


--T1_q_a[19] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[19]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[19]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[19]_PORT_A_address_reg = DFFE(T1_q_a[19]_PORT_A_address, T1_q_a[19]_clock_0, , , );
T1_q_a[19]_clock_0 = MIPS_clock;
T1_q_a[19]_PORT_A_data_out = MEMORY(, , T1_q_a[19]_PORT_A_address_reg, , , , , , T1_q_a[19]_clock_0, , , , , );
T1_q_a[19] = T1_q_a[19]_PORT_A_data_out[0];


--G1L1008 is Idecode:ID|Mux47~212
G1L1008 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][16] # !T1_q_a[18] & (G1_register_array[1][16]));


--G1L1009 is Idecode:ID|Mux47~213
G1L1009 = T1_q_a[17] & (G1L1008 & (G1_register_array[7][16]) # !G1L1008 & G1_register_array[3][16]) # !T1_q_a[17] & (G1L1008);


--G1L1010 is Idecode:ID|Mux47~214
G1L1010 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1007 # !T1_q_a[19] & (G1L1009));


--G1L1011 is Idecode:ID|Mux47~215
G1L1011 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][16] # !T1_q_a[17] & (G1_register_array[25][16]));


--G1L1012 is Idecode:ID|Mux47~216
G1L1012 = T1_q_a[18] & (G1L1011 & (G1_register_array[31][16]) # !G1L1011 & G1_register_array[29][16]) # !T1_q_a[18] & (G1L1011);


--G1L1013 is Idecode:ID|Mux47~217
G1L1013 = T1_q_a[20] & (G1L1010 & (G1L1012) # !G1L1010 & G1L1005) # !T1_q_a[20] & (G1L1010);


--G1L1014 is Idecode:ID|Mux47~218
G1L1014 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][16] # !T1_q_a[20] & (G1_register_array[4][16]));


--G1L1015 is Idecode:ID|Mux47~219
G1L1015 = T1_q_a[19] & (G1L1014 & (G1_register_array[28][16]) # !G1L1014 & G1_register_array[12][16]) # !T1_q_a[19] & (G1L1014);


--G1L1016 is Idecode:ID|Mux47~220
G1L1016 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][16] # !T1_q_a[19] & (G1_register_array[2][16]));


--G1L1017 is Idecode:ID|Mux47~221
G1L1017 = T1_q_a[20] & (G1L1016 & (G1_register_array[26][16]) # !G1L1016 & G1_register_array[18][16]) # !T1_q_a[20] & (G1L1016);


--G1L1018 is Idecode:ID|Mux47~222
G1L1018 = T1_q_a[19] & G1_register_array[24][16] # !T1_q_a[19] & (G1_register_array[16][16]);


--G1L1019 is Idecode:ID|Mux47~223
G1L1019 = T1_q_a[20] & G1L1018 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][16]);


--G1L1020 is Idecode:ID|Mux47~224
G1L1020 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L1017 # !T1_q_a[17] & (G1L1019));


--G1L1021 is Idecode:ID|Mux47~225
G1L1021 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][16] # !T1_q_a[20] & (G1_register_array[6][16]));


--G1L1022 is Idecode:ID|Mux47~226
G1L1022 = T1_q_a[19] & (G1L1021 & (G1_register_array[30][16]) # !G1L1021 & G1_register_array[14][16]) # !T1_q_a[19] & (G1L1021);


--G1L1023 is Idecode:ID|Mux47~227
G1L1023 = T1_q_a[18] & (G1L1020 & (G1L1022) # !G1L1020 & G1L1015) # !T1_q_a[18] & (G1L1020);


--T1_q_a[16] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[16]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[16]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[16]_PORT_A_address_reg = DFFE(T1_q_a[16]_PORT_A_address, T1_q_a[16]_clock_0, , , );
T1_q_a[16]_clock_0 = MIPS_clock;
T1_q_a[16]_PORT_A_data_out = MEMORY(, , T1_q_a[16]_PORT_A_address_reg, , , , , , T1_q_a[16]_clock_0, , , , , );
T1_q_a[16] = T1_q_a[16]_PORT_A_data_out[0];


--G1L1024 is Idecode:ID|Mux47~228
G1L1024 = T1_q_a[16] & G1L1013 # !T1_q_a[16] & (G1L1023);


--C1L3 is control:CTL|Equal1~58
C1L3 = T1_q_a[31] & T1_q_a[27] & !T1_q_a[28] & !T1_q_a[30];


--C1L4 is control:CTL|Equal1~59
C1L4 = T1_q_a[26] & C1L3 & !T1_q_a[29];


--C1L5 is control:CTL|Equal2~29
C1L5 = T1_q_a[26] & T1_q_a[29] & C1L3;


--E1L225 is Execute:EXE|Binput[16]~2062
E1L225 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L1024));


--T1_q_a[3] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[3]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[3]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[3]_PORT_A_address_reg = DFFE(T1_q_a[3]_PORT_A_address, T1_q_a[3]_clock_0, , , );
T1_q_a[3]_clock_0 = MIPS_clock;
T1_q_a[3]_PORT_A_data_out = MEMORY(, , T1_q_a[3]_PORT_A_address_reg, , , , , , T1_q_a[3]_clock_0, , , , , );
T1_q_a[3] = T1_q_a[3]_PORT_A_data_out[0];


--T1_q_a[0] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[0]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[0]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[0]_PORT_A_address_reg = DFFE(T1_q_a[0]_PORT_A_address, T1_q_a[0]_clock_0, , , );
T1_q_a[0]_clock_0 = MIPS_clock;
T1_q_a[0]_PORT_A_data_out = MEMORY(, , T1_q_a[0]_PORT_A_address_reg, , , , , , T1_q_a[0]_clock_0, , , , , );
T1_q_a[0] = T1_q_a[0]_PORT_A_data_out[0];


--C1L2 is control:CTL|Equal0~66
C1L2 = C1L1 & !T1_q_a[28] & !T1_q_a[26];


--E1_ALU_ctl[0] is Execute:EXE|ALU_ctl[0]
E1_ALU_ctl[0] = !T1_q_a[3] & !T1_q_a[0] # !C1L2;


--E1L9 is Execute:EXE|Add1~8711
E1L9 = G1L352 & (E1L225 # !E1_ALU_ctl[0]) # !G1L352 & E1L225 & !E1_ALU_ctl[0];


--G1_register_array[19][12] is Idecode:ID|register_array[19][12]
G1_register_array[19][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][12] is Idecode:ID|register_array[21][12]
G1_register_array[21][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][12] is Idecode:ID|register_array[17][12]
G1_register_array[17][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L416 is Idecode:ID|Mux19~237
G1L416 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][12] # !T1_q_a[23] & (G1_register_array[17][12]));


--G1_register_array[23][12] is Idecode:ID|register_array[23][12]
G1_register_array[23][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L417 is Idecode:ID|Mux19~238
G1L417 = T1_q_a[22] & (G1L416 & (G1_register_array[23][12]) # !G1L416 & G1_register_array[19][12]) # !T1_q_a[22] & (G1L416);


--G1_register_array[13][12] is Idecode:ID|register_array[13][12]
G1_register_array[13][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][12] is Idecode:ID|register_array[11][12]
G1_register_array[11][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][12] is Idecode:ID|register_array[9][12]
G1_register_array[9][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L418 is Idecode:ID|Mux19~239
G1L418 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][12] # !T1_q_a[22] & (G1_register_array[9][12]));


--G1_register_array[15][12] is Idecode:ID|register_array[15][12]
G1_register_array[15][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L419 is Idecode:ID|Mux19~240
G1L419 = T1_q_a[23] & (G1L418 & (G1_register_array[15][12]) # !G1L418 & G1_register_array[13][12]) # !T1_q_a[23] & (G1L418);


--G1_register_array[5][12] is Idecode:ID|register_array[5][12]
G1_register_array[5][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][12] is Idecode:ID|register_array[3][12]
G1_register_array[3][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][12] is Idecode:ID|register_array[1][12]
G1_register_array[1][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L420 is Idecode:ID|Mux19~241
G1L420 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][12] # !T1_q_a[22] & (G1_register_array[1][12]));


--G1_register_array[7][12] is Idecode:ID|register_array[7][12]
G1_register_array[7][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L421 is Idecode:ID|Mux19~242
G1L421 = T1_q_a[23] & (G1L420 & (G1_register_array[7][12]) # !G1L420 & G1_register_array[5][12]) # !T1_q_a[23] & (G1L420);


--G1L422 is Idecode:ID|Mux19~243
G1L422 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L419 # !T1_q_a[24] & (G1L421));


--G1_register_array[27][12] is Idecode:ID|register_array[27][12]
G1_register_array[27][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][12] is Idecode:ID|register_array[29][12]
G1_register_array[29][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][12] is Idecode:ID|register_array[25][12]
G1_register_array[25][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L423 is Idecode:ID|Mux19~244
G1L423 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][12] # !T1_q_a[23] & (G1_register_array[25][12]));


--G1_register_array[31][12] is Idecode:ID|register_array[31][12]
G1_register_array[31][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L424 is Idecode:ID|Mux19~245
G1L424 = T1_q_a[22] & (G1L423 & (G1_register_array[31][12]) # !G1L423 & G1_register_array[27][12]) # !T1_q_a[22] & (G1L423);


--G1L425 is Idecode:ID|Mux19~246
G1L425 = T1_q_a[25] & (G1L422 & (G1L424) # !G1L422 & G1L417) # !T1_q_a[25] & (G1L422);


--G1_register_array[18][12] is Idecode:ID|register_array[18][12]
G1_register_array[18][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][12] is Idecode:ID|register_array[10][12]
G1_register_array[10][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][12] is Idecode:ID|register_array[2][12]
G1_register_array[2][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L426 is Idecode:ID|Mux19~247
G1L426 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][12] # !T1_q_a[24] & (G1_register_array[2][12]));


--G1_register_array[26][12] is Idecode:ID|register_array[26][12]
G1_register_array[26][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L427 is Idecode:ID|Mux19~248
G1L427 = T1_q_a[25] & (G1L426 & (G1_register_array[26][12]) # !G1L426 & G1_register_array[18][12]) # !T1_q_a[25] & (G1L426);


--G1_register_array[12][12] is Idecode:ID|register_array[12][12]
G1_register_array[12][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][12] is Idecode:ID|register_array[20][12]
G1_register_array[20][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][12] is Idecode:ID|register_array[4][12]
G1_register_array[4][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L428 is Idecode:ID|Mux19~249
G1L428 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][12] # !T1_q_a[25] & (G1_register_array[4][12]));


--G1_register_array[28][12] is Idecode:ID|register_array[28][12]
G1_register_array[28][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L429 is Idecode:ID|Mux19~250
G1L429 = T1_q_a[24] & (G1L428 & (G1_register_array[28][12]) # !G1L428 & G1_register_array[12][12]) # !T1_q_a[24] & (G1L428);


--G1_register_array[24][12] is Idecode:ID|register_array[24][12]
G1_register_array[24][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][12] is Idecode:ID|register_array[16][12]
G1_register_array[16][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L430 is Idecode:ID|Mux19~251
G1L430 = T1_q_a[24] & G1_register_array[24][12] # !T1_q_a[24] & (G1_register_array[16][12]);


--G1_register_array[8][12] is Idecode:ID|register_array[8][12]
G1_register_array[8][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L431 is Idecode:ID|Mux19~252
G1L431 = T1_q_a[25] & G1L430 # !T1_q_a[25] & (G1_register_array[8][12] & T1_q_a[24]);


--G1L432 is Idecode:ID|Mux19~253
G1L432 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L429 # !T1_q_a[23] & (G1L431));


--G1_register_array[14][12] is Idecode:ID|register_array[14][12]
G1_register_array[14][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][12] is Idecode:ID|register_array[22][12]
G1_register_array[22][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][12] is Idecode:ID|register_array[6][12]
G1_register_array[6][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L433 is Idecode:ID|Mux19~254
G1L433 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][12] # !T1_q_a[25] & (G1_register_array[6][12]));


--G1_register_array[30][12] is Idecode:ID|register_array[30][12]
G1_register_array[30][12] = DFFEAS(G1L2418, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L434 is Idecode:ID|Mux19~255
G1L434 = T1_q_a[24] & (G1L433 & (G1_register_array[30][12]) # !G1L433 & G1_register_array[14][12]) # !T1_q_a[24] & (G1L433);


--G1L435 is Idecode:ID|Mux19~256
G1L435 = T1_q_a[22] & (G1L432 & (G1L434) # !G1L432 & G1L427) # !T1_q_a[22] & (G1L432);


--G1L436 is Idecode:ID|Mux19~257
G1L436 = T1_q_a[21] & G1L425 # !T1_q_a[21] & (G1L435);


--T1_q_a[12] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[12]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[12]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[12]_PORT_A_address_reg = DFFE(T1_q_a[12]_PORT_A_address, T1_q_a[12]_clock_0, , , );
T1_q_a[12]_clock_0 = MIPS_clock;
T1_q_a[12]_PORT_A_data_out = MEMORY(, , T1_q_a[12]_PORT_A_address_reg, , , , , , T1_q_a[12]_clock_0, , , , , );
T1_q_a[12] = T1_q_a[12]_PORT_A_data_out[0];


--G1L1088 is Idecode:ID|Mux51~208
G1L1088 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][12] # !T1_q_a[18] & (G1_register_array[17][12]));


--G1L1089 is Idecode:ID|Mux51~209
G1L1089 = T1_q_a[17] & (G1L1088 & (G1_register_array[23][12]) # !G1L1088 & G1_register_array[19][12]) # !T1_q_a[17] & (G1L1088);


--G1L1090 is Idecode:ID|Mux51~210
G1L1090 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][12] # !T1_q_a[17] & (G1_register_array[9][12]));


--G1L1091 is Idecode:ID|Mux51~211
G1L1091 = T1_q_a[18] & (G1L1090 & (G1_register_array[15][12]) # !G1L1090 & G1_register_array[13][12]) # !T1_q_a[18] & (G1L1090);


--G1L1092 is Idecode:ID|Mux51~212
G1L1092 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][12] # !T1_q_a[17] & (G1_register_array[1][12]));


--G1L1093 is Idecode:ID|Mux51~213
G1L1093 = T1_q_a[18] & (G1L1092 & (G1_register_array[7][12]) # !G1L1092 & G1_register_array[5][12]) # !T1_q_a[18] & (G1L1092);


--G1L1094 is Idecode:ID|Mux51~214
G1L1094 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1091 # !T1_q_a[19] & (G1L1093));


--G1L1095 is Idecode:ID|Mux51~215
G1L1095 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][12] # !T1_q_a[18] & (G1_register_array[25][12]));


--G1L1096 is Idecode:ID|Mux51~216
G1L1096 = T1_q_a[17] & (G1L1095 & (G1_register_array[31][12]) # !G1L1095 & G1_register_array[27][12]) # !T1_q_a[17] & (G1L1095);


--G1L1097 is Idecode:ID|Mux51~217
G1L1097 = T1_q_a[20] & (G1L1094 & (G1L1096) # !G1L1094 & G1L1089) # !T1_q_a[20] & (G1L1094);


--G1L1098 is Idecode:ID|Mux51~218
G1L1098 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][12] # !T1_q_a[19] & (G1_register_array[2][12]));


--G1L1099 is Idecode:ID|Mux51~219
G1L1099 = T1_q_a[20] & (G1L1098 & (G1_register_array[26][12]) # !G1L1098 & G1_register_array[18][12]) # !T1_q_a[20] & (G1L1098);


--G1L1100 is Idecode:ID|Mux51~220
G1L1100 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][12] # !T1_q_a[20] & (G1_register_array[4][12]));


--G1L1101 is Idecode:ID|Mux51~221
G1L1101 = T1_q_a[19] & (G1L1100 & (G1_register_array[28][12]) # !G1L1100 & G1_register_array[12][12]) # !T1_q_a[19] & (G1L1100);


--G1L1102 is Idecode:ID|Mux51~222
G1L1102 = T1_q_a[19] & G1_register_array[24][12] # !T1_q_a[19] & (G1_register_array[16][12]);


--G1L1103 is Idecode:ID|Mux51~223
G1L1103 = T1_q_a[20] & G1L1102 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][12]);


--G1L1104 is Idecode:ID|Mux51~224
G1L1104 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L1101 # !T1_q_a[18] & (G1L1103));


--G1L1105 is Idecode:ID|Mux51~225
G1L1105 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][12] # !T1_q_a[20] & (G1_register_array[6][12]));


--G1L1106 is Idecode:ID|Mux51~226
G1L1106 = T1_q_a[19] & (G1L1105 & (G1_register_array[30][12]) # !G1L1105 & G1_register_array[14][12]) # !T1_q_a[19] & (G1L1105);


--G1L1107 is Idecode:ID|Mux51~227
G1L1107 = T1_q_a[17] & (G1L1104 & (G1L1106) # !G1L1104 & G1L1099) # !T1_q_a[17] & (G1L1104);


--G1L1108 is Idecode:ID|Mux51~228
G1L1108 = T1_q_a[16] & G1L1097 # !T1_q_a[16] & (G1L1107);


--E1L221 is Execute:EXE|Binput[12]~2063
E1L221 = C1L4 & T1_q_a[12] # !C1L4 & (C1L5 & T1_q_a[12] # !C1L5 & (G1L1108));


--E1L10 is Execute:EXE|Add1~8712
E1L10 = G1L436 & (E1L221 # !E1_ALU_ctl[0]) # !G1L436 & E1L221 & !E1_ALU_ctl[0];


--G1_register_array[19][20] is Idecode:ID|register_array[19][20]
G1_register_array[19][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][20] is Idecode:ID|register_array[21][20]
G1_register_array[21][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][20] is Idecode:ID|register_array[17][20]
G1_register_array[17][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L248 is Idecode:ID|Mux11~213
G1L248 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][20] # !T1_q_a[23] & (G1_register_array[17][20]));


--G1_register_array[23][20] is Idecode:ID|register_array[23][20]
G1_register_array[23][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L249 is Idecode:ID|Mux11~214
G1L249 = T1_q_a[22] & (G1L248 & (G1_register_array[23][20]) # !G1L248 & G1_register_array[19][20]) # !T1_q_a[22] & (G1L248);


--G1_register_array[13][20] is Idecode:ID|register_array[13][20]
G1_register_array[13][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][20] is Idecode:ID|register_array[11][20]
G1_register_array[11][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][20] is Idecode:ID|register_array[9][20]
G1_register_array[9][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L250 is Idecode:ID|Mux11~215
G1L250 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][20] # !T1_q_a[22] & (G1_register_array[9][20]));


--G1_register_array[15][20] is Idecode:ID|register_array[15][20]
G1_register_array[15][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L251 is Idecode:ID|Mux11~216
G1L251 = T1_q_a[23] & (G1L250 & (G1_register_array[15][20]) # !G1L250 & G1_register_array[13][20]) # !T1_q_a[23] & (G1L250);


--G1_register_array[5][20] is Idecode:ID|register_array[5][20]
G1_register_array[5][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][20] is Idecode:ID|register_array[3][20]
G1_register_array[3][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][20] is Idecode:ID|register_array[1][20]
G1_register_array[1][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L252 is Idecode:ID|Mux11~217
G1L252 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][20] # !T1_q_a[22] & (G1_register_array[1][20]));


--G1_register_array[7][20] is Idecode:ID|register_array[7][20]
G1_register_array[7][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L253 is Idecode:ID|Mux11~218
G1L253 = T1_q_a[23] & (G1L252 & (G1_register_array[7][20]) # !G1L252 & G1_register_array[5][20]) # !T1_q_a[23] & (G1L252);


--G1L254 is Idecode:ID|Mux11~219
G1L254 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L251 # !T1_q_a[24] & (G1L253));


--G1_register_array[27][20] is Idecode:ID|register_array[27][20]
G1_register_array[27][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][20] is Idecode:ID|register_array[29][20]
G1_register_array[29][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][20] is Idecode:ID|register_array[25][20]
G1_register_array[25][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L255 is Idecode:ID|Mux11~220
G1L255 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][20] # !T1_q_a[23] & (G1_register_array[25][20]));


--G1_register_array[31][20] is Idecode:ID|register_array[31][20]
G1_register_array[31][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L256 is Idecode:ID|Mux11~221
G1L256 = T1_q_a[22] & (G1L255 & (G1_register_array[31][20]) # !G1L255 & G1_register_array[27][20]) # !T1_q_a[22] & (G1L255);


--G1L257 is Idecode:ID|Mux11~222
G1L257 = T1_q_a[25] & (G1L254 & (G1L256) # !G1L254 & G1L249) # !T1_q_a[25] & (G1L254);


--G1_register_array[18][20] is Idecode:ID|register_array[18][20]
G1_register_array[18][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][20] is Idecode:ID|register_array[10][20]
G1_register_array[10][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][20] is Idecode:ID|register_array[2][20]
G1_register_array[2][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L258 is Idecode:ID|Mux11~223
G1L258 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][20] # !T1_q_a[24] & (G1_register_array[2][20]));


--G1_register_array[26][20] is Idecode:ID|register_array[26][20]
G1_register_array[26][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L259 is Idecode:ID|Mux11~224
G1L259 = T1_q_a[25] & (G1L258 & (G1_register_array[26][20]) # !G1L258 & G1_register_array[18][20]) # !T1_q_a[25] & (G1L258);


--G1_register_array[12][20] is Idecode:ID|register_array[12][20]
G1_register_array[12][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][20] is Idecode:ID|register_array[20][20]
G1_register_array[20][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][20] is Idecode:ID|register_array[4][20]
G1_register_array[4][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L260 is Idecode:ID|Mux11~225
G1L260 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][20] # !T1_q_a[25] & (G1_register_array[4][20]));


--G1_register_array[28][20] is Idecode:ID|register_array[28][20]
G1_register_array[28][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L261 is Idecode:ID|Mux11~226
G1L261 = T1_q_a[24] & (G1L260 & (G1_register_array[28][20]) # !G1L260 & G1_register_array[12][20]) # !T1_q_a[24] & (G1L260);


--G1_register_array[24][20] is Idecode:ID|register_array[24][20]
G1_register_array[24][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][20] is Idecode:ID|register_array[16][20]
G1_register_array[16][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L262 is Idecode:ID|Mux11~227
G1L262 = T1_q_a[24] & G1_register_array[24][20] # !T1_q_a[24] & (G1_register_array[16][20]);


--G1_register_array[8][20] is Idecode:ID|register_array[8][20]
G1_register_array[8][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L263 is Idecode:ID|Mux11~228
G1L263 = T1_q_a[25] & G1L262 # !T1_q_a[25] & (G1_register_array[8][20] & T1_q_a[24]);


--G1L264 is Idecode:ID|Mux11~229
G1L264 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L261 # !T1_q_a[23] & (G1L263));


--G1_register_array[14][20] is Idecode:ID|register_array[14][20]
G1_register_array[14][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][20] is Idecode:ID|register_array[22][20]
G1_register_array[22][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][20] is Idecode:ID|register_array[6][20]
G1_register_array[6][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L265 is Idecode:ID|Mux11~230
G1L265 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][20] # !T1_q_a[25] & (G1_register_array[6][20]));


--G1_register_array[30][20] is Idecode:ID|register_array[30][20]
G1_register_array[30][20] = DFFEAS(G1L2419, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L266 is Idecode:ID|Mux11~231
G1L266 = T1_q_a[24] & (G1L265 & (G1_register_array[30][20]) # !G1L265 & G1_register_array[14][20]) # !T1_q_a[24] & (G1L265);


--G1L267 is Idecode:ID|Mux11~232
G1L267 = T1_q_a[22] & (G1L264 & (G1L266) # !G1L264 & G1L259) # !T1_q_a[22] & (G1L264);


--G1L268 is Idecode:ID|Mux11~233
G1L268 = T1_q_a[21] & G1L257 # !T1_q_a[21] & (G1L267);


--G1L920 is Idecode:ID|Mux43~208
G1L920 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][20] # !T1_q_a[18] & (G1_register_array[17][20]));


--G1L921 is Idecode:ID|Mux43~209
G1L921 = T1_q_a[17] & (G1L920 & (G1_register_array[23][20]) # !G1L920 & G1_register_array[19][20]) # !T1_q_a[17] & (G1L920);


--G1L922 is Idecode:ID|Mux43~210
G1L922 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][20] # !T1_q_a[17] & (G1_register_array[9][20]));


--G1L923 is Idecode:ID|Mux43~211
G1L923 = T1_q_a[18] & (G1L922 & (G1_register_array[15][20]) # !G1L922 & G1_register_array[13][20]) # !T1_q_a[18] & (G1L922);


--G1L924 is Idecode:ID|Mux43~212
G1L924 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][20] # !T1_q_a[17] & (G1_register_array[1][20]));


--G1L925 is Idecode:ID|Mux43~213
G1L925 = T1_q_a[18] & (G1L924 & (G1_register_array[7][20]) # !G1L924 & G1_register_array[5][20]) # !T1_q_a[18] & (G1L924);


--G1L926 is Idecode:ID|Mux43~214
G1L926 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L923 # !T1_q_a[19] & (G1L925));


--G1L927 is Idecode:ID|Mux43~215
G1L927 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][20] # !T1_q_a[18] & (G1_register_array[25][20]));


--G1L928 is Idecode:ID|Mux43~216
G1L928 = T1_q_a[17] & (G1L927 & (G1_register_array[31][20]) # !G1L927 & G1_register_array[27][20]) # !T1_q_a[17] & (G1L927);


--G1L929 is Idecode:ID|Mux43~217
G1L929 = T1_q_a[20] & (G1L926 & (G1L928) # !G1L926 & G1L921) # !T1_q_a[20] & (G1L926);


--G1L930 is Idecode:ID|Mux43~218
G1L930 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][20] # !T1_q_a[19] & (G1_register_array[2][20]));


--G1L931 is Idecode:ID|Mux43~219
G1L931 = T1_q_a[20] & (G1L930 & (G1_register_array[26][20]) # !G1L930 & G1_register_array[18][20]) # !T1_q_a[20] & (G1L930);


--G1L932 is Idecode:ID|Mux43~220
G1L932 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][20] # !T1_q_a[20] & (G1_register_array[4][20]));


--G1L933 is Idecode:ID|Mux43~221
G1L933 = T1_q_a[19] & (G1L932 & (G1_register_array[28][20]) # !G1L932 & G1_register_array[12][20]) # !T1_q_a[19] & (G1L932);


--G1L934 is Idecode:ID|Mux43~222
G1L934 = T1_q_a[19] & G1_register_array[24][20] # !T1_q_a[19] & (G1_register_array[16][20]);


--G1L935 is Idecode:ID|Mux43~223
G1L935 = T1_q_a[20] & G1L934 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][20]);


--G1L936 is Idecode:ID|Mux43~224
G1L936 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L933 # !T1_q_a[18] & (G1L935));


--G1L937 is Idecode:ID|Mux43~225
G1L937 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][20] # !T1_q_a[20] & (G1_register_array[6][20]));


--G1L938 is Idecode:ID|Mux43~226
G1L938 = T1_q_a[19] & (G1L937 & (G1_register_array[30][20]) # !G1L937 & G1_register_array[14][20]) # !T1_q_a[19] & (G1L937);


--G1L939 is Idecode:ID|Mux43~227
G1L939 = T1_q_a[17] & (G1L936 & (G1L938) # !G1L936 & G1L931) # !T1_q_a[17] & (G1L936);


--G1L940 is Idecode:ID|Mux43~228
G1L940 = T1_q_a[16] & G1L929 # !T1_q_a[16] & (G1L939);


--E1L229 is Execute:EXE|Binput[20]~2064
E1L229 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L940));


--E1L11 is Execute:EXE|Add1~8713
E1L11 = G1L268 & (E1L229 # !E1_ALU_ctl[0]) # !G1L268 & E1L229 & !E1_ALU_ctl[0];


--G1_register_array[21][8] is Idecode:ID|register_array[21][8]
G1_register_array[21][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][8] is Idecode:ID|register_array[19][8]
G1_register_array[19][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][8] is Idecode:ID|register_array[17][8]
G1_register_array[17][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L500 is Idecode:ID|Mux23~213
G1L500 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][8] # !T1_q_a[22] & (G1_register_array[17][8]));


--G1_register_array[23][8] is Idecode:ID|register_array[23][8]
G1_register_array[23][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L501 is Idecode:ID|Mux23~214
G1L501 = T1_q_a[23] & (G1L500 & (G1_register_array[23][8]) # !G1L500 & G1_register_array[21][8]) # !T1_q_a[23] & (G1L500);


--G1_register_array[11][8] is Idecode:ID|register_array[11][8]
G1_register_array[11][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][8] is Idecode:ID|register_array[13][8]
G1_register_array[13][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][8] is Idecode:ID|register_array[9][8]
G1_register_array[9][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L502 is Idecode:ID|Mux23~215
G1L502 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][8] # !T1_q_a[23] & (G1_register_array[9][8]));


--G1_register_array[15][8] is Idecode:ID|register_array[15][8]
G1_register_array[15][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L503 is Idecode:ID|Mux23~216
G1L503 = T1_q_a[22] & (G1L502 & (G1_register_array[15][8]) # !G1L502 & G1_register_array[11][8]) # !T1_q_a[22] & (G1L502);


--G1_register_array[3][8] is Idecode:ID|register_array[3][8]
G1_register_array[3][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][8] is Idecode:ID|register_array[5][8]
G1_register_array[5][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][8] is Idecode:ID|register_array[1][8]
G1_register_array[1][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L504 is Idecode:ID|Mux23~217
G1L504 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][8] # !T1_q_a[23] & (G1_register_array[1][8]));


--G1_register_array[7][8] is Idecode:ID|register_array[7][8]
G1_register_array[7][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L505 is Idecode:ID|Mux23~218
G1L505 = T1_q_a[22] & (G1L504 & (G1_register_array[7][8]) # !G1L504 & G1_register_array[3][8]) # !T1_q_a[22] & (G1L504);


--G1L506 is Idecode:ID|Mux23~219
G1L506 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L503 # !T1_q_a[24] & (G1L505));


--G1_register_array[29][8] is Idecode:ID|register_array[29][8]
G1_register_array[29][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][8] is Idecode:ID|register_array[27][8]
G1_register_array[27][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][8] is Idecode:ID|register_array[25][8]
G1_register_array[25][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L507 is Idecode:ID|Mux23~220
G1L507 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][8] # !T1_q_a[22] & (G1_register_array[25][8]));


--G1_register_array[31][8] is Idecode:ID|register_array[31][8]
G1_register_array[31][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L508 is Idecode:ID|Mux23~221
G1L508 = T1_q_a[23] & (G1L507 & (G1_register_array[31][8]) # !G1L507 & G1_register_array[29][8]) # !T1_q_a[23] & (G1L507);


--G1L509 is Idecode:ID|Mux23~222
G1L509 = T1_q_a[25] & (G1L506 & (G1L508) # !G1L506 & G1L501) # !T1_q_a[25] & (G1L506);


--G1_register_array[12][8] is Idecode:ID|register_array[12][8]
G1_register_array[12][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][8] is Idecode:ID|register_array[20][8]
G1_register_array[20][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][8] is Idecode:ID|register_array[4][8]
G1_register_array[4][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L510 is Idecode:ID|Mux23~223
G1L510 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][8] # !T1_q_a[25] & (G1_register_array[4][8]));


--G1_register_array[28][8] is Idecode:ID|register_array[28][8]
G1_register_array[28][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L511 is Idecode:ID|Mux23~224
G1L511 = T1_q_a[24] & (G1L510 & (G1_register_array[28][8]) # !G1L510 & G1_register_array[12][8]) # !T1_q_a[24] & (G1L510);


--G1_register_array[18][8] is Idecode:ID|register_array[18][8]
G1_register_array[18][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][8] is Idecode:ID|register_array[10][8]
G1_register_array[10][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][8] is Idecode:ID|register_array[2][8]
G1_register_array[2][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L512 is Idecode:ID|Mux23~225
G1L512 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][8] # !T1_q_a[24] & (G1_register_array[2][8]));


--G1_register_array[26][8] is Idecode:ID|register_array[26][8]
G1_register_array[26][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L513 is Idecode:ID|Mux23~226
G1L513 = T1_q_a[25] & (G1L512 & (G1_register_array[26][8]) # !G1L512 & G1_register_array[18][8]) # !T1_q_a[25] & (G1L512);


--G1_register_array[24][8] is Idecode:ID|register_array[24][8]
G1_register_array[24][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][8] is Idecode:ID|register_array[16][8]
G1_register_array[16][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L514 is Idecode:ID|Mux23~227
G1L514 = T1_q_a[24] & G1_register_array[24][8] # !T1_q_a[24] & (G1_register_array[16][8]);


--G1_register_array[8][8] is Idecode:ID|register_array[8][8]
G1_register_array[8][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L515 is Idecode:ID|Mux23~228
G1L515 = T1_q_a[25] & G1L514 # !T1_q_a[25] & (G1_register_array[8][8] & T1_q_a[24]);


--G1L516 is Idecode:ID|Mux23~229
G1L516 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L513 # !T1_q_a[22] & (G1L515));


--G1_register_array[14][8] is Idecode:ID|register_array[14][8]
G1_register_array[14][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][8] is Idecode:ID|register_array[22][8]
G1_register_array[22][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][8] is Idecode:ID|register_array[6][8]
G1_register_array[6][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L517 is Idecode:ID|Mux23~230
G1L517 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][8] # !T1_q_a[25] & (G1_register_array[6][8]));


--G1_register_array[30][8] is Idecode:ID|register_array[30][8]
G1_register_array[30][8] = DFFEAS(G1L2420, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L518 is Idecode:ID|Mux23~231
G1L518 = T1_q_a[24] & (G1L517 & (G1_register_array[30][8]) # !G1L517 & G1_register_array[14][8]) # !T1_q_a[24] & (G1L517);


--G1L519 is Idecode:ID|Mux23~232
G1L519 = T1_q_a[23] & (G1L516 & (G1L518) # !G1L516 & G1L511) # !T1_q_a[23] & (G1L516);


--G1L520 is Idecode:ID|Mux23~233
G1L520 = T1_q_a[21] & G1L509 # !T1_q_a[21] & (G1L519);


--T1_q_a[8] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[8]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[8]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[8]_PORT_A_address_reg = DFFE(T1_q_a[8]_PORT_A_address, T1_q_a[8]_clock_0, , , );
T1_q_a[8]_clock_0 = MIPS_clock;
T1_q_a[8]_PORT_A_data_out = MEMORY(, , T1_q_a[8]_PORT_A_address_reg, , , , , , T1_q_a[8]_clock_0, , , , , );
T1_q_a[8] = T1_q_a[8]_PORT_A_data_out[0];


--G1L1172 is Idecode:ID|Mux55~208
G1L1172 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][8] # !T1_q_a[17] & (G1_register_array[17][8]));


--G1L1173 is Idecode:ID|Mux55~209
G1L1173 = T1_q_a[18] & (G1L1172 & (G1_register_array[23][8]) # !G1L1172 & G1_register_array[21][8]) # !T1_q_a[18] & (G1L1172);


--G1L1174 is Idecode:ID|Mux55~210
G1L1174 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][8] # !T1_q_a[18] & (G1_register_array[9][8]));


--G1L1175 is Idecode:ID|Mux55~211
G1L1175 = T1_q_a[17] & (G1L1174 & (G1_register_array[15][8]) # !G1L1174 & G1_register_array[11][8]) # !T1_q_a[17] & (G1L1174);


--G1L1176 is Idecode:ID|Mux55~212
G1L1176 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][8] # !T1_q_a[18] & (G1_register_array[1][8]));


--G1L1177 is Idecode:ID|Mux55~213
G1L1177 = T1_q_a[17] & (G1L1176 & (G1_register_array[7][8]) # !G1L1176 & G1_register_array[3][8]) # !T1_q_a[17] & (G1L1176);


--G1L1178 is Idecode:ID|Mux55~214
G1L1178 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1175 # !T1_q_a[19] & (G1L1177));


--G1L1179 is Idecode:ID|Mux55~215
G1L1179 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][8] # !T1_q_a[17] & (G1_register_array[25][8]));


--G1L1180 is Idecode:ID|Mux55~216
G1L1180 = T1_q_a[18] & (G1L1179 & (G1_register_array[31][8]) # !G1L1179 & G1_register_array[29][8]) # !T1_q_a[18] & (G1L1179);


--G1L1181 is Idecode:ID|Mux55~217
G1L1181 = T1_q_a[20] & (G1L1178 & (G1L1180) # !G1L1178 & G1L1173) # !T1_q_a[20] & (G1L1178);


--G1L1182 is Idecode:ID|Mux55~218
G1L1182 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][8] # !T1_q_a[20] & (G1_register_array[4][8]));


--G1L1183 is Idecode:ID|Mux55~219
G1L1183 = T1_q_a[19] & (G1L1182 & (G1_register_array[28][8]) # !G1L1182 & G1_register_array[12][8]) # !T1_q_a[19] & (G1L1182);


--G1L1184 is Idecode:ID|Mux55~220
G1L1184 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][8] # !T1_q_a[19] & (G1_register_array[2][8]));


--G1L1185 is Idecode:ID|Mux55~221
G1L1185 = T1_q_a[20] & (G1L1184 & (G1_register_array[26][8]) # !G1L1184 & G1_register_array[18][8]) # !T1_q_a[20] & (G1L1184);


--G1L1186 is Idecode:ID|Mux55~222
G1L1186 = T1_q_a[19] & G1_register_array[24][8] # !T1_q_a[19] & (G1_register_array[16][8]);


--G1L1187 is Idecode:ID|Mux55~223
G1L1187 = T1_q_a[20] & G1L1186 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][8]);


--G1L1188 is Idecode:ID|Mux55~224
G1L1188 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L1185 # !T1_q_a[17] & (G1L1187));


--G1L1189 is Idecode:ID|Mux55~225
G1L1189 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][8] # !T1_q_a[20] & (G1_register_array[6][8]));


--G1L1190 is Idecode:ID|Mux55~226
G1L1190 = T1_q_a[19] & (G1L1189 & (G1_register_array[30][8]) # !G1L1189 & G1_register_array[14][8]) # !T1_q_a[19] & (G1L1189);


--G1L1191 is Idecode:ID|Mux55~227
G1L1191 = T1_q_a[18] & (G1L1188 & (G1L1190) # !G1L1188 & G1L1183) # !T1_q_a[18] & (G1L1188);


--G1L1192 is Idecode:ID|Mux55~228
G1L1192 = T1_q_a[16] & G1L1181 # !T1_q_a[16] & (G1L1191);


--E1L217 is Execute:EXE|Binput[8]~2065
E1L217 = C1L4 & T1_q_a[8] # !C1L4 & (C1L5 & T1_q_a[8] # !C1L5 & (G1L1192));


--E1L12 is Execute:EXE|Add1~8714
E1L12 = G1L520 & (E1L217 # !E1_ALU_ctl[0]) # !G1L520 & E1L217 & !E1_ALU_ctl[0];


--E1L241 is Execute:EXE|Equal0~892
E1L241 = E1L10 # E1L11 # E1L12;


--C1L6 is control:CTL|Equal3~29
C1L6 = T1_q_a[28] & C1L1 & !T1_q_a[26];


--T1_q_a[1] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[1]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[1]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[1]_PORT_A_address_reg = DFFE(T1_q_a[1]_PORT_A_address, T1_q_a[1]_clock_0, , , );
T1_q_a[1]_clock_0 = MIPS_clock;
T1_q_a[1]_PORT_A_data_out = MEMORY(, , T1_q_a[1]_PORT_A_address_reg, , , , , , T1_q_a[1]_clock_0, , , , , );
T1_q_a[1] = T1_q_a[1]_PORT_A_data_out[0];


--E1L183 is Execute:EXE|ALU_ctl~1
E1L183 = C1L1 & T1_q_a[1] & !T1_q_a[28] & !T1_q_a[26];


--E1L13 is Execute:EXE|Add1~8715
E1L13 = E1L221 $ (C1L6 # E1L183);


--G1_register_array[19][11] is Idecode:ID|register_array[19][11]
G1_register_array[19][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][11] is Idecode:ID|register_array[21][11]
G1_register_array[21][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][11] is Idecode:ID|register_array[17][11]
G1_register_array[17][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L437 is Idecode:ID|Mux20~213
G1L437 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][11] # !T1_q_a[23] & (G1_register_array[17][11]));


--G1_register_array[23][11] is Idecode:ID|register_array[23][11]
G1_register_array[23][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L438 is Idecode:ID|Mux20~214
G1L438 = T1_q_a[22] & (G1L437 & (G1_register_array[23][11]) # !G1L437 & G1_register_array[19][11]) # !T1_q_a[22] & (G1L437);


--G1_register_array[13][11] is Idecode:ID|register_array[13][11]
G1_register_array[13][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][11] is Idecode:ID|register_array[11][11]
G1_register_array[11][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][11] is Idecode:ID|register_array[9][11]
G1_register_array[9][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L439 is Idecode:ID|Mux20~215
G1L439 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][11] # !T1_q_a[22] & (G1_register_array[9][11]));


--G1_register_array[15][11] is Idecode:ID|register_array[15][11]
G1_register_array[15][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L440 is Idecode:ID|Mux20~216
G1L440 = T1_q_a[23] & (G1L439 & (G1_register_array[15][11]) # !G1L439 & G1_register_array[13][11]) # !T1_q_a[23] & (G1L439);


--G1_register_array[5][11] is Idecode:ID|register_array[5][11]
G1_register_array[5][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][11] is Idecode:ID|register_array[3][11]
G1_register_array[3][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][11] is Idecode:ID|register_array[1][11]
G1_register_array[1][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L441 is Idecode:ID|Mux20~217
G1L441 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][11] # !T1_q_a[22] & (G1_register_array[1][11]));


--G1_register_array[7][11] is Idecode:ID|register_array[7][11]
G1_register_array[7][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L442 is Idecode:ID|Mux20~218
G1L442 = T1_q_a[23] & (G1L441 & (G1_register_array[7][11]) # !G1L441 & G1_register_array[5][11]) # !T1_q_a[23] & (G1L441);


--G1L443 is Idecode:ID|Mux20~219
G1L443 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L440 # !T1_q_a[24] & (G1L442));


--G1_register_array[27][11] is Idecode:ID|register_array[27][11]
G1_register_array[27][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][11] is Idecode:ID|register_array[29][11]
G1_register_array[29][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][11] is Idecode:ID|register_array[25][11]
G1_register_array[25][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L444 is Idecode:ID|Mux20~220
G1L444 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][11] # !T1_q_a[23] & (G1_register_array[25][11]));


--G1_register_array[31][11] is Idecode:ID|register_array[31][11]
G1_register_array[31][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L445 is Idecode:ID|Mux20~221
G1L445 = T1_q_a[22] & (G1L444 & (G1_register_array[31][11]) # !G1L444 & G1_register_array[27][11]) # !T1_q_a[22] & (G1L444);


--G1L446 is Idecode:ID|Mux20~222
G1L446 = T1_q_a[25] & (G1L443 & (G1L445) # !G1L443 & G1L438) # !T1_q_a[25] & (G1L443);


--G1_register_array[18][11] is Idecode:ID|register_array[18][11]
G1_register_array[18][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][11] is Idecode:ID|register_array[10][11]
G1_register_array[10][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][11] is Idecode:ID|register_array[2][11]
G1_register_array[2][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L447 is Idecode:ID|Mux20~223
G1L447 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][11] # !T1_q_a[24] & (G1_register_array[2][11]));


--G1_register_array[26][11] is Idecode:ID|register_array[26][11]
G1_register_array[26][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L448 is Idecode:ID|Mux20~224
G1L448 = T1_q_a[25] & (G1L447 & (G1_register_array[26][11]) # !G1L447 & G1_register_array[18][11]) # !T1_q_a[25] & (G1L447);


--G1_register_array[12][11] is Idecode:ID|register_array[12][11]
G1_register_array[12][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][11] is Idecode:ID|register_array[20][11]
G1_register_array[20][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][11] is Idecode:ID|register_array[4][11]
G1_register_array[4][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L449 is Idecode:ID|Mux20~225
G1L449 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][11] # !T1_q_a[25] & (G1_register_array[4][11]));


--G1_register_array[28][11] is Idecode:ID|register_array[28][11]
G1_register_array[28][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L450 is Idecode:ID|Mux20~226
G1L450 = T1_q_a[24] & (G1L449 & (G1_register_array[28][11]) # !G1L449 & G1_register_array[12][11]) # !T1_q_a[24] & (G1L449);


--G1_register_array[24][11] is Idecode:ID|register_array[24][11]
G1_register_array[24][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][11] is Idecode:ID|register_array[16][11]
G1_register_array[16][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L451 is Idecode:ID|Mux20~227
G1L451 = T1_q_a[24] & G1_register_array[24][11] # !T1_q_a[24] & (G1_register_array[16][11]);


--G1_register_array[8][11] is Idecode:ID|register_array[8][11]
G1_register_array[8][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L452 is Idecode:ID|Mux20~228
G1L452 = T1_q_a[25] & G1L451 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][11]);


--G1L453 is Idecode:ID|Mux20~229
G1L453 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L450 # !T1_q_a[23] & (G1L452));


--G1_register_array[14][11] is Idecode:ID|register_array[14][11]
G1_register_array[14][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][11] is Idecode:ID|register_array[22][11]
G1_register_array[22][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][11] is Idecode:ID|register_array[6][11]
G1_register_array[6][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L454 is Idecode:ID|Mux20~230
G1L454 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][11] # !T1_q_a[25] & (G1_register_array[6][11]));


--G1_register_array[30][11] is Idecode:ID|register_array[30][11]
G1_register_array[30][11] = DFFEAS(G1L2421, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L455 is Idecode:ID|Mux20~231
G1L455 = T1_q_a[24] & (G1L454 & (G1_register_array[30][11]) # !G1L454 & G1_register_array[14][11]) # !T1_q_a[24] & (G1L454);


--G1L456 is Idecode:ID|Mux20~232
G1L456 = T1_q_a[22] & (G1L453 & (G1L455) # !G1L453 & G1L448) # !T1_q_a[22] & (G1L453);


--G1L457 is Idecode:ID|Mux20~233
G1L457 = T1_q_a[21] & G1L446 # !T1_q_a[21] & (G1L456);


--T1_q_a[11] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[11]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[11]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[11]_PORT_A_address_reg = DFFE(T1_q_a[11]_PORT_A_address, T1_q_a[11]_clock_0, , , );
T1_q_a[11]_clock_0 = MIPS_clock;
T1_q_a[11]_PORT_A_data_out = MEMORY(, , T1_q_a[11]_PORT_A_address_reg, , , , , , T1_q_a[11]_clock_0, , , , , );
T1_q_a[11] = T1_q_a[11]_PORT_A_data_out[0];


--G1L1109 is Idecode:ID|Mux52~208
G1L1109 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][11] # !T1_q_a[18] & (G1_register_array[17][11]));


--G1L1110 is Idecode:ID|Mux52~209
G1L1110 = T1_q_a[17] & (G1L1109 & (G1_register_array[23][11]) # !G1L1109 & G1_register_array[19][11]) # !T1_q_a[17] & (G1L1109);


--G1L1111 is Idecode:ID|Mux52~210
G1L1111 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][11] # !T1_q_a[17] & (G1_register_array[9][11]));


--G1L1112 is Idecode:ID|Mux52~211
G1L1112 = T1_q_a[18] & (G1L1111 & (G1_register_array[15][11]) # !G1L1111 & G1_register_array[13][11]) # !T1_q_a[18] & (G1L1111);


--G1L1113 is Idecode:ID|Mux52~212
G1L1113 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][11] # !T1_q_a[17] & (G1_register_array[1][11]));


--G1L1114 is Idecode:ID|Mux52~213
G1L1114 = T1_q_a[18] & (G1L1113 & (G1_register_array[7][11]) # !G1L1113 & G1_register_array[5][11]) # !T1_q_a[18] & (G1L1113);


--G1L1115 is Idecode:ID|Mux52~214
G1L1115 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1112 # !T1_q_a[19] & (G1L1114));


--G1L1116 is Idecode:ID|Mux52~215
G1L1116 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][11] # !T1_q_a[18] & (G1_register_array[25][11]));


--G1L1117 is Idecode:ID|Mux52~216
G1L1117 = T1_q_a[17] & (G1L1116 & (G1_register_array[31][11]) # !G1L1116 & G1_register_array[27][11]) # !T1_q_a[17] & (G1L1116);


--G1L1118 is Idecode:ID|Mux52~217
G1L1118 = T1_q_a[20] & (G1L1115 & (G1L1117) # !G1L1115 & G1L1110) # !T1_q_a[20] & (G1L1115);


--G1L1119 is Idecode:ID|Mux52~218
G1L1119 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][11] # !T1_q_a[19] & (G1_register_array[2][11]));


--G1L1120 is Idecode:ID|Mux52~219
G1L1120 = T1_q_a[20] & (G1L1119 & (G1_register_array[26][11]) # !G1L1119 & G1_register_array[18][11]) # !T1_q_a[20] & (G1L1119);


--G1L1121 is Idecode:ID|Mux52~220
G1L1121 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][11] # !T1_q_a[20] & (G1_register_array[4][11]));


--G1L1122 is Idecode:ID|Mux52~221
G1L1122 = T1_q_a[19] & (G1L1121 & (G1_register_array[28][11]) # !G1L1121 & G1_register_array[12][11]) # !T1_q_a[19] & (G1L1121);


--G1L1123 is Idecode:ID|Mux52~222
G1L1123 = T1_q_a[19] & G1_register_array[24][11] # !T1_q_a[19] & (G1_register_array[16][11]);


--G1L1124 is Idecode:ID|Mux52~223
G1L1124 = T1_q_a[20] & G1L1123 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][11]);


--G1L1125 is Idecode:ID|Mux52~224
G1L1125 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L1122 # !T1_q_a[18] & (G1L1124));


--G1L1126 is Idecode:ID|Mux52~225
G1L1126 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][11] # !T1_q_a[20] & (G1_register_array[6][11]));


--G1L1127 is Idecode:ID|Mux52~226
G1L1127 = T1_q_a[19] & (G1L1126 & (G1_register_array[30][11]) # !G1L1126 & G1_register_array[14][11]) # !T1_q_a[19] & (G1L1126);


--G1L1128 is Idecode:ID|Mux52~227
G1L1128 = T1_q_a[17] & (G1L1125 & (G1L1127) # !G1L1125 & G1L1120) # !T1_q_a[17] & (G1L1125);


--G1L1129 is Idecode:ID|Mux52~228
G1L1129 = T1_q_a[16] & G1L1118 # !T1_q_a[16] & (G1L1128);


--E1L220 is Execute:EXE|Binput[11]~2066
E1L220 = C1L4 & T1_q_a[11] # !C1L4 & (C1L5 & T1_q_a[11] # !C1L5 & (G1L1129));


--E1L14 is Execute:EXE|Add1~8716
E1L14 = E1L220 $ (C1L6 # E1L183);


--G1_register_array[21][10] is Idecode:ID|register_array[21][10]
G1_register_array[21][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][10] is Idecode:ID|register_array[19][10]
G1_register_array[19][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][10] is Idecode:ID|register_array[17][10]
G1_register_array[17][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L458 is Idecode:ID|Mux21~239
G1L458 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][10] # !T1_q_a[22] & (G1_register_array[17][10]));


--G1_register_array[23][10] is Idecode:ID|register_array[23][10]
G1_register_array[23][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L459 is Idecode:ID|Mux21~240
G1L459 = T1_q_a[23] & (G1L458 & (G1_register_array[23][10]) # !G1L458 & G1_register_array[21][10]) # !T1_q_a[23] & (G1L458);


--G1_register_array[11][10] is Idecode:ID|register_array[11][10]
G1_register_array[11][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][10] is Idecode:ID|register_array[13][10]
G1_register_array[13][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][10] is Idecode:ID|register_array[9][10]
G1_register_array[9][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L460 is Idecode:ID|Mux21~241
G1L460 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][10] # !T1_q_a[23] & (G1_register_array[9][10]));


--G1_register_array[15][10] is Idecode:ID|register_array[15][10]
G1_register_array[15][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L461 is Idecode:ID|Mux21~242
G1L461 = T1_q_a[22] & (G1L460 & (G1_register_array[15][10]) # !G1L460 & G1_register_array[11][10]) # !T1_q_a[22] & (G1L460);


--G1_register_array[3][10] is Idecode:ID|register_array[3][10]
G1_register_array[3][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][10] is Idecode:ID|register_array[5][10]
G1_register_array[5][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][10] is Idecode:ID|register_array[1][10]
G1_register_array[1][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L462 is Idecode:ID|Mux21~243
G1L462 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][10] # !T1_q_a[23] & (G1_register_array[1][10]));


--G1_register_array[7][10] is Idecode:ID|register_array[7][10]
G1_register_array[7][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L463 is Idecode:ID|Mux21~244
G1L463 = T1_q_a[22] & (G1L462 & (G1_register_array[7][10]) # !G1L462 & G1_register_array[3][10]) # !T1_q_a[22] & (G1L462);


--G1L464 is Idecode:ID|Mux21~245
G1L464 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L461 # !T1_q_a[24] & (G1L463));


--G1_register_array[29][10] is Idecode:ID|register_array[29][10]
G1_register_array[29][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][10] is Idecode:ID|register_array[27][10]
G1_register_array[27][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][10] is Idecode:ID|register_array[25][10]
G1_register_array[25][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L465 is Idecode:ID|Mux21~246
G1L465 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][10] # !T1_q_a[22] & (G1_register_array[25][10]));


--G1_register_array[31][10] is Idecode:ID|register_array[31][10]
G1_register_array[31][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L466 is Idecode:ID|Mux21~247
G1L466 = T1_q_a[23] & (G1L465 & (G1_register_array[31][10]) # !G1L465 & G1_register_array[29][10]) # !T1_q_a[23] & (G1L465);


--G1L467 is Idecode:ID|Mux21~248
G1L467 = T1_q_a[25] & (G1L464 & (G1L466) # !G1L464 & G1L459) # !T1_q_a[25] & (G1L464);


--G1_register_array[12][10] is Idecode:ID|register_array[12][10]
G1_register_array[12][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][10] is Idecode:ID|register_array[20][10]
G1_register_array[20][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][10] is Idecode:ID|register_array[4][10]
G1_register_array[4][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L468 is Idecode:ID|Mux21~249
G1L468 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][10] # !T1_q_a[25] & (G1_register_array[4][10]));


--G1_register_array[28][10] is Idecode:ID|register_array[28][10]
G1_register_array[28][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L469 is Idecode:ID|Mux21~250
G1L469 = T1_q_a[24] & (G1L468 & (G1_register_array[28][10]) # !G1L468 & G1_register_array[12][10]) # !T1_q_a[24] & (G1L468);


--G1_register_array[18][10] is Idecode:ID|register_array[18][10]
G1_register_array[18][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][10] is Idecode:ID|register_array[10][10]
G1_register_array[10][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][10] is Idecode:ID|register_array[2][10]
G1_register_array[2][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L470 is Idecode:ID|Mux21~251
G1L470 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][10] # !T1_q_a[24] & (G1_register_array[2][10]));


--G1_register_array[26][10] is Idecode:ID|register_array[26][10]
G1_register_array[26][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L471 is Idecode:ID|Mux21~252
G1L471 = T1_q_a[25] & (G1L470 & (G1_register_array[26][10]) # !G1L470 & G1_register_array[18][10]) # !T1_q_a[25] & (G1L470);


--G1_register_array[24][10] is Idecode:ID|register_array[24][10]
G1_register_array[24][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][10] is Idecode:ID|register_array[16][10]
G1_register_array[16][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L472 is Idecode:ID|Mux21~253
G1L472 = T1_q_a[24] & G1_register_array[24][10] # !T1_q_a[24] & (G1_register_array[16][10]);


--G1_register_array[8][10] is Idecode:ID|register_array[8][10]
G1_register_array[8][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L473 is Idecode:ID|Mux21~254
G1L473 = T1_q_a[25] & G1L472 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][10]);


--G1L474 is Idecode:ID|Mux21~255
G1L474 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L471 # !T1_q_a[22] & (G1L473));


--G1_register_array[14][10] is Idecode:ID|register_array[14][10]
G1_register_array[14][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][10] is Idecode:ID|register_array[22][10]
G1_register_array[22][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][10] is Idecode:ID|register_array[6][10]
G1_register_array[6][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L475 is Idecode:ID|Mux21~256
G1L475 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][10] # !T1_q_a[25] & (G1_register_array[6][10]));


--G1_register_array[30][10] is Idecode:ID|register_array[30][10]
G1_register_array[30][10] = DFFEAS(G1L2422, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L476 is Idecode:ID|Mux21~257
G1L476 = T1_q_a[24] & (G1L475 & (G1_register_array[30][10]) # !G1L475 & G1_register_array[14][10]) # !T1_q_a[24] & (G1L475);


--G1L477 is Idecode:ID|Mux21~258
G1L477 = T1_q_a[23] & (G1L474 & (G1L476) # !G1L474 & G1L469) # !T1_q_a[23] & (G1L474);


--G1L478 is Idecode:ID|Mux21~259
G1L478 = T1_q_a[21] & G1L467 # !T1_q_a[21] & (G1L477);


--T1_q_a[10] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[10]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[10]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[10]_PORT_A_address_reg = DFFE(T1_q_a[10]_PORT_A_address, T1_q_a[10]_clock_0, , , );
T1_q_a[10]_clock_0 = MIPS_clock;
T1_q_a[10]_PORT_A_data_out = MEMORY(, , T1_q_a[10]_PORT_A_address_reg, , , , , , T1_q_a[10]_clock_0, , , , , );
T1_q_a[10] = T1_q_a[10]_PORT_A_data_out[0];


--G1L1130 is Idecode:ID|Mux53~208
G1L1130 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][10] # !T1_q_a[17] & (G1_register_array[17][10]));


--G1L1131 is Idecode:ID|Mux53~209
G1L1131 = T1_q_a[18] & (G1L1130 & (G1_register_array[23][10]) # !G1L1130 & G1_register_array[21][10]) # !T1_q_a[18] & (G1L1130);


--G1L1132 is Idecode:ID|Mux53~210
G1L1132 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][10] # !T1_q_a[18] & (G1_register_array[9][10]));


--G1L1133 is Idecode:ID|Mux53~211
G1L1133 = T1_q_a[17] & (G1L1132 & (G1_register_array[15][10]) # !G1L1132 & G1_register_array[11][10]) # !T1_q_a[17] & (G1L1132);


--G1L1134 is Idecode:ID|Mux53~212
G1L1134 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][10] # !T1_q_a[18] & (G1_register_array[1][10]));


--G1L1135 is Idecode:ID|Mux53~213
G1L1135 = T1_q_a[17] & (G1L1134 & (G1_register_array[7][10]) # !G1L1134 & G1_register_array[3][10]) # !T1_q_a[17] & (G1L1134);


--G1L1136 is Idecode:ID|Mux53~214
G1L1136 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1133 # !T1_q_a[19] & (G1L1135));


--G1L1137 is Idecode:ID|Mux53~215
G1L1137 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][10] # !T1_q_a[17] & (G1_register_array[25][10]));


--G1L1138 is Idecode:ID|Mux53~216
G1L1138 = T1_q_a[18] & (G1L1137 & (G1_register_array[31][10]) # !G1L1137 & G1_register_array[29][10]) # !T1_q_a[18] & (G1L1137);


--G1L1139 is Idecode:ID|Mux53~217
G1L1139 = T1_q_a[20] & (G1L1136 & (G1L1138) # !G1L1136 & G1L1131) # !T1_q_a[20] & (G1L1136);


--G1L1140 is Idecode:ID|Mux53~218
G1L1140 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][10] # !T1_q_a[20] & (G1_register_array[4][10]));


--G1L1141 is Idecode:ID|Mux53~219
G1L1141 = T1_q_a[19] & (G1L1140 & (G1_register_array[28][10]) # !G1L1140 & G1_register_array[12][10]) # !T1_q_a[19] & (G1L1140);


--G1L1142 is Idecode:ID|Mux53~220
G1L1142 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][10] # !T1_q_a[19] & (G1_register_array[2][10]));


--G1L1143 is Idecode:ID|Mux53~221
G1L1143 = T1_q_a[20] & (G1L1142 & (G1_register_array[26][10]) # !G1L1142 & G1_register_array[18][10]) # !T1_q_a[20] & (G1L1142);


--G1L1144 is Idecode:ID|Mux53~222
G1L1144 = T1_q_a[19] & G1_register_array[24][10] # !T1_q_a[19] & (G1_register_array[16][10]);


--G1L1145 is Idecode:ID|Mux53~223
G1L1145 = T1_q_a[20] & G1L1144 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][10]);


--G1L1146 is Idecode:ID|Mux53~224
G1L1146 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L1143 # !T1_q_a[17] & (G1L1145));


--G1L1147 is Idecode:ID|Mux53~225
G1L1147 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][10] # !T1_q_a[20] & (G1_register_array[6][10]));


--G1L1148 is Idecode:ID|Mux53~226
G1L1148 = T1_q_a[19] & (G1L1147 & (G1_register_array[30][10]) # !G1L1147 & G1_register_array[14][10]) # !T1_q_a[19] & (G1L1147);


--G1L1149 is Idecode:ID|Mux53~227
G1L1149 = T1_q_a[18] & (G1L1146 & (G1L1148) # !G1L1146 & G1L1141) # !T1_q_a[18] & (G1L1146);


--G1L1150 is Idecode:ID|Mux53~228
G1L1150 = T1_q_a[16] & G1L1139 # !T1_q_a[16] & (G1L1149);


--E1L219 is Execute:EXE|Binput[10]~2067
E1L219 = C1L4 & T1_q_a[10] # !C1L4 & (C1L5 & T1_q_a[10] # !C1L5 & (G1L1150));


--E1L15 is Execute:EXE|Add1~8717
E1L15 = E1L219 $ (C1L6 # E1L183);


--G1_register_array[19][9] is Idecode:ID|register_array[19][9]
G1_register_array[19][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][9] is Idecode:ID|register_array[21][9]
G1_register_array[21][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][9] is Idecode:ID|register_array[17][9]
G1_register_array[17][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L479 is Idecode:ID|Mux22~213
G1L479 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][9] # !T1_q_a[23] & (G1_register_array[17][9]));


--G1_register_array[23][9] is Idecode:ID|register_array[23][9]
G1_register_array[23][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L480 is Idecode:ID|Mux22~214
G1L480 = T1_q_a[22] & (G1L479 & (G1_register_array[23][9]) # !G1L479 & G1_register_array[19][9]) # !T1_q_a[22] & (G1L479);


--G1_register_array[13][9] is Idecode:ID|register_array[13][9]
G1_register_array[13][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][9] is Idecode:ID|register_array[11][9]
G1_register_array[11][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][9] is Idecode:ID|register_array[9][9]
G1_register_array[9][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L481 is Idecode:ID|Mux22~215
G1L481 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][9] # !T1_q_a[22] & (G1_register_array[9][9]));


--G1_register_array[15][9] is Idecode:ID|register_array[15][9]
G1_register_array[15][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L482 is Idecode:ID|Mux22~216
G1L482 = T1_q_a[23] & (G1L481 & (G1_register_array[15][9]) # !G1L481 & G1_register_array[13][9]) # !T1_q_a[23] & (G1L481);


--G1_register_array[5][9] is Idecode:ID|register_array[5][9]
G1_register_array[5][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][9] is Idecode:ID|register_array[3][9]
G1_register_array[3][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][9] is Idecode:ID|register_array[1][9]
G1_register_array[1][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L483 is Idecode:ID|Mux22~217
G1L483 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][9] # !T1_q_a[22] & (G1_register_array[1][9]));


--G1_register_array[7][9] is Idecode:ID|register_array[7][9]
G1_register_array[7][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L484 is Idecode:ID|Mux22~218
G1L484 = T1_q_a[23] & (G1L483 & (G1_register_array[7][9]) # !G1L483 & G1_register_array[5][9]) # !T1_q_a[23] & (G1L483);


--G1L485 is Idecode:ID|Mux22~219
G1L485 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L482 # !T1_q_a[24] & (G1L484));


--G1_register_array[27][9] is Idecode:ID|register_array[27][9]
G1_register_array[27][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][9] is Idecode:ID|register_array[29][9]
G1_register_array[29][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][9] is Idecode:ID|register_array[25][9]
G1_register_array[25][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L486 is Idecode:ID|Mux22~220
G1L486 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][9] # !T1_q_a[23] & (G1_register_array[25][9]));


--G1_register_array[31][9] is Idecode:ID|register_array[31][9]
G1_register_array[31][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L487 is Idecode:ID|Mux22~221
G1L487 = T1_q_a[22] & (G1L486 & (G1_register_array[31][9]) # !G1L486 & G1_register_array[27][9]) # !T1_q_a[22] & (G1L486);


--G1L488 is Idecode:ID|Mux22~222
G1L488 = T1_q_a[25] & (G1L485 & (G1L487) # !G1L485 & G1L480) # !T1_q_a[25] & (G1L485);


--G1_register_array[18][9] is Idecode:ID|register_array[18][9]
G1_register_array[18][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][9] is Idecode:ID|register_array[10][9]
G1_register_array[10][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][9] is Idecode:ID|register_array[2][9]
G1_register_array[2][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L489 is Idecode:ID|Mux22~223
G1L489 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][9] # !T1_q_a[24] & (G1_register_array[2][9]));


--G1_register_array[26][9] is Idecode:ID|register_array[26][9]
G1_register_array[26][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L490 is Idecode:ID|Mux22~224
G1L490 = T1_q_a[25] & (G1L489 & (G1_register_array[26][9]) # !G1L489 & G1_register_array[18][9]) # !T1_q_a[25] & (G1L489);


--G1_register_array[12][9] is Idecode:ID|register_array[12][9]
G1_register_array[12][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][9] is Idecode:ID|register_array[20][9]
G1_register_array[20][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][9] is Idecode:ID|register_array[4][9]
G1_register_array[4][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L491 is Idecode:ID|Mux22~225
G1L491 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][9] # !T1_q_a[25] & (G1_register_array[4][9]));


--G1_register_array[28][9] is Idecode:ID|register_array[28][9]
G1_register_array[28][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L492 is Idecode:ID|Mux22~226
G1L492 = T1_q_a[24] & (G1L491 & (G1_register_array[28][9]) # !G1L491 & G1_register_array[12][9]) # !T1_q_a[24] & (G1L491);


--G1_register_array[24][9] is Idecode:ID|register_array[24][9]
G1_register_array[24][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][9] is Idecode:ID|register_array[16][9]
G1_register_array[16][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L493 is Idecode:ID|Mux22~227
G1L493 = T1_q_a[24] & G1_register_array[24][9] # !T1_q_a[24] & (G1_register_array[16][9]);


--G1_register_array[8][9] is Idecode:ID|register_array[8][9]
G1_register_array[8][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L494 is Idecode:ID|Mux22~228
G1L494 = T1_q_a[25] & G1L493 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][9]);


--G1L495 is Idecode:ID|Mux22~229
G1L495 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L492 # !T1_q_a[23] & (G1L494));


--G1_register_array[14][9] is Idecode:ID|register_array[14][9]
G1_register_array[14][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][9] is Idecode:ID|register_array[22][9]
G1_register_array[22][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][9] is Idecode:ID|register_array[6][9]
G1_register_array[6][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L496 is Idecode:ID|Mux22~230
G1L496 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][9] # !T1_q_a[25] & (G1_register_array[6][9]));


--G1_register_array[30][9] is Idecode:ID|register_array[30][9]
G1_register_array[30][9] = DFFEAS(G1L2423, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L497 is Idecode:ID|Mux22~231
G1L497 = T1_q_a[24] & (G1L496 & (G1_register_array[30][9]) # !G1L496 & G1_register_array[14][9]) # !T1_q_a[24] & (G1L496);


--G1L498 is Idecode:ID|Mux22~232
G1L498 = T1_q_a[22] & (G1L495 & (G1L497) # !G1L495 & G1L490) # !T1_q_a[22] & (G1L495);


--G1L499 is Idecode:ID|Mux22~233
G1L499 = T1_q_a[21] & G1L488 # !T1_q_a[21] & (G1L498);


--T1_q_a[9] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[9]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[9]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[9]_PORT_A_address_reg = DFFE(T1_q_a[9]_PORT_A_address, T1_q_a[9]_clock_0, , , );
T1_q_a[9]_clock_0 = MIPS_clock;
T1_q_a[9]_PORT_A_data_out = MEMORY(, , T1_q_a[9]_PORT_A_address_reg, , , , , , T1_q_a[9]_clock_0, , , , , );
T1_q_a[9] = T1_q_a[9]_PORT_A_data_out[0];


--G1L1151 is Idecode:ID|Mux54~208
G1L1151 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][9] # !T1_q_a[18] & (G1_register_array[17][9]));


--G1L1152 is Idecode:ID|Mux54~209
G1L1152 = T1_q_a[17] & (G1L1151 & (G1_register_array[23][9]) # !G1L1151 & G1_register_array[19][9]) # !T1_q_a[17] & (G1L1151);


--G1L1153 is Idecode:ID|Mux54~210
G1L1153 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][9] # !T1_q_a[17] & (G1_register_array[9][9]));


--G1L1154 is Idecode:ID|Mux54~211
G1L1154 = T1_q_a[18] & (G1L1153 & (G1_register_array[15][9]) # !G1L1153 & G1_register_array[13][9]) # !T1_q_a[18] & (G1L1153);


--G1L1155 is Idecode:ID|Mux54~212
G1L1155 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][9] # !T1_q_a[17] & (G1_register_array[1][9]));


--G1L1156 is Idecode:ID|Mux54~213
G1L1156 = T1_q_a[18] & (G1L1155 & (G1_register_array[7][9]) # !G1L1155 & G1_register_array[5][9]) # !T1_q_a[18] & (G1L1155);


--G1L1157 is Idecode:ID|Mux54~214
G1L1157 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1154 # !T1_q_a[19] & (G1L1156));


--G1L1158 is Idecode:ID|Mux54~215
G1L1158 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][9] # !T1_q_a[18] & (G1_register_array[25][9]));


--G1L1159 is Idecode:ID|Mux54~216
G1L1159 = T1_q_a[17] & (G1L1158 & (G1_register_array[31][9]) # !G1L1158 & G1_register_array[27][9]) # !T1_q_a[17] & (G1L1158);


--G1L1160 is Idecode:ID|Mux54~217
G1L1160 = T1_q_a[20] & (G1L1157 & (G1L1159) # !G1L1157 & G1L1152) # !T1_q_a[20] & (G1L1157);


--G1L1161 is Idecode:ID|Mux54~218
G1L1161 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][9] # !T1_q_a[19] & (G1_register_array[2][9]));


--G1L1162 is Idecode:ID|Mux54~219
G1L1162 = T1_q_a[20] & (G1L1161 & (G1_register_array[26][9]) # !G1L1161 & G1_register_array[18][9]) # !T1_q_a[20] & (G1L1161);


--G1L1163 is Idecode:ID|Mux54~220
G1L1163 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][9] # !T1_q_a[20] & (G1_register_array[4][9]));


--G1L1164 is Idecode:ID|Mux54~221
G1L1164 = T1_q_a[19] & (G1L1163 & (G1_register_array[28][9]) # !G1L1163 & G1_register_array[12][9]) # !T1_q_a[19] & (G1L1163);


--G1L1165 is Idecode:ID|Mux54~222
G1L1165 = T1_q_a[19] & G1_register_array[24][9] # !T1_q_a[19] & (G1_register_array[16][9]);


--G1L1166 is Idecode:ID|Mux54~223
G1L1166 = T1_q_a[20] & G1L1165 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][9]);


--G1L1167 is Idecode:ID|Mux54~224
G1L1167 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L1164 # !T1_q_a[18] & (G1L1166));


--G1L1168 is Idecode:ID|Mux54~225
G1L1168 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][9] # !T1_q_a[20] & (G1_register_array[6][9]));


--G1L1169 is Idecode:ID|Mux54~226
G1L1169 = T1_q_a[19] & (G1L1168 & (G1_register_array[30][9]) # !G1L1168 & G1_register_array[14][9]) # !T1_q_a[19] & (G1L1168);


--G1L1170 is Idecode:ID|Mux54~227
G1L1170 = T1_q_a[17] & (G1L1167 & (G1L1169) # !G1L1167 & G1L1162) # !T1_q_a[17] & (G1L1167);


--G1L1171 is Idecode:ID|Mux54~228
G1L1171 = T1_q_a[16] & G1L1160 # !T1_q_a[16] & (G1L1170);


--E1L218 is Execute:EXE|Binput[9]~2068
E1L218 = C1L4 & T1_q_a[9] # !C1L4 & (C1L5 & T1_q_a[9] # !C1L5 & (G1L1171));


--E1L16 is Execute:EXE|Add1~8718
E1L16 = E1L218 $ (C1L6 # E1L183);


--E1L17 is Execute:EXE|Add1~8719
E1L17 = E1L217 $ (C1L6 # E1L183);


--G1_register_array[21][7] is Idecode:ID|register_array[21][7]
G1_register_array[21][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][7] is Idecode:ID|register_array[19][7]
G1_register_array[19][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][7] is Idecode:ID|register_array[17][7]
G1_register_array[17][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L521 is Idecode:ID|Mux24~213
G1L521 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][7] # !T1_q_a[22] & (G1_register_array[17][7]));


--G1_register_array[23][7] is Idecode:ID|register_array[23][7]
G1_register_array[23][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L522 is Idecode:ID|Mux24~214
G1L522 = T1_q_a[23] & (G1L521 & (G1_register_array[23][7]) # !G1L521 & G1_register_array[21][7]) # !T1_q_a[23] & (G1L521);


--G1_register_array[11][7] is Idecode:ID|register_array[11][7]
G1_register_array[11][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][7] is Idecode:ID|register_array[13][7]
G1_register_array[13][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][7] is Idecode:ID|register_array[9][7]
G1_register_array[9][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L523 is Idecode:ID|Mux24~215
G1L523 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][7] # !T1_q_a[23] & (G1_register_array[9][7]));


--G1_register_array[15][7] is Idecode:ID|register_array[15][7]
G1_register_array[15][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L524 is Idecode:ID|Mux24~216
G1L524 = T1_q_a[22] & (G1L523 & (G1_register_array[15][7]) # !G1L523 & G1_register_array[11][7]) # !T1_q_a[22] & (G1L523);


--G1_register_array[3][7] is Idecode:ID|register_array[3][7]
G1_register_array[3][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][7] is Idecode:ID|register_array[5][7]
G1_register_array[5][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][7] is Idecode:ID|register_array[1][7]
G1_register_array[1][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L525 is Idecode:ID|Mux24~217
G1L525 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][7] # !T1_q_a[23] & (G1_register_array[1][7]));


--G1_register_array[7][7] is Idecode:ID|register_array[7][7]
G1_register_array[7][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L526 is Idecode:ID|Mux24~218
G1L526 = T1_q_a[22] & (G1L525 & (G1_register_array[7][7]) # !G1L525 & G1_register_array[3][7]) # !T1_q_a[22] & (G1L525);


--G1L527 is Idecode:ID|Mux24~219
G1L527 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L524 # !T1_q_a[24] & (G1L526));


--G1_register_array[29][7] is Idecode:ID|register_array[29][7]
G1_register_array[29][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][7] is Idecode:ID|register_array[27][7]
G1_register_array[27][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][7] is Idecode:ID|register_array[25][7]
G1_register_array[25][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L528 is Idecode:ID|Mux24~220
G1L528 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][7] # !T1_q_a[22] & (G1_register_array[25][7]));


--G1_register_array[31][7] is Idecode:ID|register_array[31][7]
G1_register_array[31][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L529 is Idecode:ID|Mux24~221
G1L529 = T1_q_a[23] & (G1L528 & (G1_register_array[31][7]) # !G1L528 & G1_register_array[29][7]) # !T1_q_a[23] & (G1L528);


--G1L530 is Idecode:ID|Mux24~222
G1L530 = T1_q_a[25] & (G1L527 & (G1L529) # !G1L527 & G1L522) # !T1_q_a[25] & (G1L527);


--G1_register_array[12][7] is Idecode:ID|register_array[12][7]
G1_register_array[12][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][7] is Idecode:ID|register_array[20][7]
G1_register_array[20][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][7] is Idecode:ID|register_array[4][7]
G1_register_array[4][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L531 is Idecode:ID|Mux24~223
G1L531 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][7] # !T1_q_a[25] & (G1_register_array[4][7]));


--G1_register_array[28][7] is Idecode:ID|register_array[28][7]
G1_register_array[28][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L532 is Idecode:ID|Mux24~224
G1L532 = T1_q_a[24] & (G1L531 & (G1_register_array[28][7]) # !G1L531 & G1_register_array[12][7]) # !T1_q_a[24] & (G1L531);


--G1_register_array[18][7] is Idecode:ID|register_array[18][7]
G1_register_array[18][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][7] is Idecode:ID|register_array[10][7]
G1_register_array[10][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][7] is Idecode:ID|register_array[2][7]
G1_register_array[2][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L533 is Idecode:ID|Mux24~225
G1L533 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][7] # !T1_q_a[24] & (G1_register_array[2][7]));


--G1_register_array[26][7] is Idecode:ID|register_array[26][7]
G1_register_array[26][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L534 is Idecode:ID|Mux24~226
G1L534 = T1_q_a[25] & (G1L533 & (G1_register_array[26][7]) # !G1L533 & G1_register_array[18][7]) # !T1_q_a[25] & (G1L533);


--G1_register_array[24][7] is Idecode:ID|register_array[24][7]
G1_register_array[24][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][7] is Idecode:ID|register_array[16][7]
G1_register_array[16][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L535 is Idecode:ID|Mux24~227
G1L535 = T1_q_a[24] & G1_register_array[24][7] # !T1_q_a[24] & (G1_register_array[16][7]);


--G1_register_array[8][7] is Idecode:ID|register_array[8][7]
G1_register_array[8][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L536 is Idecode:ID|Mux24~228
G1L536 = T1_q_a[25] & G1L535 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][7]);


--G1L537 is Idecode:ID|Mux24~229
G1L537 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L534 # !T1_q_a[22] & (G1L536));


--G1_register_array[14][7] is Idecode:ID|register_array[14][7]
G1_register_array[14][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][7] is Idecode:ID|register_array[22][7]
G1_register_array[22][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][7] is Idecode:ID|register_array[6][7]
G1_register_array[6][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L538 is Idecode:ID|Mux24~230
G1L538 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][7] # !T1_q_a[25] & (G1_register_array[6][7]));


--G1_register_array[30][7] is Idecode:ID|register_array[30][7]
G1_register_array[30][7] = DFFEAS(G1L2424, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L539 is Idecode:ID|Mux24~231
G1L539 = T1_q_a[24] & (G1L538 & (G1_register_array[30][7]) # !G1L538 & G1_register_array[14][7]) # !T1_q_a[24] & (G1L538);


--G1L540 is Idecode:ID|Mux24~232
G1L540 = T1_q_a[23] & (G1L537 & (G1L539) # !G1L537 & G1L532) # !T1_q_a[23] & (G1L537);


--G1L541 is Idecode:ID|Mux24~233
G1L541 = T1_q_a[21] & G1L530 # !T1_q_a[21] & (G1L540);


--T1_q_a[7] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[7]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[7]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[7]_PORT_A_address_reg = DFFE(T1_q_a[7]_PORT_A_address, T1_q_a[7]_clock_0, , , );
T1_q_a[7]_clock_0 = MIPS_clock;
T1_q_a[7]_PORT_A_data_out = MEMORY(, , T1_q_a[7]_PORT_A_address_reg, , , , , , T1_q_a[7]_clock_0, , , , , );
T1_q_a[7] = T1_q_a[7]_PORT_A_data_out[0];


--G1L1193 is Idecode:ID|Mux56~208
G1L1193 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][7] # !T1_q_a[17] & (G1_register_array[17][7]));


--G1L1194 is Idecode:ID|Mux56~209
G1L1194 = T1_q_a[18] & (G1L1193 & (G1_register_array[23][7]) # !G1L1193 & G1_register_array[21][7]) # !T1_q_a[18] & (G1L1193);


--G1L1195 is Idecode:ID|Mux56~210
G1L1195 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][7] # !T1_q_a[18] & (G1_register_array[9][7]));


--G1L1196 is Idecode:ID|Mux56~211
G1L1196 = T1_q_a[17] & (G1L1195 & (G1_register_array[15][7]) # !G1L1195 & G1_register_array[11][7]) # !T1_q_a[17] & (G1L1195);


--G1L1197 is Idecode:ID|Mux56~212
G1L1197 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][7] # !T1_q_a[18] & (G1_register_array[1][7]));


--G1L1198 is Idecode:ID|Mux56~213
G1L1198 = T1_q_a[17] & (G1L1197 & (G1_register_array[7][7]) # !G1L1197 & G1_register_array[3][7]) # !T1_q_a[17] & (G1L1197);


--G1L1199 is Idecode:ID|Mux56~214
G1L1199 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1196 # !T1_q_a[19] & (G1L1198));


--G1L1200 is Idecode:ID|Mux56~215
G1L1200 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][7] # !T1_q_a[17] & (G1_register_array[25][7]));


--G1L1201 is Idecode:ID|Mux56~216
G1L1201 = T1_q_a[18] & (G1L1200 & (G1_register_array[31][7]) # !G1L1200 & G1_register_array[29][7]) # !T1_q_a[18] & (G1L1200);


--G1L1202 is Idecode:ID|Mux56~217
G1L1202 = T1_q_a[20] & (G1L1199 & (G1L1201) # !G1L1199 & G1L1194) # !T1_q_a[20] & (G1L1199);


--G1L1203 is Idecode:ID|Mux56~218
G1L1203 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][7] # !T1_q_a[20] & (G1_register_array[4][7]));


--G1L1204 is Idecode:ID|Mux56~219
G1L1204 = T1_q_a[19] & (G1L1203 & (G1_register_array[28][7]) # !G1L1203 & G1_register_array[12][7]) # !T1_q_a[19] & (G1L1203);


--G1L1205 is Idecode:ID|Mux56~220
G1L1205 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][7] # !T1_q_a[19] & (G1_register_array[2][7]));


--G1L1206 is Idecode:ID|Mux56~221
G1L1206 = T1_q_a[20] & (G1L1205 & (G1_register_array[26][7]) # !G1L1205 & G1_register_array[18][7]) # !T1_q_a[20] & (G1L1205);


--G1L1207 is Idecode:ID|Mux56~222
G1L1207 = T1_q_a[19] & G1_register_array[24][7] # !T1_q_a[19] & (G1_register_array[16][7]);


--G1L1208 is Idecode:ID|Mux56~223
G1L1208 = T1_q_a[20] & G1L1207 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][7]);


--G1L1209 is Idecode:ID|Mux56~224
G1L1209 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L1206 # !T1_q_a[17] & (G1L1208));


--G1L1210 is Idecode:ID|Mux56~225
G1L1210 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][7] # !T1_q_a[20] & (G1_register_array[6][7]));


--G1L1211 is Idecode:ID|Mux56~226
G1L1211 = T1_q_a[19] & (G1L1210 & (G1_register_array[30][7]) # !G1L1210 & G1_register_array[14][7]) # !T1_q_a[19] & (G1L1210);


--G1L1212 is Idecode:ID|Mux56~227
G1L1212 = T1_q_a[18] & (G1L1209 & (G1L1211) # !G1L1209 & G1L1204) # !T1_q_a[18] & (G1L1209);


--G1L1213 is Idecode:ID|Mux56~228
G1L1213 = T1_q_a[16] & G1L1202 # !T1_q_a[16] & (G1L1212);


--E1L216 is Execute:EXE|Binput[7]~2069
E1L216 = C1L4 & T1_q_a[7] # !C1L4 & (C1L5 & T1_q_a[7] # !C1L5 & (G1L1213));


--E1L18 is Execute:EXE|Add1~8720
E1L18 = E1L216 $ (C1L6 # E1L183);


--G1_register_array[19][6] is Idecode:ID|register_array[19][6]
G1_register_array[19][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][6] is Idecode:ID|register_array[21][6]
G1_register_array[21][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][6] is Idecode:ID|register_array[17][6]
G1_register_array[17][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L542 is Idecode:ID|Mux25~213
G1L542 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][6] # !T1_q_a[23] & (G1_register_array[17][6]));


--G1_register_array[23][6] is Idecode:ID|register_array[23][6]
G1_register_array[23][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L543 is Idecode:ID|Mux25~214
G1L543 = T1_q_a[22] & (G1L542 & (G1_register_array[23][6]) # !G1L542 & G1_register_array[19][6]) # !T1_q_a[22] & (G1L542);


--G1_register_array[13][6] is Idecode:ID|register_array[13][6]
G1_register_array[13][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][6] is Idecode:ID|register_array[11][6]
G1_register_array[11][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][6] is Idecode:ID|register_array[9][6]
G1_register_array[9][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L544 is Idecode:ID|Mux25~215
G1L544 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][6] # !T1_q_a[22] & (G1_register_array[9][6]));


--G1_register_array[15][6] is Idecode:ID|register_array[15][6]
G1_register_array[15][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L545 is Idecode:ID|Mux25~216
G1L545 = T1_q_a[23] & (G1L544 & (G1_register_array[15][6]) # !G1L544 & G1_register_array[13][6]) # !T1_q_a[23] & (G1L544);


--G1_register_array[5][6] is Idecode:ID|register_array[5][6]
G1_register_array[5][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][6] is Idecode:ID|register_array[3][6]
G1_register_array[3][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][6] is Idecode:ID|register_array[1][6]
G1_register_array[1][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L546 is Idecode:ID|Mux25~217
G1L546 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][6] # !T1_q_a[22] & (G1_register_array[1][6]));


--G1_register_array[7][6] is Idecode:ID|register_array[7][6]
G1_register_array[7][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L547 is Idecode:ID|Mux25~218
G1L547 = T1_q_a[23] & (G1L546 & (G1_register_array[7][6]) # !G1L546 & G1_register_array[5][6]) # !T1_q_a[23] & (G1L546);


--G1L548 is Idecode:ID|Mux25~219
G1L548 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L545 # !T1_q_a[24] & (G1L547));


--G1_register_array[27][6] is Idecode:ID|register_array[27][6]
G1_register_array[27][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][6] is Idecode:ID|register_array[29][6]
G1_register_array[29][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][6] is Idecode:ID|register_array[25][6]
G1_register_array[25][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L549 is Idecode:ID|Mux25~220
G1L549 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][6] # !T1_q_a[23] & (G1_register_array[25][6]));


--G1_register_array[31][6] is Idecode:ID|register_array[31][6]
G1_register_array[31][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L550 is Idecode:ID|Mux25~221
G1L550 = T1_q_a[22] & (G1L549 & (G1_register_array[31][6]) # !G1L549 & G1_register_array[27][6]) # !T1_q_a[22] & (G1L549);


--G1L551 is Idecode:ID|Mux25~222
G1L551 = T1_q_a[25] & (G1L548 & (G1L550) # !G1L548 & G1L543) # !T1_q_a[25] & (G1L548);


--G1_register_array[18][6] is Idecode:ID|register_array[18][6]
G1_register_array[18][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][6] is Idecode:ID|register_array[10][6]
G1_register_array[10][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][6] is Idecode:ID|register_array[2][6]
G1_register_array[2][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L552 is Idecode:ID|Mux25~223
G1L552 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][6] # !T1_q_a[24] & (G1_register_array[2][6]));


--G1_register_array[26][6] is Idecode:ID|register_array[26][6]
G1_register_array[26][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L553 is Idecode:ID|Mux25~224
G1L553 = T1_q_a[25] & (G1L552 & (G1_register_array[26][6]) # !G1L552 & G1_register_array[18][6]) # !T1_q_a[25] & (G1L552);


--G1_register_array[12][6] is Idecode:ID|register_array[12][6]
G1_register_array[12][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][6] is Idecode:ID|register_array[20][6]
G1_register_array[20][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][6] is Idecode:ID|register_array[4][6]
G1_register_array[4][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L554 is Idecode:ID|Mux25~225
G1L554 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][6] # !T1_q_a[25] & (G1_register_array[4][6]));


--G1_register_array[28][6] is Idecode:ID|register_array[28][6]
G1_register_array[28][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L555 is Idecode:ID|Mux25~226
G1L555 = T1_q_a[24] & (G1L554 & (G1_register_array[28][6]) # !G1L554 & G1_register_array[12][6]) # !T1_q_a[24] & (G1L554);


--G1_register_array[24][6] is Idecode:ID|register_array[24][6]
G1_register_array[24][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][6] is Idecode:ID|register_array[16][6]
G1_register_array[16][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L556 is Idecode:ID|Mux25~227
G1L556 = T1_q_a[24] & G1_register_array[24][6] # !T1_q_a[24] & (G1_register_array[16][6]);


--G1_register_array[8][6] is Idecode:ID|register_array[8][6]
G1_register_array[8][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L557 is Idecode:ID|Mux25~228
G1L557 = T1_q_a[25] & G1L556 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][6]);


--G1L558 is Idecode:ID|Mux25~229
G1L558 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L555 # !T1_q_a[23] & (G1L557));


--G1_register_array[14][6] is Idecode:ID|register_array[14][6]
G1_register_array[14][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][6] is Idecode:ID|register_array[22][6]
G1_register_array[22][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][6] is Idecode:ID|register_array[6][6]
G1_register_array[6][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L559 is Idecode:ID|Mux25~230
G1L559 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][6] # !T1_q_a[25] & (G1_register_array[6][6]));


--G1_register_array[30][6] is Idecode:ID|register_array[30][6]
G1_register_array[30][6] = DFFEAS(G1L2425, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L560 is Idecode:ID|Mux25~231
G1L560 = T1_q_a[24] & (G1L559 & (G1_register_array[30][6]) # !G1L559 & G1_register_array[14][6]) # !T1_q_a[24] & (G1L559);


--G1L561 is Idecode:ID|Mux25~232
G1L561 = T1_q_a[22] & (G1L558 & (G1L560) # !G1L558 & G1L553) # !T1_q_a[22] & (G1L558);


--G1L562 is Idecode:ID|Mux25~233
G1L562 = T1_q_a[21] & G1L551 # !T1_q_a[21] & (G1L561);


--T1_q_a[6] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[6]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[6]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[6]_PORT_A_address_reg = DFFE(T1_q_a[6]_PORT_A_address, T1_q_a[6]_clock_0, , , );
T1_q_a[6]_clock_0 = MIPS_clock;
T1_q_a[6]_PORT_A_data_out = MEMORY(, , T1_q_a[6]_PORT_A_address_reg, , , , , , T1_q_a[6]_clock_0, , , , , );
T1_q_a[6] = T1_q_a[6]_PORT_A_data_out[0];


--G1L1214 is Idecode:ID|Mux57~208
G1L1214 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][6] # !T1_q_a[18] & (G1_register_array[17][6]));


--G1L1215 is Idecode:ID|Mux57~209
G1L1215 = T1_q_a[17] & (G1L1214 & (G1_register_array[23][6]) # !G1L1214 & G1_register_array[19][6]) # !T1_q_a[17] & (G1L1214);


--G1L1216 is Idecode:ID|Mux57~210
G1L1216 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][6] # !T1_q_a[17] & (G1_register_array[9][6]));


--G1L1217 is Idecode:ID|Mux57~211
G1L1217 = T1_q_a[18] & (G1L1216 & (G1_register_array[15][6]) # !G1L1216 & G1_register_array[13][6]) # !T1_q_a[18] & (G1L1216);


--G1L1218 is Idecode:ID|Mux57~212
G1L1218 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][6] # !T1_q_a[17] & (G1_register_array[1][6]));


--G1L1219 is Idecode:ID|Mux57~213
G1L1219 = T1_q_a[18] & (G1L1218 & (G1_register_array[7][6]) # !G1L1218 & G1_register_array[5][6]) # !T1_q_a[18] & (G1L1218);


--G1L1220 is Idecode:ID|Mux57~214
G1L1220 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1217 # !T1_q_a[19] & (G1L1219));


--G1L1221 is Idecode:ID|Mux57~215
G1L1221 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][6] # !T1_q_a[18] & (G1_register_array[25][6]));


--G1L1222 is Idecode:ID|Mux57~216
G1L1222 = T1_q_a[17] & (G1L1221 & (G1_register_array[31][6]) # !G1L1221 & G1_register_array[27][6]) # !T1_q_a[17] & (G1L1221);


--G1L1223 is Idecode:ID|Mux57~217
G1L1223 = T1_q_a[20] & (G1L1220 & (G1L1222) # !G1L1220 & G1L1215) # !T1_q_a[20] & (G1L1220);


--G1L1224 is Idecode:ID|Mux57~218
G1L1224 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][6] # !T1_q_a[19] & (G1_register_array[2][6]));


--G1L1225 is Idecode:ID|Mux57~219
G1L1225 = T1_q_a[20] & (G1L1224 & (G1_register_array[26][6]) # !G1L1224 & G1_register_array[18][6]) # !T1_q_a[20] & (G1L1224);


--G1L1226 is Idecode:ID|Mux57~220
G1L1226 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][6] # !T1_q_a[20] & (G1_register_array[4][6]));


--G1L1227 is Idecode:ID|Mux57~221
G1L1227 = T1_q_a[19] & (G1L1226 & (G1_register_array[28][6]) # !G1L1226 & G1_register_array[12][6]) # !T1_q_a[19] & (G1L1226);


--G1L1228 is Idecode:ID|Mux57~222
G1L1228 = T1_q_a[19] & G1_register_array[24][6] # !T1_q_a[19] & (G1_register_array[16][6]);


--G1L1229 is Idecode:ID|Mux57~223
G1L1229 = T1_q_a[20] & G1L1228 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][6]);


--G1L1230 is Idecode:ID|Mux57~224
G1L1230 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L1227 # !T1_q_a[18] & (G1L1229));


--G1L1231 is Idecode:ID|Mux57~225
G1L1231 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][6] # !T1_q_a[20] & (G1_register_array[6][6]));


--G1L1232 is Idecode:ID|Mux57~226
G1L1232 = T1_q_a[19] & (G1L1231 & (G1_register_array[30][6]) # !G1L1231 & G1_register_array[14][6]) # !T1_q_a[19] & (G1L1231);


--G1L1233 is Idecode:ID|Mux57~227
G1L1233 = T1_q_a[17] & (G1L1230 & (G1L1232) # !G1L1230 & G1L1225) # !T1_q_a[17] & (G1L1230);


--G1L1234 is Idecode:ID|Mux57~228
G1L1234 = T1_q_a[16] & G1L1223 # !T1_q_a[16] & (G1L1233);


--E1L215 is Execute:EXE|Binput[6]~2070
E1L215 = C1L4 & T1_q_a[6] # !C1L4 & (C1L5 & T1_q_a[6] # !C1L5 & (G1L1234));


--E1L19 is Execute:EXE|Add1~8721
E1L19 = E1L215 $ (C1L6 # E1L183);


--G1_register_array[21][5] is Idecode:ID|register_array[21][5]
G1_register_array[21][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][5] is Idecode:ID|register_array[19][5]
G1_register_array[19][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][5] is Idecode:ID|register_array[17][5]
G1_register_array[17][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L563 is Idecode:ID|Mux26~213
G1L563 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][5] # !T1_q_a[22] & (G1_register_array[17][5]));


--G1_register_array[23][5] is Idecode:ID|register_array[23][5]
G1_register_array[23][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L564 is Idecode:ID|Mux26~214
G1L564 = T1_q_a[23] & (G1L563 & (G1_register_array[23][5]) # !G1L563 & G1_register_array[21][5]) # !T1_q_a[23] & (G1L563);


--G1_register_array[11][5] is Idecode:ID|register_array[11][5]
G1_register_array[11][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][5] is Idecode:ID|register_array[13][5]
G1_register_array[13][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][5] is Idecode:ID|register_array[9][5]
G1_register_array[9][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L565 is Idecode:ID|Mux26~215
G1L565 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][5] # !T1_q_a[23] & (G1_register_array[9][5]));


--G1_register_array[15][5] is Idecode:ID|register_array[15][5]
G1_register_array[15][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L566 is Idecode:ID|Mux26~216
G1L566 = T1_q_a[22] & (G1L565 & (G1_register_array[15][5]) # !G1L565 & G1_register_array[11][5]) # !T1_q_a[22] & (G1L565);


--G1_register_array[3][5] is Idecode:ID|register_array[3][5]
G1_register_array[3][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][5] is Idecode:ID|register_array[5][5]
G1_register_array[5][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][5] is Idecode:ID|register_array[1][5]
G1_register_array[1][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L567 is Idecode:ID|Mux26~217
G1L567 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][5] # !T1_q_a[23] & (G1_register_array[1][5]));


--G1_register_array[7][5] is Idecode:ID|register_array[7][5]
G1_register_array[7][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L568 is Idecode:ID|Mux26~218
G1L568 = T1_q_a[22] & (G1L567 & (G1_register_array[7][5]) # !G1L567 & G1_register_array[3][5]) # !T1_q_a[22] & (G1L567);


--G1L569 is Idecode:ID|Mux26~219
G1L569 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L566 # !T1_q_a[24] & (G1L568));


--G1_register_array[29][5] is Idecode:ID|register_array[29][5]
G1_register_array[29][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][5] is Idecode:ID|register_array[27][5]
G1_register_array[27][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][5] is Idecode:ID|register_array[25][5]
G1_register_array[25][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L570 is Idecode:ID|Mux26~220
G1L570 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][5] # !T1_q_a[22] & (G1_register_array[25][5]));


--G1_register_array[31][5] is Idecode:ID|register_array[31][5]
G1_register_array[31][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L571 is Idecode:ID|Mux26~221
G1L571 = T1_q_a[23] & (G1L570 & (G1_register_array[31][5]) # !G1L570 & G1_register_array[29][5]) # !T1_q_a[23] & (G1L570);


--G1L572 is Idecode:ID|Mux26~222
G1L572 = T1_q_a[25] & (G1L569 & (G1L571) # !G1L569 & G1L564) # !T1_q_a[25] & (G1L569);


--G1_register_array[12][5] is Idecode:ID|register_array[12][5]
G1_register_array[12][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][5] is Idecode:ID|register_array[20][5]
G1_register_array[20][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][5] is Idecode:ID|register_array[4][5]
G1_register_array[4][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L573 is Idecode:ID|Mux26~223
G1L573 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][5] # !T1_q_a[25] & (G1_register_array[4][5]));


--G1_register_array[28][5] is Idecode:ID|register_array[28][5]
G1_register_array[28][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L574 is Idecode:ID|Mux26~224
G1L574 = T1_q_a[24] & (G1L573 & (G1_register_array[28][5]) # !G1L573 & G1_register_array[12][5]) # !T1_q_a[24] & (G1L573);


--G1_register_array[18][5] is Idecode:ID|register_array[18][5]
G1_register_array[18][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][5] is Idecode:ID|register_array[10][5]
G1_register_array[10][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][5] is Idecode:ID|register_array[2][5]
G1_register_array[2][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L575 is Idecode:ID|Mux26~225
G1L575 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][5] # !T1_q_a[24] & (G1_register_array[2][5]));


--G1_register_array[26][5] is Idecode:ID|register_array[26][5]
G1_register_array[26][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L576 is Idecode:ID|Mux26~226
G1L576 = T1_q_a[25] & (G1L575 & (G1_register_array[26][5]) # !G1L575 & G1_register_array[18][5]) # !T1_q_a[25] & (G1L575);


--G1_register_array[24][5] is Idecode:ID|register_array[24][5]
G1_register_array[24][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][5] is Idecode:ID|register_array[16][5]
G1_register_array[16][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L577 is Idecode:ID|Mux26~227
G1L577 = T1_q_a[24] & G1_register_array[24][5] # !T1_q_a[24] & (G1_register_array[16][5]);


--G1_register_array[8][5] is Idecode:ID|register_array[8][5]
G1_register_array[8][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L578 is Idecode:ID|Mux26~228
G1L578 = T1_q_a[25] & G1L577 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][5]);


--G1L579 is Idecode:ID|Mux26~229
G1L579 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L576 # !T1_q_a[22] & (G1L578));


--G1_register_array[14][5] is Idecode:ID|register_array[14][5]
G1_register_array[14][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][5] is Idecode:ID|register_array[22][5]
G1_register_array[22][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][5] is Idecode:ID|register_array[6][5]
G1_register_array[6][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L580 is Idecode:ID|Mux26~230
G1L580 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][5] # !T1_q_a[25] & (G1_register_array[6][5]));


--G1_register_array[30][5] is Idecode:ID|register_array[30][5]
G1_register_array[30][5] = DFFEAS(G1L2426, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L581 is Idecode:ID|Mux26~231
G1L581 = T1_q_a[24] & (G1L580 & (G1_register_array[30][5]) # !G1L580 & G1_register_array[14][5]) # !T1_q_a[24] & (G1L580);


--G1L582 is Idecode:ID|Mux26~232
G1L582 = T1_q_a[23] & (G1L579 & (G1L581) # !G1L579 & G1L574) # !T1_q_a[23] & (G1L579);


--G1L583 is Idecode:ID|Mux26~233
G1L583 = T1_q_a[21] & G1L572 # !T1_q_a[21] & (G1L582);


--T1_q_a[5] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[5]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[5]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[5]_PORT_A_address_reg = DFFE(T1_q_a[5]_PORT_A_address, T1_q_a[5]_clock_0, , , );
T1_q_a[5]_clock_0 = MIPS_clock;
T1_q_a[5]_PORT_A_data_out = MEMORY(, , T1_q_a[5]_PORT_A_address_reg, , , , , , T1_q_a[5]_clock_0, , , , , );
T1_q_a[5] = T1_q_a[5]_PORT_A_data_out[0];


--G1L1235 is Idecode:ID|Mux58~208
G1L1235 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][5] # !T1_q_a[17] & (G1_register_array[17][5]));


--G1L1236 is Idecode:ID|Mux58~209
G1L1236 = T1_q_a[18] & (G1L1235 & (G1_register_array[23][5]) # !G1L1235 & G1_register_array[21][5]) # !T1_q_a[18] & (G1L1235);


--G1L1237 is Idecode:ID|Mux58~210
G1L1237 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][5] # !T1_q_a[18] & (G1_register_array[9][5]));


--G1L1238 is Idecode:ID|Mux58~211
G1L1238 = T1_q_a[17] & (G1L1237 & (G1_register_array[15][5]) # !G1L1237 & G1_register_array[11][5]) # !T1_q_a[17] & (G1L1237);


--G1L1239 is Idecode:ID|Mux58~212
G1L1239 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][5] # !T1_q_a[18] & (G1_register_array[1][5]));


--G1L1240 is Idecode:ID|Mux58~213
G1L1240 = T1_q_a[17] & (G1L1239 & (G1_register_array[7][5]) # !G1L1239 & G1_register_array[3][5]) # !T1_q_a[17] & (G1L1239);


--G1L1241 is Idecode:ID|Mux58~214
G1L1241 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1238 # !T1_q_a[19] & (G1L1240));


--G1L1242 is Idecode:ID|Mux58~215
G1L1242 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][5] # !T1_q_a[17] & (G1_register_array[25][5]));


--G1L1243 is Idecode:ID|Mux58~216
G1L1243 = T1_q_a[18] & (G1L1242 & (G1_register_array[31][5]) # !G1L1242 & G1_register_array[29][5]) # !T1_q_a[18] & (G1L1242);


--G1L1244 is Idecode:ID|Mux58~217
G1L1244 = T1_q_a[20] & (G1L1241 & (G1L1243) # !G1L1241 & G1L1236) # !T1_q_a[20] & (G1L1241);


--G1L1245 is Idecode:ID|Mux58~218
G1L1245 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][5] # !T1_q_a[20] & (G1_register_array[4][5]));


--G1L1246 is Idecode:ID|Mux58~219
G1L1246 = T1_q_a[19] & (G1L1245 & (G1_register_array[28][5]) # !G1L1245 & G1_register_array[12][5]) # !T1_q_a[19] & (G1L1245);


--G1L1247 is Idecode:ID|Mux58~220
G1L1247 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][5] # !T1_q_a[19] & (G1_register_array[2][5]));


--G1L1248 is Idecode:ID|Mux58~221
G1L1248 = T1_q_a[20] & (G1L1247 & (G1_register_array[26][5]) # !G1L1247 & G1_register_array[18][5]) # !T1_q_a[20] & (G1L1247);


--G1L1249 is Idecode:ID|Mux58~222
G1L1249 = T1_q_a[19] & G1_register_array[24][5] # !T1_q_a[19] & (G1_register_array[16][5]);


--G1L1250 is Idecode:ID|Mux58~223
G1L1250 = T1_q_a[20] & G1L1249 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][5]);


--G1L1251 is Idecode:ID|Mux58~224
G1L1251 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L1248 # !T1_q_a[17] & (G1L1250));


--G1L1252 is Idecode:ID|Mux58~225
G1L1252 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][5] # !T1_q_a[20] & (G1_register_array[6][5]));


--G1L1253 is Idecode:ID|Mux58~226
G1L1253 = T1_q_a[19] & (G1L1252 & (G1_register_array[30][5]) # !G1L1252 & G1_register_array[14][5]) # !T1_q_a[19] & (G1L1252);


--G1L1254 is Idecode:ID|Mux58~227
G1L1254 = T1_q_a[18] & (G1L1251 & (G1L1253) # !G1L1251 & G1L1246) # !T1_q_a[18] & (G1L1251);


--G1L1255 is Idecode:ID|Mux58~228
G1L1255 = T1_q_a[16] & G1L1244 # !T1_q_a[16] & (G1L1254);


--E1L214 is Execute:EXE|Binput[5]~2071
E1L214 = C1L4 & T1_q_a[5] # !C1L4 & (C1L5 & T1_q_a[5] # !C1L5 & (G1L1255));


--E1L20 is Execute:EXE|Add1~8722
E1L20 = E1L214 $ (C1L6 # E1L183);


--G1_register_array[19][4] is Idecode:ID|register_array[19][4]
G1_register_array[19][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][4] is Idecode:ID|register_array[21][4]
G1_register_array[21][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][4] is Idecode:ID|register_array[17][4]
G1_register_array[17][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L584 is Idecode:ID|Mux27~213
G1L584 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][4] # !T1_q_a[23] & (G1_register_array[17][4]));


--G1_register_array[23][4] is Idecode:ID|register_array[23][4]
G1_register_array[23][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L585 is Idecode:ID|Mux27~214
G1L585 = T1_q_a[22] & (G1L584 & (G1_register_array[23][4]) # !G1L584 & G1_register_array[19][4]) # !T1_q_a[22] & (G1L584);


--G1_register_array[13][4] is Idecode:ID|register_array[13][4]
G1_register_array[13][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][4] is Idecode:ID|register_array[11][4]
G1_register_array[11][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][4] is Idecode:ID|register_array[9][4]
G1_register_array[9][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L586 is Idecode:ID|Mux27~215
G1L586 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][4] # !T1_q_a[22] & (G1_register_array[9][4]));


--G1_register_array[15][4] is Idecode:ID|register_array[15][4]
G1_register_array[15][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L587 is Idecode:ID|Mux27~216
G1L587 = T1_q_a[23] & (G1L586 & (G1_register_array[15][4]) # !G1L586 & G1_register_array[13][4]) # !T1_q_a[23] & (G1L586);


--G1_register_array[5][4] is Idecode:ID|register_array[5][4]
G1_register_array[5][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][4] is Idecode:ID|register_array[3][4]
G1_register_array[3][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][4] is Idecode:ID|register_array[1][4]
G1_register_array[1][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L588 is Idecode:ID|Mux27~217
G1L588 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][4] # !T1_q_a[22] & (G1_register_array[1][4]));


--G1_register_array[7][4] is Idecode:ID|register_array[7][4]
G1_register_array[7][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L589 is Idecode:ID|Mux27~218
G1L589 = T1_q_a[23] & (G1L588 & (G1_register_array[7][4]) # !G1L588 & G1_register_array[5][4]) # !T1_q_a[23] & (G1L588);


--G1L590 is Idecode:ID|Mux27~219
G1L590 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L587 # !T1_q_a[24] & (G1L589));


--G1_register_array[27][4] is Idecode:ID|register_array[27][4]
G1_register_array[27][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][4] is Idecode:ID|register_array[29][4]
G1_register_array[29][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][4] is Idecode:ID|register_array[25][4]
G1_register_array[25][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L591 is Idecode:ID|Mux27~220
G1L591 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][4] # !T1_q_a[23] & (G1_register_array[25][4]));


--G1_register_array[31][4] is Idecode:ID|register_array[31][4]
G1_register_array[31][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L592 is Idecode:ID|Mux27~221
G1L592 = T1_q_a[22] & (G1L591 & (G1_register_array[31][4]) # !G1L591 & G1_register_array[27][4]) # !T1_q_a[22] & (G1L591);


--G1L593 is Idecode:ID|Mux27~222
G1L593 = T1_q_a[25] & (G1L590 & (G1L592) # !G1L590 & G1L585) # !T1_q_a[25] & (G1L590);


--G1_register_array[18][4] is Idecode:ID|register_array[18][4]
G1_register_array[18][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][4] is Idecode:ID|register_array[10][4]
G1_register_array[10][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][4] is Idecode:ID|register_array[2][4]
G1_register_array[2][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L594 is Idecode:ID|Mux27~223
G1L594 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][4] # !T1_q_a[24] & (G1_register_array[2][4]));


--G1_register_array[26][4] is Idecode:ID|register_array[26][4]
G1_register_array[26][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L595 is Idecode:ID|Mux27~224
G1L595 = T1_q_a[25] & (G1L594 & (G1_register_array[26][4]) # !G1L594 & G1_register_array[18][4]) # !T1_q_a[25] & (G1L594);


--G1_register_array[12][4] is Idecode:ID|register_array[12][4]
G1_register_array[12][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][4] is Idecode:ID|register_array[20][4]
G1_register_array[20][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][4] is Idecode:ID|register_array[4][4]
G1_register_array[4][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L596 is Idecode:ID|Mux27~225
G1L596 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][4] # !T1_q_a[25] & (G1_register_array[4][4]));


--G1_register_array[28][4] is Idecode:ID|register_array[28][4]
G1_register_array[28][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L597 is Idecode:ID|Mux27~226
G1L597 = T1_q_a[24] & (G1L596 & (G1_register_array[28][4]) # !G1L596 & G1_register_array[12][4]) # !T1_q_a[24] & (G1L596);


--G1_register_array[24][4] is Idecode:ID|register_array[24][4]
G1_register_array[24][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][4] is Idecode:ID|register_array[16][4]
G1_register_array[16][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L598 is Idecode:ID|Mux27~227
G1L598 = T1_q_a[24] & G1_register_array[24][4] # !T1_q_a[24] & (G1_register_array[16][4]);


--G1_register_array[8][4] is Idecode:ID|register_array[8][4]
G1_register_array[8][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L599 is Idecode:ID|Mux27~228
G1L599 = T1_q_a[25] & G1L598 # !T1_q_a[25] & (G1_register_array[8][4] & T1_q_a[24]);


--G1L600 is Idecode:ID|Mux27~229
G1L600 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L597 # !T1_q_a[23] & (G1L599));


--G1_register_array[14][4] is Idecode:ID|register_array[14][4]
G1_register_array[14][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][4] is Idecode:ID|register_array[22][4]
G1_register_array[22][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][4] is Idecode:ID|register_array[6][4]
G1_register_array[6][4] = DFFEAS(G1L2428, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L601 is Idecode:ID|Mux27~230
G1L601 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][4] # !T1_q_a[25] & (G1_register_array[6][4]));


--G1_register_array[30][4] is Idecode:ID|register_array[30][4]
G1_register_array[30][4] = DFFEAS(G1L2427, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L602 is Idecode:ID|Mux27~231
G1L602 = T1_q_a[24] & (G1L601 & (G1_register_array[30][4]) # !G1L601 & G1_register_array[14][4]) # !T1_q_a[24] & (G1L601);


--G1L603 is Idecode:ID|Mux27~232
G1L603 = T1_q_a[22] & (G1L600 & (G1L602) # !G1L600 & G1L595) # !T1_q_a[22] & (G1L600);


--G1L604 is Idecode:ID|Mux27~233
G1L604 = T1_q_a[21] & G1L593 # !T1_q_a[21] & (G1L603);


--T1_q_a[4] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[4]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[4]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[4]_PORT_A_address_reg = DFFE(T1_q_a[4]_PORT_A_address, T1_q_a[4]_clock_0, , , );
T1_q_a[4]_clock_0 = MIPS_clock;
T1_q_a[4]_PORT_A_data_out = MEMORY(, , T1_q_a[4]_PORT_A_address_reg, , , , , , T1_q_a[4]_clock_0, , , , , );
T1_q_a[4] = T1_q_a[4]_PORT_A_data_out[0];


--G1L1256 is Idecode:ID|Mux59~208
G1L1256 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][4] # !T1_q_a[18] & (G1_register_array[17][4]));


--G1L1257 is Idecode:ID|Mux59~209
G1L1257 = T1_q_a[17] & (G1L1256 & (G1_register_array[23][4]) # !G1L1256 & G1_register_array[19][4]) # !T1_q_a[17] & (G1L1256);


--G1L1258 is Idecode:ID|Mux59~210
G1L1258 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][4] # !T1_q_a[17] & (G1_register_array[9][4]));


--G1L1259 is Idecode:ID|Mux59~211
G1L1259 = T1_q_a[18] & (G1L1258 & (G1_register_array[15][4]) # !G1L1258 & G1_register_array[13][4]) # !T1_q_a[18] & (G1L1258);


--G1L1260 is Idecode:ID|Mux59~212
G1L1260 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][4] # !T1_q_a[17] & (G1_register_array[1][4]));


--G1L1261 is Idecode:ID|Mux59~213
G1L1261 = T1_q_a[18] & (G1L1260 & (G1_register_array[7][4]) # !G1L1260 & G1_register_array[5][4]) # !T1_q_a[18] & (G1L1260);


--G1L1262 is Idecode:ID|Mux59~214
G1L1262 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1259 # !T1_q_a[19] & (G1L1261));


--G1L1263 is Idecode:ID|Mux59~215
G1L1263 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][4] # !T1_q_a[18] & (G1_register_array[25][4]));


--G1L1264 is Idecode:ID|Mux59~216
G1L1264 = T1_q_a[17] & (G1L1263 & (G1_register_array[31][4]) # !G1L1263 & G1_register_array[27][4]) # !T1_q_a[17] & (G1L1263);


--G1L1265 is Idecode:ID|Mux59~217
G1L1265 = T1_q_a[20] & (G1L1262 & (G1L1264) # !G1L1262 & G1L1257) # !T1_q_a[20] & (G1L1262);


--G1L1266 is Idecode:ID|Mux59~218
G1L1266 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][4] # !T1_q_a[19] & (G1_register_array[2][4]));


--G1L1267 is Idecode:ID|Mux59~219
G1L1267 = T1_q_a[20] & (G1L1266 & (G1_register_array[26][4]) # !G1L1266 & G1_register_array[18][4]) # !T1_q_a[20] & (G1L1266);


--G1L1268 is Idecode:ID|Mux59~220
G1L1268 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][4] # !T1_q_a[20] & (G1_register_array[4][4]));


--G1L1269 is Idecode:ID|Mux59~221
G1L1269 = T1_q_a[19] & (G1L1268 & (G1_register_array[28][4]) # !G1L1268 & G1_register_array[12][4]) # !T1_q_a[19] & (G1L1268);


--G1L1270 is Idecode:ID|Mux59~222
G1L1270 = T1_q_a[19] & G1_register_array[24][4] # !T1_q_a[19] & (G1_register_array[16][4]);


--G1L1271 is Idecode:ID|Mux59~223
G1L1271 = T1_q_a[20] & G1L1270 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][4]);


--G1L1272 is Idecode:ID|Mux59~224
G1L1272 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L1269 # !T1_q_a[18] & (G1L1271));


--G1L1273 is Idecode:ID|Mux59~225
G1L1273 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][4] # !T1_q_a[20] & (G1_register_array[6][4]));


--G1L1274 is Idecode:ID|Mux59~226
G1L1274 = T1_q_a[19] & (G1L1273 & (G1_register_array[30][4]) # !G1L1273 & G1_register_array[14][4]) # !T1_q_a[19] & (G1L1273);


--G1L1275 is Idecode:ID|Mux59~227
G1L1275 = T1_q_a[17] & (G1L1272 & (G1L1274) # !G1L1272 & G1L1267) # !T1_q_a[17] & (G1L1272);


--G1L1276 is Idecode:ID|Mux59~228
G1L1276 = T1_q_a[16] & G1L1265 # !T1_q_a[16] & (G1L1275);


--E1L213 is Execute:EXE|Binput[4]~2072
E1L213 = C1L4 & T1_q_a[4] # !C1L4 & (C1L5 & T1_q_a[4] # !C1L5 & (G1L1276));


--E1L21 is Execute:EXE|Add1~8723
E1L21 = E1L213 $ (C1L6 # E1L183);


--G1_register_array[19][3] is Idecode:ID|register_array[19][3]
G1_register_array[19][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][3] is Idecode:ID|register_array[21][3]
G1_register_array[21][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][3] is Idecode:ID|register_array[17][3]
G1_register_array[17][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L605 is Idecode:ID|Mux28~213
G1L605 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][3] # !T1_q_a[23] & (G1_register_array[17][3]));


--G1_register_array[23][3] is Idecode:ID|register_array[23][3]
G1_register_array[23][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L606 is Idecode:ID|Mux28~214
G1L606 = T1_q_a[22] & (G1L605 & (G1_register_array[23][3]) # !G1L605 & G1_register_array[19][3]) # !T1_q_a[22] & (G1L605);


--G1_register_array[13][3] is Idecode:ID|register_array[13][3]
G1_register_array[13][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][3] is Idecode:ID|register_array[11][3]
G1_register_array[11][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][3] is Idecode:ID|register_array[9][3]
G1_register_array[9][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L607 is Idecode:ID|Mux28~215
G1L607 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][3] # !T1_q_a[22] & (G1_register_array[9][3]));


--G1_register_array[15][3] is Idecode:ID|register_array[15][3]
G1_register_array[15][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L608 is Idecode:ID|Mux28~216
G1L608 = T1_q_a[23] & (G1L607 & (G1_register_array[15][3]) # !G1L607 & G1_register_array[13][3]) # !T1_q_a[23] & (G1L607);


--G1_register_array[5][3] is Idecode:ID|register_array[5][3]
G1_register_array[5][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][3] is Idecode:ID|register_array[3][3]
G1_register_array[3][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][3] is Idecode:ID|register_array[1][3]
G1_register_array[1][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L609 is Idecode:ID|Mux28~217
G1L609 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][3] # !T1_q_a[22] & (G1_register_array[1][3]));


--G1_register_array[7][3] is Idecode:ID|register_array[7][3]
G1_register_array[7][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L610 is Idecode:ID|Mux28~218
G1L610 = T1_q_a[23] & (G1L609 & (G1_register_array[7][3]) # !G1L609 & G1_register_array[5][3]) # !T1_q_a[23] & (G1L609);


--G1L611 is Idecode:ID|Mux28~219
G1L611 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L608 # !T1_q_a[24] & (G1L610));


--G1_register_array[27][3] is Idecode:ID|register_array[27][3]
G1_register_array[27][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][3] is Idecode:ID|register_array[29][3]
G1_register_array[29][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][3] is Idecode:ID|register_array[25][3]
G1_register_array[25][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L612 is Idecode:ID|Mux28~220
G1L612 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][3] # !T1_q_a[23] & (G1_register_array[25][3]));


--G1_register_array[31][3] is Idecode:ID|register_array[31][3]
G1_register_array[31][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L613 is Idecode:ID|Mux28~221
G1L613 = T1_q_a[22] & (G1L612 & (G1_register_array[31][3]) # !G1L612 & G1_register_array[27][3]) # !T1_q_a[22] & (G1L612);


--G1L614 is Idecode:ID|Mux28~222
G1L614 = T1_q_a[25] & (G1L611 & (G1L613) # !G1L611 & G1L606) # !T1_q_a[25] & (G1L611);


--G1_register_array[18][3] is Idecode:ID|register_array[18][3]
G1_register_array[18][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][3] is Idecode:ID|register_array[10][3]
G1_register_array[10][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][3] is Idecode:ID|register_array[2][3]
G1_register_array[2][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L615 is Idecode:ID|Mux28~223
G1L615 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][3] # !T1_q_a[24] & (G1_register_array[2][3]));


--G1_register_array[26][3] is Idecode:ID|register_array[26][3]
G1_register_array[26][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L616 is Idecode:ID|Mux28~224
G1L616 = T1_q_a[25] & (G1L615 & (G1_register_array[26][3]) # !G1L615 & G1_register_array[18][3]) # !T1_q_a[25] & (G1L615);


--G1_register_array[12][3] is Idecode:ID|register_array[12][3]
G1_register_array[12][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][3] is Idecode:ID|register_array[20][3]
G1_register_array[20][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][3] is Idecode:ID|register_array[4][3]
G1_register_array[4][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L617 is Idecode:ID|Mux28~225
G1L617 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][3] # !T1_q_a[25] & (G1_register_array[4][3]));


--G1_register_array[28][3] is Idecode:ID|register_array[28][3]
G1_register_array[28][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L618 is Idecode:ID|Mux28~226
G1L618 = T1_q_a[24] & (G1L617 & (G1_register_array[28][3]) # !G1L617 & G1_register_array[12][3]) # !T1_q_a[24] & (G1L617);


--G1_register_array[24][3] is Idecode:ID|register_array[24][3]
G1_register_array[24][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][3] is Idecode:ID|register_array[16][3]
G1_register_array[16][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L619 is Idecode:ID|Mux28~227
G1L619 = T1_q_a[24] & G1_register_array[24][3] # !T1_q_a[24] & (G1_register_array[16][3]);


--G1_register_array[8][3] is Idecode:ID|register_array[8][3]
G1_register_array[8][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L620 is Idecode:ID|Mux28~228
G1L620 = T1_q_a[25] & G1L619 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][3]);


--G1L621 is Idecode:ID|Mux28~229
G1L621 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L618 # !T1_q_a[23] & (G1L620));


--G1_register_array[14][3] is Idecode:ID|register_array[14][3]
G1_register_array[14][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][3] is Idecode:ID|register_array[22][3]
G1_register_array[22][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][3] is Idecode:ID|register_array[6][3]
G1_register_array[6][3] = DFFEAS(G1L2429, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L622 is Idecode:ID|Mux28~230
G1L622 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][3] # !T1_q_a[25] & (G1_register_array[6][3]));


--G1_register_array[30][3] is Idecode:ID|register_array[30][3]
G1_register_array[30][3] = DFFEAS(G1L2430, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L623 is Idecode:ID|Mux28~231
G1L623 = T1_q_a[24] & (G1L622 & (G1_register_array[30][3]) # !G1L622 & G1_register_array[14][3]) # !T1_q_a[24] & (G1L622);


--G1L624 is Idecode:ID|Mux28~232
G1L624 = T1_q_a[22] & (G1L621 & (G1L623) # !G1L621 & G1L616) # !T1_q_a[22] & (G1L621);


--G1L625 is Idecode:ID|Mux28~233
G1L625 = T1_q_a[21] & G1L614 # !T1_q_a[21] & (G1L624);


--G1L1277 is Idecode:ID|Mux60~208
G1L1277 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][3] # !T1_q_a[18] & (G1_register_array[17][3]));


--G1L1278 is Idecode:ID|Mux60~209
G1L1278 = T1_q_a[17] & (G1L1277 & (G1_register_array[23][3]) # !G1L1277 & G1_register_array[19][3]) # !T1_q_a[17] & (G1L1277);


--G1L1279 is Idecode:ID|Mux60~210
G1L1279 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][3] # !T1_q_a[17] & (G1_register_array[9][3]));


--G1L1280 is Idecode:ID|Mux60~211
G1L1280 = T1_q_a[18] & (G1L1279 & (G1_register_array[15][3]) # !G1L1279 & G1_register_array[13][3]) # !T1_q_a[18] & (G1L1279);


--G1L1281 is Idecode:ID|Mux60~212
G1L1281 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][3] # !T1_q_a[17] & (G1_register_array[1][3]));


--G1L1282 is Idecode:ID|Mux60~213
G1L1282 = T1_q_a[18] & (G1L1281 & (G1_register_array[7][3]) # !G1L1281 & G1_register_array[5][3]) # !T1_q_a[18] & (G1L1281);


--G1L1283 is Idecode:ID|Mux60~214
G1L1283 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1280 # !T1_q_a[19] & (G1L1282));


--G1L1284 is Idecode:ID|Mux60~215
G1L1284 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][3] # !T1_q_a[18] & (G1_register_array[25][3]));


--G1L1285 is Idecode:ID|Mux60~216
G1L1285 = T1_q_a[17] & (G1L1284 & (G1_register_array[31][3]) # !G1L1284 & G1_register_array[27][3]) # !T1_q_a[17] & (G1L1284);


--G1L1286 is Idecode:ID|Mux60~217
G1L1286 = T1_q_a[20] & (G1L1283 & (G1L1285) # !G1L1283 & G1L1278) # !T1_q_a[20] & (G1L1283);


--G1L1287 is Idecode:ID|Mux60~218
G1L1287 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][3] # !T1_q_a[19] & (G1_register_array[2][3]));


--G1L1288 is Idecode:ID|Mux60~219
G1L1288 = T1_q_a[20] & (G1L1287 & (G1_register_array[26][3]) # !G1L1287 & G1_register_array[18][3]) # !T1_q_a[20] & (G1L1287);


--G1L1289 is Idecode:ID|Mux60~220
G1L1289 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][3] # !T1_q_a[20] & (G1_register_array[4][3]));


--G1L1290 is Idecode:ID|Mux60~221
G1L1290 = T1_q_a[19] & (G1L1289 & (G1_register_array[28][3]) # !G1L1289 & G1_register_array[12][3]) # !T1_q_a[19] & (G1L1289);


--G1L1291 is Idecode:ID|Mux60~222
G1L1291 = T1_q_a[19] & G1_register_array[24][3] # !T1_q_a[19] & (G1_register_array[16][3]);


--G1L1292 is Idecode:ID|Mux60~223
G1L1292 = T1_q_a[20] & G1L1291 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][3]);


--G1L1293 is Idecode:ID|Mux60~224
G1L1293 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L1290 # !T1_q_a[18] & (G1L1292));


--G1L1294 is Idecode:ID|Mux60~225
G1L1294 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][3] # !T1_q_a[20] & (G1_register_array[6][3]));


--G1L1295 is Idecode:ID|Mux60~226
G1L1295 = T1_q_a[19] & (G1L1294 & (G1_register_array[30][3]) # !G1L1294 & G1_register_array[14][3]) # !T1_q_a[19] & (G1L1294);


--G1L1296 is Idecode:ID|Mux60~227
G1L1296 = T1_q_a[17] & (G1L1293 & (G1L1295) # !G1L1293 & G1L1288) # !T1_q_a[17] & (G1L1293);


--G1L1297 is Idecode:ID|Mux60~228
G1L1297 = T1_q_a[16] & G1L1286 # !T1_q_a[16] & (G1L1296);


--E1L212 is Execute:EXE|Binput[3]~2073
E1L212 = C1L4 & T1_q_a[3] # !C1L4 & (C1L5 & T1_q_a[3] # !C1L5 & (G1L1297));


--E1L22 is Execute:EXE|Add1~8724
E1L22 = E1L212 $ (C1L6 # E1L183);


--G1_register_array[21][2] is Idecode:ID|register_array[21][2]
G1_register_array[21][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][2] is Idecode:ID|register_array[19][2]
G1_register_array[19][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][2] is Idecode:ID|register_array[17][2]
G1_register_array[17][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L626 is Idecode:ID|Mux29~213
G1L626 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][2] # !T1_q_a[22] & (G1_register_array[17][2]));


--G1_register_array[23][2] is Idecode:ID|register_array[23][2]
G1_register_array[23][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L627 is Idecode:ID|Mux29~214
G1L627 = T1_q_a[23] & (G1L626 & (G1_register_array[23][2]) # !G1L626 & G1_register_array[21][2]) # !T1_q_a[23] & (G1L626);


--G1_register_array[11][2] is Idecode:ID|register_array[11][2]
G1_register_array[11][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][2] is Idecode:ID|register_array[13][2]
G1_register_array[13][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][2] is Idecode:ID|register_array[9][2]
G1_register_array[9][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L628 is Idecode:ID|Mux29~215
G1L628 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][2] # !T1_q_a[23] & (G1_register_array[9][2]));


--G1_register_array[15][2] is Idecode:ID|register_array[15][2]
G1_register_array[15][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L629 is Idecode:ID|Mux29~216
G1L629 = T1_q_a[22] & (G1L628 & (G1_register_array[15][2]) # !G1L628 & G1_register_array[11][2]) # !T1_q_a[22] & (G1L628);


--G1_register_array[3][2] is Idecode:ID|register_array[3][2]
G1_register_array[3][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][2] is Idecode:ID|register_array[5][2]
G1_register_array[5][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][2] is Idecode:ID|register_array[1][2]
G1_register_array[1][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L630 is Idecode:ID|Mux29~217
G1L630 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][2] # !T1_q_a[23] & (G1_register_array[1][2]));


--G1_register_array[7][2] is Idecode:ID|register_array[7][2]
G1_register_array[7][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L631 is Idecode:ID|Mux29~218
G1L631 = T1_q_a[22] & (G1L630 & (G1_register_array[7][2]) # !G1L630 & G1_register_array[3][2]) # !T1_q_a[22] & (G1L630);


--G1L632 is Idecode:ID|Mux29~219
G1L632 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L629 # !T1_q_a[24] & (G1L631));


--G1_register_array[29][2] is Idecode:ID|register_array[29][2]
G1_register_array[29][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][2] is Idecode:ID|register_array[27][2]
G1_register_array[27][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][2] is Idecode:ID|register_array[25][2]
G1_register_array[25][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L633 is Idecode:ID|Mux29~220
G1L633 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][2] # !T1_q_a[22] & (G1_register_array[25][2]));


--G1_register_array[31][2] is Idecode:ID|register_array[31][2]
G1_register_array[31][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L634 is Idecode:ID|Mux29~221
G1L634 = T1_q_a[23] & (G1L633 & (G1_register_array[31][2]) # !G1L633 & G1_register_array[29][2]) # !T1_q_a[23] & (G1L633);


--G1L635 is Idecode:ID|Mux29~222
G1L635 = T1_q_a[25] & (G1L632 & (G1L634) # !G1L632 & G1L627) # !T1_q_a[25] & (G1L632);


--G1_register_array[12][2] is Idecode:ID|register_array[12][2]
G1_register_array[12][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][2] is Idecode:ID|register_array[20][2]
G1_register_array[20][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][2] is Idecode:ID|register_array[4][2]
G1_register_array[4][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L636 is Idecode:ID|Mux29~223
G1L636 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][2] # !T1_q_a[25] & (G1_register_array[4][2]));


--G1_register_array[28][2] is Idecode:ID|register_array[28][2]
G1_register_array[28][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L637 is Idecode:ID|Mux29~224
G1L637 = T1_q_a[24] & (G1L636 & (G1_register_array[28][2]) # !G1L636 & G1_register_array[12][2]) # !T1_q_a[24] & (G1L636);


--G1_register_array[18][2] is Idecode:ID|register_array[18][2]
G1_register_array[18][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][2] is Idecode:ID|register_array[10][2]
G1_register_array[10][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][2] is Idecode:ID|register_array[2][2]
G1_register_array[2][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L638 is Idecode:ID|Mux29~225
G1L638 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][2] # !T1_q_a[24] & (G1_register_array[2][2]));


--G1_register_array[26][2] is Idecode:ID|register_array[26][2]
G1_register_array[26][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L639 is Idecode:ID|Mux29~226
G1L639 = T1_q_a[25] & (G1L638 & (G1_register_array[26][2]) # !G1L638 & G1_register_array[18][2]) # !T1_q_a[25] & (G1L638);


--G1_register_array[24][2] is Idecode:ID|register_array[24][2]
G1_register_array[24][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][2] is Idecode:ID|register_array[16][2]
G1_register_array[16][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L640 is Idecode:ID|Mux29~227
G1L640 = T1_q_a[24] & G1_register_array[24][2] # !T1_q_a[24] & (G1_register_array[16][2]);


--G1_register_array[8][2] is Idecode:ID|register_array[8][2]
G1_register_array[8][2] = DFFEAS(G1L2432, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L641 is Idecode:ID|Mux29~228
G1L641 = T1_q_a[25] & G1L640 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][2]);


--G1L642 is Idecode:ID|Mux29~229
G1L642 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L639 # !T1_q_a[22] & (G1L641));


--G1_register_array[14][2] is Idecode:ID|register_array[14][2]
G1_register_array[14][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][2] is Idecode:ID|register_array[22][2]
G1_register_array[22][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][2] is Idecode:ID|register_array[6][2]
G1_register_array[6][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L643 is Idecode:ID|Mux29~230
G1L643 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][2] # !T1_q_a[25] & (G1_register_array[6][2]));


--G1_register_array[30][2] is Idecode:ID|register_array[30][2]
G1_register_array[30][2] = DFFEAS(G1L2431, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L644 is Idecode:ID|Mux29~231
G1L644 = T1_q_a[24] & (G1L643 & (G1_register_array[30][2]) # !G1L643 & G1_register_array[14][2]) # !T1_q_a[24] & (G1L643);


--G1L645 is Idecode:ID|Mux29~232
G1L645 = T1_q_a[23] & (G1L642 & (G1L644) # !G1L642 & G1L637) # !T1_q_a[23] & (G1L642);


--G1L646 is Idecode:ID|Mux29~233
G1L646 = T1_q_a[21] & G1L635 # !T1_q_a[21] & (G1L645);


--G1L1298 is Idecode:ID|Mux61~208
G1L1298 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][2] # !T1_q_a[17] & (G1_register_array[17][2]));


--G1L1299 is Idecode:ID|Mux61~209
G1L1299 = T1_q_a[18] & (G1L1298 & (G1_register_array[23][2]) # !G1L1298 & G1_register_array[21][2]) # !T1_q_a[18] & (G1L1298);


--G1L1300 is Idecode:ID|Mux61~210
G1L1300 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][2] # !T1_q_a[18] & (G1_register_array[9][2]));


--G1L1301 is Idecode:ID|Mux61~211
G1L1301 = T1_q_a[17] & (G1L1300 & (G1_register_array[15][2]) # !G1L1300 & G1_register_array[11][2]) # !T1_q_a[17] & (G1L1300);


--G1L1302 is Idecode:ID|Mux61~212
G1L1302 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][2] # !T1_q_a[18] & (G1_register_array[1][2]));


--G1L1303 is Idecode:ID|Mux61~213
G1L1303 = T1_q_a[17] & (G1L1302 & (G1_register_array[7][2]) # !G1L1302 & G1_register_array[3][2]) # !T1_q_a[17] & (G1L1302);


--G1L1304 is Idecode:ID|Mux61~214
G1L1304 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1301 # !T1_q_a[19] & (G1L1303));


--G1L1305 is Idecode:ID|Mux61~215
G1L1305 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][2] # !T1_q_a[17] & (G1_register_array[25][2]));


--G1L1306 is Idecode:ID|Mux61~216
G1L1306 = T1_q_a[18] & (G1L1305 & (G1_register_array[31][2]) # !G1L1305 & G1_register_array[29][2]) # !T1_q_a[18] & (G1L1305);


--G1L1307 is Idecode:ID|Mux61~217
G1L1307 = T1_q_a[20] & (G1L1304 & (G1L1306) # !G1L1304 & G1L1299) # !T1_q_a[20] & (G1L1304);


--G1L1308 is Idecode:ID|Mux61~218
G1L1308 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][2] # !T1_q_a[20] & (G1_register_array[4][2]));


--G1L1309 is Idecode:ID|Mux61~219
G1L1309 = T1_q_a[19] & (G1L1308 & (G1_register_array[28][2]) # !G1L1308 & G1_register_array[12][2]) # !T1_q_a[19] & (G1L1308);


--G1L1310 is Idecode:ID|Mux61~220
G1L1310 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][2] # !T1_q_a[19] & (G1_register_array[2][2]));


--G1L1311 is Idecode:ID|Mux61~221
G1L1311 = T1_q_a[20] & (G1L1310 & (G1_register_array[26][2]) # !G1L1310 & G1_register_array[18][2]) # !T1_q_a[20] & (G1L1310);


--G1L1312 is Idecode:ID|Mux61~222
G1L1312 = T1_q_a[19] & G1_register_array[24][2] # !T1_q_a[19] & (G1_register_array[16][2]);


--G1L1313 is Idecode:ID|Mux61~223
G1L1313 = T1_q_a[20] & G1L1312 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][2]);


--G1L1314 is Idecode:ID|Mux61~224
G1L1314 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L1311 # !T1_q_a[17] & (G1L1313));


--G1L1315 is Idecode:ID|Mux61~225
G1L1315 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][2] # !T1_q_a[20] & (G1_register_array[6][2]));


--G1L1316 is Idecode:ID|Mux61~226
G1L1316 = T1_q_a[19] & (G1L1315 & (G1_register_array[30][2]) # !G1L1315 & G1_register_array[14][2]) # !T1_q_a[19] & (G1L1315);


--G1L1317 is Idecode:ID|Mux61~227
G1L1317 = T1_q_a[18] & (G1L1314 & (G1L1316) # !G1L1314 & G1L1309) # !T1_q_a[18] & (G1L1314);


--G1L1318 is Idecode:ID|Mux61~228
G1L1318 = T1_q_a[16] & G1L1307 # !T1_q_a[16] & (G1L1317);


--E1L211 is Execute:EXE|Binput[2]~2074
E1L211 = C1L4 & T1_q_a[2] # !C1L4 & (C1L5 & T1_q_a[2] # !C1L5 & (G1L1318));


--E1L23 is Execute:EXE|Add1~8725
E1L23 = E1L211 $ (C1L6 # E1L183);


--G1_register_array[19][1] is Idecode:ID|register_array[19][1]
G1_register_array[19][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][1] is Idecode:ID|register_array[21][1]
G1_register_array[21][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][1] is Idecode:ID|register_array[17][1]
G1_register_array[17][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L647 is Idecode:ID|Mux30~213
G1L647 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][1] # !T1_q_a[23] & (G1_register_array[17][1]));


--G1_register_array[23][1] is Idecode:ID|register_array[23][1]
G1_register_array[23][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L648 is Idecode:ID|Mux30~214
G1L648 = T1_q_a[22] & (G1L647 & (G1_register_array[23][1]) # !G1L647 & G1_register_array[19][1]) # !T1_q_a[22] & (G1L647);


--G1_register_array[13][1] is Idecode:ID|register_array[13][1]
G1_register_array[13][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][1] is Idecode:ID|register_array[11][1]
G1_register_array[11][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][1] is Idecode:ID|register_array[9][1]
G1_register_array[9][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L649 is Idecode:ID|Mux30~215
G1L649 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][1] # !T1_q_a[22] & (G1_register_array[9][1]));


--G1_register_array[15][1] is Idecode:ID|register_array[15][1]
G1_register_array[15][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L650 is Idecode:ID|Mux30~216
G1L650 = T1_q_a[23] & (G1L649 & (G1_register_array[15][1]) # !G1L649 & G1_register_array[13][1]) # !T1_q_a[23] & (G1L649);


--G1_register_array[5][1] is Idecode:ID|register_array[5][1]
G1_register_array[5][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][1] is Idecode:ID|register_array[3][1]
G1_register_array[3][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][1] is Idecode:ID|register_array[1][1]
G1_register_array[1][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L651 is Idecode:ID|Mux30~217
G1L651 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][1] # !T1_q_a[22] & (G1_register_array[1][1]));


--G1_register_array[7][1] is Idecode:ID|register_array[7][1]
G1_register_array[7][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L652 is Idecode:ID|Mux30~218
G1L652 = T1_q_a[23] & (G1L651 & (G1_register_array[7][1]) # !G1L651 & G1_register_array[5][1]) # !T1_q_a[23] & (G1L651);


--G1L653 is Idecode:ID|Mux30~219
G1L653 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L650 # !T1_q_a[24] & (G1L652));


--G1_register_array[27][1] is Idecode:ID|register_array[27][1]
G1_register_array[27][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][1] is Idecode:ID|register_array[29][1]
G1_register_array[29][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][1] is Idecode:ID|register_array[25][1]
G1_register_array[25][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L654 is Idecode:ID|Mux30~220
G1L654 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][1] # !T1_q_a[23] & (G1_register_array[25][1]));


--G1_register_array[31][1] is Idecode:ID|register_array[31][1]
G1_register_array[31][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L655 is Idecode:ID|Mux30~221
G1L655 = T1_q_a[22] & (G1L654 & (G1_register_array[31][1]) # !G1L654 & G1_register_array[27][1]) # !T1_q_a[22] & (G1L654);


--G1L656 is Idecode:ID|Mux30~222
G1L656 = T1_q_a[25] & (G1L653 & (G1L655) # !G1L653 & G1L648) # !T1_q_a[25] & (G1L653);


--G1_register_array[18][1] is Idecode:ID|register_array[18][1]
G1_register_array[18][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][1] is Idecode:ID|register_array[10][1]
G1_register_array[10][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][1] is Idecode:ID|register_array[2][1]
G1_register_array[2][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L657 is Idecode:ID|Mux30~223
G1L657 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][1] # !T1_q_a[24] & (G1_register_array[2][1]));


--G1_register_array[26][1] is Idecode:ID|register_array[26][1]
G1_register_array[26][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L658 is Idecode:ID|Mux30~224
G1L658 = T1_q_a[25] & (G1L657 & (G1_register_array[26][1]) # !G1L657 & G1_register_array[18][1]) # !T1_q_a[25] & (G1L657);


--G1_register_array[12][1] is Idecode:ID|register_array[12][1]
G1_register_array[12][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][1] is Idecode:ID|register_array[20][1]
G1_register_array[20][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][1] is Idecode:ID|register_array[4][1]
G1_register_array[4][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L659 is Idecode:ID|Mux30~225
G1L659 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][1] # !T1_q_a[25] & (G1_register_array[4][1]));


--G1_register_array[28][1] is Idecode:ID|register_array[28][1]
G1_register_array[28][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L660 is Idecode:ID|Mux30~226
G1L660 = T1_q_a[24] & (G1L659 & (G1_register_array[28][1]) # !G1L659 & G1_register_array[12][1]) # !T1_q_a[24] & (G1L659);


--G1_register_array[24][1] is Idecode:ID|register_array[24][1]
G1_register_array[24][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][1] is Idecode:ID|register_array[16][1]
G1_register_array[16][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L661 is Idecode:ID|Mux30~227
G1L661 = T1_q_a[24] & G1_register_array[24][1] # !T1_q_a[24] & (G1_register_array[16][1]);


--G1_register_array[8][1] is Idecode:ID|register_array[8][1]
G1_register_array[8][1] = DFFEAS(G1L2434, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L662 is Idecode:ID|Mux30~228
G1L662 = T1_q_a[25] & G1L661 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][1]);


--G1L663 is Idecode:ID|Mux30~229
G1L663 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L660 # !T1_q_a[23] & (G1L662));


--G1_register_array[14][1] is Idecode:ID|register_array[14][1]
G1_register_array[14][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][1] is Idecode:ID|register_array[22][1]
G1_register_array[22][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][1] is Idecode:ID|register_array[6][1]
G1_register_array[6][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L664 is Idecode:ID|Mux30~230
G1L664 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][1] # !T1_q_a[25] & (G1_register_array[6][1]));


--G1_register_array[30][1] is Idecode:ID|register_array[30][1]
G1_register_array[30][1] = DFFEAS(G1L2433, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L665 is Idecode:ID|Mux30~231
G1L665 = T1_q_a[24] & (G1L664 & (G1_register_array[30][1]) # !G1L664 & G1_register_array[14][1]) # !T1_q_a[24] & (G1L664);


--G1L666 is Idecode:ID|Mux30~232
G1L666 = T1_q_a[22] & (G1L663 & (G1L665) # !G1L663 & G1L658) # !T1_q_a[22] & (G1L663);


--G1L667 is Idecode:ID|Mux30~233
G1L667 = T1_q_a[21] & G1L656 # !T1_q_a[21] & (G1L666);


--G1L1319 is Idecode:ID|Mux62~208
G1L1319 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][1] # !T1_q_a[18] & (G1_register_array[17][1]));


--G1L1320 is Idecode:ID|Mux62~209
G1L1320 = T1_q_a[17] & (G1L1319 & (G1_register_array[23][1]) # !G1L1319 & G1_register_array[19][1]) # !T1_q_a[17] & (G1L1319);


--G1L1321 is Idecode:ID|Mux62~210
G1L1321 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][1] # !T1_q_a[17] & (G1_register_array[9][1]));


--G1L1322 is Idecode:ID|Mux62~211
G1L1322 = T1_q_a[18] & (G1L1321 & (G1_register_array[15][1]) # !G1L1321 & G1_register_array[13][1]) # !T1_q_a[18] & (G1L1321);


--G1L1323 is Idecode:ID|Mux62~212
G1L1323 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][1] # !T1_q_a[17] & (G1_register_array[1][1]));


--G1L1324 is Idecode:ID|Mux62~213
G1L1324 = T1_q_a[18] & (G1L1323 & (G1_register_array[7][1]) # !G1L1323 & G1_register_array[5][1]) # !T1_q_a[18] & (G1L1323);


--G1L1325 is Idecode:ID|Mux62~214
G1L1325 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1322 # !T1_q_a[19] & (G1L1324));


--G1L1326 is Idecode:ID|Mux62~215
G1L1326 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][1] # !T1_q_a[18] & (G1_register_array[25][1]));


--G1L1327 is Idecode:ID|Mux62~216
G1L1327 = T1_q_a[17] & (G1L1326 & (G1_register_array[31][1]) # !G1L1326 & G1_register_array[27][1]) # !T1_q_a[17] & (G1L1326);


--G1L1328 is Idecode:ID|Mux62~217
G1L1328 = T1_q_a[20] & (G1L1325 & (G1L1327) # !G1L1325 & G1L1320) # !T1_q_a[20] & (G1L1325);


--G1L1329 is Idecode:ID|Mux62~218
G1L1329 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][1] # !T1_q_a[19] & (G1_register_array[2][1]));


--G1L1330 is Idecode:ID|Mux62~219
G1L1330 = T1_q_a[20] & (G1L1329 & (G1_register_array[26][1]) # !G1L1329 & G1_register_array[18][1]) # !T1_q_a[20] & (G1L1329);


--G1L1331 is Idecode:ID|Mux62~220
G1L1331 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][1] # !T1_q_a[20] & (G1_register_array[4][1]));


--G1L1332 is Idecode:ID|Mux62~221
G1L1332 = T1_q_a[19] & (G1L1331 & (G1_register_array[28][1]) # !G1L1331 & G1_register_array[12][1]) # !T1_q_a[19] & (G1L1331);


--G1L1333 is Idecode:ID|Mux62~222
G1L1333 = T1_q_a[19] & G1_register_array[24][1] # !T1_q_a[19] & (G1_register_array[16][1]);


--G1L1334 is Idecode:ID|Mux62~223
G1L1334 = T1_q_a[20] & G1L1333 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][1]);


--G1L1335 is Idecode:ID|Mux62~224
G1L1335 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L1332 # !T1_q_a[18] & (G1L1334));


--G1L1336 is Idecode:ID|Mux62~225
G1L1336 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][1] # !T1_q_a[20] & (G1_register_array[6][1]));


--G1L1337 is Idecode:ID|Mux62~226
G1L1337 = T1_q_a[19] & (G1L1336 & (G1_register_array[30][1]) # !G1L1336 & G1_register_array[14][1]) # !T1_q_a[19] & (G1L1336);


--G1L1338 is Idecode:ID|Mux62~227
G1L1338 = T1_q_a[17] & (G1L1335 & (G1L1337) # !G1L1335 & G1L1330) # !T1_q_a[17] & (G1L1335);


--G1L1339 is Idecode:ID|Mux62~228
G1L1339 = T1_q_a[16] & G1L1328 # !T1_q_a[16] & (G1L1338);


--E1L210 is Execute:EXE|Binput[1]~2075
E1L210 = C1L4 & T1_q_a[1] # !C1L4 & (C1L5 & T1_q_a[1] # !C1L5 & (G1L1339));


--E1L24 is Execute:EXE|Add1~8726
E1L24 = E1L210 $ (C1L6 # E1L183);


--G1_register_array[21][0] is Idecode:ID|register_array[21][0]
G1_register_array[21][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][0] is Idecode:ID|register_array[19][0]
G1_register_array[19][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][0] is Idecode:ID|register_array[17][0]
G1_register_array[17][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L668 is Idecode:ID|Mux31~213
G1L668 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][0] # !T1_q_a[22] & (G1_register_array[17][0]));


--G1_register_array[23][0] is Idecode:ID|register_array[23][0]
G1_register_array[23][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L669 is Idecode:ID|Mux31~214
G1L669 = T1_q_a[23] & (G1L668 & (G1_register_array[23][0]) # !G1L668 & G1_register_array[21][0]) # !T1_q_a[23] & (G1L668);


--G1_register_array[11][0] is Idecode:ID|register_array[11][0]
G1_register_array[11][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][0] is Idecode:ID|register_array[13][0]
G1_register_array[13][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][0] is Idecode:ID|register_array[9][0]
G1_register_array[9][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L670 is Idecode:ID|Mux31~215
G1L670 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][0] # !T1_q_a[23] & (G1_register_array[9][0]));


--G1_register_array[15][0] is Idecode:ID|register_array[15][0]
G1_register_array[15][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L671 is Idecode:ID|Mux31~216
G1L671 = T1_q_a[22] & (G1L670 & (G1_register_array[15][0]) # !G1L670 & G1_register_array[11][0]) # !T1_q_a[22] & (G1L670);


--G1_register_array[3][0] is Idecode:ID|register_array[3][0]
G1_register_array[3][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][0] is Idecode:ID|register_array[5][0]
G1_register_array[5][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][0] is Idecode:ID|register_array[1][0]
G1_register_array[1][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L672 is Idecode:ID|Mux31~217
G1L672 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][0] # !T1_q_a[23] & (G1_register_array[1][0]));


--G1_register_array[7][0] is Idecode:ID|register_array[7][0]
G1_register_array[7][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L673 is Idecode:ID|Mux31~218
G1L673 = T1_q_a[22] & (G1L672 & (G1_register_array[7][0]) # !G1L672 & G1_register_array[3][0]) # !T1_q_a[22] & (G1L672);


--G1L674 is Idecode:ID|Mux31~219
G1L674 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L671 # !T1_q_a[24] & (G1L673));


--G1_register_array[29][0] is Idecode:ID|register_array[29][0]
G1_register_array[29][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][0] is Idecode:ID|register_array[27][0]
G1_register_array[27][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][0] is Idecode:ID|register_array[25][0]
G1_register_array[25][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L675 is Idecode:ID|Mux31~220
G1L675 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][0] # !T1_q_a[22] & (G1_register_array[25][0]));


--G1_register_array[31][0] is Idecode:ID|register_array[31][0]
G1_register_array[31][0] = DFFEAS(G1L2435, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L676 is Idecode:ID|Mux31~221
G1L676 = T1_q_a[23] & (G1L675 & (G1_register_array[31][0]) # !G1L675 & G1_register_array[29][0]) # !T1_q_a[23] & (G1L675);


--G1L677 is Idecode:ID|Mux31~222
G1L677 = T1_q_a[25] & (G1L674 & (G1L676) # !G1L674 & G1L669) # !T1_q_a[25] & (G1L674);


--G1_register_array[12][0] is Idecode:ID|register_array[12][0]
G1_register_array[12][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][0] is Idecode:ID|register_array[20][0]
G1_register_array[20][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][0] is Idecode:ID|register_array[4][0]
G1_register_array[4][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L678 is Idecode:ID|Mux31~223
G1L678 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][0] # !T1_q_a[25] & (G1_register_array[4][0]));


--G1_register_array[28][0] is Idecode:ID|register_array[28][0]
G1_register_array[28][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L679 is Idecode:ID|Mux31~224
G1L679 = T1_q_a[24] & (G1L678 & (G1_register_array[28][0]) # !G1L678 & G1_register_array[12][0]) # !T1_q_a[24] & (G1L678);


--G1_register_array[18][0] is Idecode:ID|register_array[18][0]
G1_register_array[18][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][0] is Idecode:ID|register_array[10][0]
G1_register_array[10][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][0] is Idecode:ID|register_array[2][0]
G1_register_array[2][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L680 is Idecode:ID|Mux31~225
G1L680 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][0] # !T1_q_a[24] & (G1_register_array[2][0]));


--G1_register_array[26][0] is Idecode:ID|register_array[26][0]
G1_register_array[26][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L681 is Idecode:ID|Mux31~226
G1L681 = T1_q_a[25] & (G1L680 & (G1_register_array[26][0]) # !G1L680 & G1_register_array[18][0]) # !T1_q_a[25] & (G1L680);


--G1_register_array[24][0] is Idecode:ID|register_array[24][0]
G1_register_array[24][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][0] is Idecode:ID|register_array[16][0]
G1_register_array[16][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L682 is Idecode:ID|Mux31~227
G1L682 = T1_q_a[24] & G1_register_array[24][0] # !T1_q_a[24] & (G1_register_array[16][0]);


--G1_register_array[8][0] is Idecode:ID|register_array[8][0]
G1_register_array[8][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L683 is Idecode:ID|Mux31~228
G1L683 = T1_q_a[25] & G1L682 # !T1_q_a[25] & (G1_register_array[8][0] & T1_q_a[24]);


--G1L684 is Idecode:ID|Mux31~229
G1L684 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L681 # !T1_q_a[22] & (G1L683));


--G1_register_array[14][0] is Idecode:ID|register_array[14][0]
G1_register_array[14][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][0] is Idecode:ID|register_array[22][0]
G1_register_array[22][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][0] is Idecode:ID|register_array[6][0]
G1_register_array[6][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L685 is Idecode:ID|Mux31~230
G1L685 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][0] # !T1_q_a[25] & (G1_register_array[6][0]));


--G1_register_array[30][0] is Idecode:ID|register_array[30][0]
G1_register_array[30][0] = DFFEAS(G1L2436, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L686 is Idecode:ID|Mux31~231
G1L686 = T1_q_a[24] & (G1L685 & (G1_register_array[30][0]) # !G1L685 & G1_register_array[14][0]) # !T1_q_a[24] & (G1L685);


--G1L687 is Idecode:ID|Mux31~232
G1L687 = T1_q_a[23] & (G1L684 & (G1L686) # !G1L684 & G1L679) # !T1_q_a[23] & (G1L684);


--G1L688 is Idecode:ID|Mux31~233
G1L688 = T1_q_a[21] & G1L677 # !T1_q_a[21] & (G1L687);


--G1L1340 is Idecode:ID|Mux63~208
G1L1340 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][0] # !T1_q_a[17] & (G1_register_array[17][0]));


--G1L1341 is Idecode:ID|Mux63~209
G1L1341 = T1_q_a[18] & (G1L1340 & (G1_register_array[23][0]) # !G1L1340 & G1_register_array[21][0]) # !T1_q_a[18] & (G1L1340);


--G1L1342 is Idecode:ID|Mux63~210
G1L1342 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][0] # !T1_q_a[18] & (G1_register_array[9][0]));


--G1L1343 is Idecode:ID|Mux63~211
G1L1343 = T1_q_a[17] & (G1L1342 & (G1_register_array[15][0]) # !G1L1342 & G1_register_array[11][0]) # !T1_q_a[17] & (G1L1342);


--G1L1344 is Idecode:ID|Mux63~212
G1L1344 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][0] # !T1_q_a[18] & (G1_register_array[1][0]));


--G1L1345 is Idecode:ID|Mux63~213
G1L1345 = T1_q_a[17] & (G1L1344 & (G1_register_array[7][0]) # !G1L1344 & G1_register_array[3][0]) # !T1_q_a[17] & (G1L1344);


--G1L1346 is Idecode:ID|Mux63~214
G1L1346 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1343 # !T1_q_a[19] & (G1L1345));


--G1L1347 is Idecode:ID|Mux63~215
G1L1347 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][0] # !T1_q_a[17] & (G1_register_array[25][0]));


--G1L1348 is Idecode:ID|Mux63~216
G1L1348 = T1_q_a[18] & (G1L1347 & (G1_register_array[31][0]) # !G1L1347 & G1_register_array[29][0]) # !T1_q_a[18] & (G1L1347);


--G1L1349 is Idecode:ID|Mux63~217
G1L1349 = T1_q_a[20] & (G1L1346 & (G1L1348) # !G1L1346 & G1L1341) # !T1_q_a[20] & (G1L1346);


--G1L1350 is Idecode:ID|Mux63~218
G1L1350 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][0] # !T1_q_a[20] & (G1_register_array[4][0]));


--G1L1351 is Idecode:ID|Mux63~219
G1L1351 = T1_q_a[19] & (G1L1350 & (G1_register_array[28][0]) # !G1L1350 & G1_register_array[12][0]) # !T1_q_a[19] & (G1L1350);


--G1L1352 is Idecode:ID|Mux63~220
G1L1352 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][0] # !T1_q_a[19] & (G1_register_array[2][0]));


--G1L1353 is Idecode:ID|Mux63~221
G1L1353 = T1_q_a[20] & (G1L1352 & (G1_register_array[26][0]) # !G1L1352 & G1_register_array[18][0]) # !T1_q_a[20] & (G1L1352);


--G1L1354 is Idecode:ID|Mux63~222
G1L1354 = T1_q_a[19] & G1_register_array[24][0] # !T1_q_a[19] & (G1_register_array[16][0]);


--G1L1355 is Idecode:ID|Mux63~223
G1L1355 = T1_q_a[20] & G1L1354 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][0]);


--G1L1356 is Idecode:ID|Mux63~224
G1L1356 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L1353 # !T1_q_a[17] & (G1L1355));


--G1L1357 is Idecode:ID|Mux63~225
G1L1357 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][0] # !T1_q_a[20] & (G1_register_array[6][0]));


--G1L1358 is Idecode:ID|Mux63~226
G1L1358 = T1_q_a[19] & (G1L1357 & (G1_register_array[30][0]) # !G1L1357 & G1_register_array[14][0]) # !T1_q_a[19] & (G1L1357);


--G1L1359 is Idecode:ID|Mux63~227
G1L1359 = T1_q_a[18] & (G1L1356 & (G1L1358) # !G1L1356 & G1L1351) # !T1_q_a[18] & (G1L1356);


--G1L1360 is Idecode:ID|Mux63~228
G1L1360 = T1_q_a[16] & G1L1349 # !T1_q_a[16] & (G1L1359);


--E1L209 is Execute:EXE|Binput[0]~2076
E1L209 = C1L4 & T1_q_a[0] # !C1L4 & (C1L5 & T1_q_a[0] # !C1L5 & (G1L1360));


--E1L25 is Execute:EXE|Add1~8727
E1L25 = E1L209 $ (C1L6 # E1L183);


--E1L27 is Execute:EXE|Add1~8729
E1L27 = CARRY(C1L6 # E1L183);


--E1L28 is Execute:EXE|Add1~8730
E1L28 = G1L688 & (E1L25 & E1L27 & VCC # !E1L25 & !E1L27) # !G1L688 & (E1L25 & !E1L27 # !E1L25 & (E1L27 # GND));

--E1L29 is Execute:EXE|Add1~8731
E1L29 = CARRY(G1L688 & !E1L25 & !E1L27 # !G1L688 & (!E1L27 # !E1L25));


--E1L30 is Execute:EXE|Add1~8732
E1L30 = (G1L667 $ E1L24 $ !E1L29) # GND;

--E1L31 is Execute:EXE|Add1~8733
E1L31 = CARRY(G1L667 & (E1L24 # !E1L29) # !G1L667 & E1L24 & !E1L29);


--E1L32 is Execute:EXE|Add1~8734
E1L32 = G1L646 & (E1L23 & E1L31 & VCC # !E1L23 & !E1L31) # !G1L646 & (E1L23 & !E1L31 # !E1L23 & (E1L31 # GND));

--E1L33 is Execute:EXE|Add1~8735
E1L33 = CARRY(G1L646 & !E1L23 & !E1L31 # !G1L646 & (!E1L31 # !E1L23));


--E1L34 is Execute:EXE|Add1~8736
E1L34 = (G1L625 $ E1L22 $ !E1L33) # GND;

--E1L35 is Execute:EXE|Add1~8737
E1L35 = CARRY(G1L625 & (E1L22 # !E1L33) # !G1L625 & E1L22 & !E1L33);


--E1L36 is Execute:EXE|Add1~8738
E1L36 = G1L604 & (E1L21 & E1L35 & VCC # !E1L21 & !E1L35) # !G1L604 & (E1L21 & !E1L35 # !E1L21 & (E1L35 # GND));

--E1L37 is Execute:EXE|Add1~8739
E1L37 = CARRY(G1L604 & !E1L21 & !E1L35 # !G1L604 & (!E1L35 # !E1L21));


--E1L38 is Execute:EXE|Add1~8740
E1L38 = (G1L583 $ E1L20 $ !E1L37) # GND;

--E1L39 is Execute:EXE|Add1~8741
E1L39 = CARRY(G1L583 & (E1L20 # !E1L37) # !G1L583 & E1L20 & !E1L37);


--E1L40 is Execute:EXE|Add1~8742
E1L40 = G1L562 & (E1L19 & E1L39 & VCC # !E1L19 & !E1L39) # !G1L562 & (E1L19 & !E1L39 # !E1L19 & (E1L39 # GND));

--E1L41 is Execute:EXE|Add1~8743
E1L41 = CARRY(G1L562 & !E1L19 & !E1L39 # !G1L562 & (!E1L39 # !E1L19));


--E1L42 is Execute:EXE|Add1~8744
E1L42 = (G1L541 $ E1L18 $ !E1L41) # GND;

--E1L43 is Execute:EXE|Add1~8745
E1L43 = CARRY(G1L541 & (E1L18 # !E1L41) # !G1L541 & E1L18 & !E1L41);


--E1L44 is Execute:EXE|Add1~8746
E1L44 = G1L520 & (E1L17 & E1L43 & VCC # !E1L17 & !E1L43) # !G1L520 & (E1L17 & !E1L43 # !E1L17 & (E1L43 # GND));

--E1L45 is Execute:EXE|Add1~8747
E1L45 = CARRY(G1L520 & !E1L17 & !E1L43 # !G1L520 & (!E1L43 # !E1L17));


--E1L46 is Execute:EXE|Add1~8748
E1L46 = (G1L499 $ E1L16 $ !E1L45) # GND;

--E1L47 is Execute:EXE|Add1~8749
E1L47 = CARRY(G1L499 & (E1L16 # !E1L45) # !G1L499 & E1L16 & !E1L45);


--E1L48 is Execute:EXE|Add1~8750
E1L48 = G1L478 & (E1L15 & E1L47 & VCC # !E1L15 & !E1L47) # !G1L478 & (E1L15 & !E1L47 # !E1L15 & (E1L47 # GND));

--E1L49 is Execute:EXE|Add1~8751
E1L49 = CARRY(G1L478 & !E1L15 & !E1L47 # !G1L478 & (!E1L47 # !E1L15));


--E1L50 is Execute:EXE|Add1~8752
E1L50 = (G1L457 $ E1L14 $ !E1L49) # GND;

--E1L51 is Execute:EXE|Add1~8753
E1L51 = CARRY(G1L457 & (E1L14 # !E1L49) # !G1L457 & E1L14 & !E1L49);


--E1L52 is Execute:EXE|Add1~8754
E1L52 = G1L436 & (E1L13 & E1L51 & VCC # !E1L13 & !E1L51) # !G1L436 & (E1L13 & !E1L51 # !E1L13 & (E1L51 # GND));

--E1L53 is Execute:EXE|Add1~8755
E1L53 = CARRY(G1L436 & !E1L13 & !E1L51 # !G1L436 & (!E1L51 # !E1L13));


--E1L54 is Execute:EXE|Add1~8756
E1L54 = E1L225 $ (C1L6 # E1L183);


--G1_register_array[21][15] is Idecode:ID|register_array[21][15]
G1_register_array[21][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][15] is Idecode:ID|register_array[19][15]
G1_register_array[19][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][15] is Idecode:ID|register_array[17][15]
G1_register_array[17][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L353 is Idecode:ID|Mux16~213
G1L353 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][15] # !T1_q_a[22] & (G1_register_array[17][15]));


--G1_register_array[23][15] is Idecode:ID|register_array[23][15]
G1_register_array[23][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L354 is Idecode:ID|Mux16~214
G1L354 = T1_q_a[23] & (G1L353 & (G1_register_array[23][15]) # !G1L353 & G1_register_array[21][15]) # !T1_q_a[23] & (G1L353);


--G1_register_array[11][15] is Idecode:ID|register_array[11][15]
G1_register_array[11][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][15] is Idecode:ID|register_array[13][15]
G1_register_array[13][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][15] is Idecode:ID|register_array[9][15]
G1_register_array[9][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L355 is Idecode:ID|Mux16~215
G1L355 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][15] # !T1_q_a[23] & (G1_register_array[9][15]));


--G1_register_array[15][15] is Idecode:ID|register_array[15][15]
G1_register_array[15][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L356 is Idecode:ID|Mux16~216
G1L356 = T1_q_a[22] & (G1L355 & (G1_register_array[15][15]) # !G1L355 & G1_register_array[11][15]) # !T1_q_a[22] & (G1L355);


--G1_register_array[3][15] is Idecode:ID|register_array[3][15]
G1_register_array[3][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][15] is Idecode:ID|register_array[5][15]
G1_register_array[5][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][15] is Idecode:ID|register_array[1][15]
G1_register_array[1][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L357 is Idecode:ID|Mux16~217
G1L357 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][15] # !T1_q_a[23] & (G1_register_array[1][15]));


--G1_register_array[7][15] is Idecode:ID|register_array[7][15]
G1_register_array[7][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L358 is Idecode:ID|Mux16~218
G1L358 = T1_q_a[22] & (G1L357 & (G1_register_array[7][15]) # !G1L357 & G1_register_array[3][15]) # !T1_q_a[22] & (G1L357);


--G1L359 is Idecode:ID|Mux16~219
G1L359 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L356 # !T1_q_a[24] & (G1L358));


--G1_register_array[29][15] is Idecode:ID|register_array[29][15]
G1_register_array[29][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][15] is Idecode:ID|register_array[27][15]
G1_register_array[27][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][15] is Idecode:ID|register_array[25][15]
G1_register_array[25][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L360 is Idecode:ID|Mux16~220
G1L360 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][15] # !T1_q_a[22] & (G1_register_array[25][15]));


--G1_register_array[31][15] is Idecode:ID|register_array[31][15]
G1_register_array[31][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L361 is Idecode:ID|Mux16~221
G1L361 = T1_q_a[23] & (G1L360 & (G1_register_array[31][15]) # !G1L360 & G1_register_array[29][15]) # !T1_q_a[23] & (G1L360);


--G1L362 is Idecode:ID|Mux16~222
G1L362 = T1_q_a[25] & (G1L359 & (G1L361) # !G1L359 & G1L354) # !T1_q_a[25] & (G1L359);


--G1_register_array[12][15] is Idecode:ID|register_array[12][15]
G1_register_array[12][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][15] is Idecode:ID|register_array[20][15]
G1_register_array[20][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][15] is Idecode:ID|register_array[4][15]
G1_register_array[4][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L363 is Idecode:ID|Mux16~223
G1L363 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][15] # !T1_q_a[25] & (G1_register_array[4][15]));


--G1_register_array[28][15] is Idecode:ID|register_array[28][15]
G1_register_array[28][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L364 is Idecode:ID|Mux16~224
G1L364 = T1_q_a[24] & (G1L363 & (G1_register_array[28][15]) # !G1L363 & G1_register_array[12][15]) # !T1_q_a[24] & (G1L363);


--G1_register_array[18][15] is Idecode:ID|register_array[18][15]
G1_register_array[18][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][15] is Idecode:ID|register_array[10][15]
G1_register_array[10][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][15] is Idecode:ID|register_array[2][15]
G1_register_array[2][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L365 is Idecode:ID|Mux16~225
G1L365 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][15] # !T1_q_a[24] & (G1_register_array[2][15]));


--G1_register_array[26][15] is Idecode:ID|register_array[26][15]
G1_register_array[26][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L366 is Idecode:ID|Mux16~226
G1L366 = T1_q_a[25] & (G1L365 & (G1_register_array[26][15]) # !G1L365 & G1_register_array[18][15]) # !T1_q_a[25] & (G1L365);


--G1_register_array[24][15] is Idecode:ID|register_array[24][15]
G1_register_array[24][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][15] is Idecode:ID|register_array[16][15]
G1_register_array[16][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L367 is Idecode:ID|Mux16~227
G1L367 = T1_q_a[24] & G1_register_array[24][15] # !T1_q_a[24] & (G1_register_array[16][15]);


--G1_register_array[8][15] is Idecode:ID|register_array[8][15]
G1_register_array[8][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L368 is Idecode:ID|Mux16~228
G1L368 = T1_q_a[25] & G1L367 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][15]);


--G1L369 is Idecode:ID|Mux16~229
G1L369 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L366 # !T1_q_a[22] & (G1L368));


--G1_register_array[14][15] is Idecode:ID|register_array[14][15]
G1_register_array[14][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][15] is Idecode:ID|register_array[22][15]
G1_register_array[22][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][15] is Idecode:ID|register_array[6][15]
G1_register_array[6][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L370 is Idecode:ID|Mux16~230
G1L370 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][15] # !T1_q_a[25] & (G1_register_array[6][15]));


--G1_register_array[30][15] is Idecode:ID|register_array[30][15]
G1_register_array[30][15] = DFFEAS(G1L2437, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L371 is Idecode:ID|Mux16~231
G1L371 = T1_q_a[24] & (G1L370 & (G1_register_array[30][15]) # !G1L370 & G1_register_array[14][15]) # !T1_q_a[24] & (G1L370);


--G1L372 is Idecode:ID|Mux16~232
G1L372 = T1_q_a[23] & (G1L369 & (G1L371) # !G1L369 & G1L364) # !T1_q_a[23] & (G1L369);


--G1L373 is Idecode:ID|Mux16~233
G1L373 = T1_q_a[21] & G1L362 # !T1_q_a[21] & (G1L372);


--G1L1025 is Idecode:ID|Mux48~208
G1L1025 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][15] # !T1_q_a[17] & (G1_register_array[17][15]));


--G1L1026 is Idecode:ID|Mux48~209
G1L1026 = T1_q_a[18] & (G1L1025 & (G1_register_array[23][15]) # !G1L1025 & G1_register_array[21][15]) # !T1_q_a[18] & (G1L1025);


--G1L1027 is Idecode:ID|Mux48~210
G1L1027 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][15] # !T1_q_a[18] & (G1_register_array[9][15]));


--G1L1028 is Idecode:ID|Mux48~211
G1L1028 = T1_q_a[17] & (G1L1027 & (G1_register_array[15][15]) # !G1L1027 & G1_register_array[11][15]) # !T1_q_a[17] & (G1L1027);


--G1L1029 is Idecode:ID|Mux48~212
G1L1029 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][15] # !T1_q_a[18] & (G1_register_array[1][15]));


--G1L1030 is Idecode:ID|Mux48~213
G1L1030 = T1_q_a[17] & (G1L1029 & (G1_register_array[7][15]) # !G1L1029 & G1_register_array[3][15]) # !T1_q_a[17] & (G1L1029);


--G1L1031 is Idecode:ID|Mux48~214
G1L1031 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1028 # !T1_q_a[19] & (G1L1030));


--G1L1032 is Idecode:ID|Mux48~215
G1L1032 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][15] # !T1_q_a[17] & (G1_register_array[25][15]));


--G1L1033 is Idecode:ID|Mux48~216
G1L1033 = T1_q_a[18] & (G1L1032 & (G1_register_array[31][15]) # !G1L1032 & G1_register_array[29][15]) # !T1_q_a[18] & (G1L1032);


--G1L1034 is Idecode:ID|Mux48~217
G1L1034 = T1_q_a[20] & (G1L1031 & (G1L1033) # !G1L1031 & G1L1026) # !T1_q_a[20] & (G1L1031);


--G1L1035 is Idecode:ID|Mux48~218
G1L1035 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][15] # !T1_q_a[20] & (G1_register_array[4][15]));


--G1L1036 is Idecode:ID|Mux48~219
G1L1036 = T1_q_a[19] & (G1L1035 & (G1_register_array[28][15]) # !G1L1035 & G1_register_array[12][15]) # !T1_q_a[19] & (G1L1035);


--G1L1037 is Idecode:ID|Mux48~220
G1L1037 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][15] # !T1_q_a[19] & (G1_register_array[2][15]));


--G1L1038 is Idecode:ID|Mux48~221
G1L1038 = T1_q_a[20] & (G1L1037 & (G1_register_array[26][15]) # !G1L1037 & G1_register_array[18][15]) # !T1_q_a[20] & (G1L1037);


--G1L1039 is Idecode:ID|Mux48~222
G1L1039 = T1_q_a[19] & G1_register_array[24][15] # !T1_q_a[19] & (G1_register_array[16][15]);


--G1L1040 is Idecode:ID|Mux48~223
G1L1040 = T1_q_a[20] & G1L1039 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][15]);


--G1L1041 is Idecode:ID|Mux48~224
G1L1041 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L1038 # !T1_q_a[17] & (G1L1040));


--G1L1042 is Idecode:ID|Mux48~225
G1L1042 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][15] # !T1_q_a[20] & (G1_register_array[6][15]));


--G1L1043 is Idecode:ID|Mux48~226
G1L1043 = T1_q_a[19] & (G1L1042 & (G1_register_array[30][15]) # !G1L1042 & G1_register_array[14][15]) # !T1_q_a[19] & (G1L1042);


--G1L1044 is Idecode:ID|Mux48~227
G1L1044 = T1_q_a[18] & (G1L1041 & (G1L1043) # !G1L1041 & G1L1036) # !T1_q_a[18] & (G1L1041);


--G1L1045 is Idecode:ID|Mux48~228
G1L1045 = T1_q_a[16] & G1L1034 # !T1_q_a[16] & (G1L1044);


--E1L224 is Execute:EXE|Binput[15]~2077
E1L224 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L1045));


--E1L55 is Execute:EXE|Add1~8757
E1L55 = E1L224 $ (C1L6 # E1L183);


--G1_register_array[19][14] is Idecode:ID|register_array[19][14]
G1_register_array[19][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][14] is Idecode:ID|register_array[21][14]
G1_register_array[21][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][14] is Idecode:ID|register_array[17][14]
G1_register_array[17][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L374 is Idecode:ID|Mux17~213
G1L374 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][14] # !T1_q_a[23] & (G1_register_array[17][14]));


--G1_register_array[23][14] is Idecode:ID|register_array[23][14]
G1_register_array[23][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L375 is Idecode:ID|Mux17~214
G1L375 = T1_q_a[22] & (G1L374 & (G1_register_array[23][14]) # !G1L374 & G1_register_array[19][14]) # !T1_q_a[22] & (G1L374);


--G1_register_array[13][14] is Idecode:ID|register_array[13][14]
G1_register_array[13][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][14] is Idecode:ID|register_array[11][14]
G1_register_array[11][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][14] is Idecode:ID|register_array[9][14]
G1_register_array[9][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L376 is Idecode:ID|Mux17~215
G1L376 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][14] # !T1_q_a[22] & (G1_register_array[9][14]));


--G1_register_array[15][14] is Idecode:ID|register_array[15][14]
G1_register_array[15][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L377 is Idecode:ID|Mux17~216
G1L377 = T1_q_a[23] & (G1L376 & (G1_register_array[15][14]) # !G1L376 & G1_register_array[13][14]) # !T1_q_a[23] & (G1L376);


--G1_register_array[5][14] is Idecode:ID|register_array[5][14]
G1_register_array[5][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][14] is Idecode:ID|register_array[3][14]
G1_register_array[3][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][14] is Idecode:ID|register_array[1][14]
G1_register_array[1][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L378 is Idecode:ID|Mux17~217
G1L378 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][14] # !T1_q_a[22] & (G1_register_array[1][14]));


--G1_register_array[7][14] is Idecode:ID|register_array[7][14]
G1_register_array[7][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L379 is Idecode:ID|Mux17~218
G1L379 = T1_q_a[23] & (G1L378 & (G1_register_array[7][14]) # !G1L378 & G1_register_array[5][14]) # !T1_q_a[23] & (G1L378);


--G1L380 is Idecode:ID|Mux17~219
G1L380 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L377 # !T1_q_a[24] & (G1L379));


--G1_register_array[27][14] is Idecode:ID|register_array[27][14]
G1_register_array[27][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][14] is Idecode:ID|register_array[29][14]
G1_register_array[29][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][14] is Idecode:ID|register_array[25][14]
G1_register_array[25][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L381 is Idecode:ID|Mux17~220
G1L381 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][14] # !T1_q_a[23] & (G1_register_array[25][14]));


--G1_register_array[31][14] is Idecode:ID|register_array[31][14]
G1_register_array[31][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L382 is Idecode:ID|Mux17~221
G1L382 = T1_q_a[22] & (G1L381 & (G1_register_array[31][14]) # !G1L381 & G1_register_array[27][14]) # !T1_q_a[22] & (G1L381);


--G1L383 is Idecode:ID|Mux17~222
G1L383 = T1_q_a[25] & (G1L380 & (G1L382) # !G1L380 & G1L375) # !T1_q_a[25] & (G1L380);


--G1_register_array[18][14] is Idecode:ID|register_array[18][14]
G1_register_array[18][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][14] is Idecode:ID|register_array[10][14]
G1_register_array[10][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][14] is Idecode:ID|register_array[2][14]
G1_register_array[2][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L384 is Idecode:ID|Mux17~223
G1L384 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][14] # !T1_q_a[24] & (G1_register_array[2][14]));


--G1_register_array[26][14] is Idecode:ID|register_array[26][14]
G1_register_array[26][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L385 is Idecode:ID|Mux17~224
G1L385 = T1_q_a[25] & (G1L384 & (G1_register_array[26][14]) # !G1L384 & G1_register_array[18][14]) # !T1_q_a[25] & (G1L384);


--G1_register_array[12][14] is Idecode:ID|register_array[12][14]
G1_register_array[12][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][14] is Idecode:ID|register_array[20][14]
G1_register_array[20][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][14] is Idecode:ID|register_array[4][14]
G1_register_array[4][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L386 is Idecode:ID|Mux17~225
G1L386 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][14] # !T1_q_a[25] & (G1_register_array[4][14]));


--G1_register_array[28][14] is Idecode:ID|register_array[28][14]
G1_register_array[28][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L387 is Idecode:ID|Mux17~226
G1L387 = T1_q_a[24] & (G1L386 & (G1_register_array[28][14]) # !G1L386 & G1_register_array[12][14]) # !T1_q_a[24] & (G1L386);


--G1_register_array[24][14] is Idecode:ID|register_array[24][14]
G1_register_array[24][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][14] is Idecode:ID|register_array[16][14]
G1_register_array[16][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L388 is Idecode:ID|Mux17~227
G1L388 = T1_q_a[24] & G1_register_array[24][14] # !T1_q_a[24] & (G1_register_array[16][14]);


--G1_register_array[8][14] is Idecode:ID|register_array[8][14]
G1_register_array[8][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L389 is Idecode:ID|Mux17~228
G1L389 = T1_q_a[25] & G1L388 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][14]);


--G1L390 is Idecode:ID|Mux17~229
G1L390 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L387 # !T1_q_a[23] & (G1L389));


--G1_register_array[14][14] is Idecode:ID|register_array[14][14]
G1_register_array[14][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][14] is Idecode:ID|register_array[22][14]
G1_register_array[22][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][14] is Idecode:ID|register_array[6][14]
G1_register_array[6][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L391 is Idecode:ID|Mux17~230
G1L391 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][14] # !T1_q_a[25] & (G1_register_array[6][14]));


--G1_register_array[30][14] is Idecode:ID|register_array[30][14]
G1_register_array[30][14] = DFFEAS(G1L2438, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L392 is Idecode:ID|Mux17~231
G1L392 = T1_q_a[24] & (G1L391 & (G1_register_array[30][14]) # !G1L391 & G1_register_array[14][14]) # !T1_q_a[24] & (G1L391);


--G1L393 is Idecode:ID|Mux17~232
G1L393 = T1_q_a[22] & (G1L390 & (G1L392) # !G1L390 & G1L385) # !T1_q_a[22] & (G1L390);


--G1L394 is Idecode:ID|Mux17~233
G1L394 = T1_q_a[21] & G1L383 # !T1_q_a[21] & (G1L393);


--T1_q_a[14] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[14]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[14]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[14]_PORT_A_address_reg = DFFE(T1_q_a[14]_PORT_A_address, T1_q_a[14]_clock_0, , , );
T1_q_a[14]_clock_0 = MIPS_clock;
T1_q_a[14]_PORT_A_data_out = MEMORY(, , T1_q_a[14]_PORT_A_address_reg, , , , , , T1_q_a[14]_clock_0, , , , , );
T1_q_a[14] = T1_q_a[14]_PORT_A_data_out[0];


--G1L1046 is Idecode:ID|Mux49~208
G1L1046 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][14] # !T1_q_a[18] & (G1_register_array[17][14]));


--G1L1047 is Idecode:ID|Mux49~209
G1L1047 = T1_q_a[17] & (G1L1046 & (G1_register_array[23][14]) # !G1L1046 & G1_register_array[19][14]) # !T1_q_a[17] & (G1L1046);


--G1L1048 is Idecode:ID|Mux49~210
G1L1048 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][14] # !T1_q_a[17] & (G1_register_array[9][14]));


--G1L1049 is Idecode:ID|Mux49~211
G1L1049 = T1_q_a[18] & (G1L1048 & (G1_register_array[15][14]) # !G1L1048 & G1_register_array[13][14]) # !T1_q_a[18] & (G1L1048);


--G1L1050 is Idecode:ID|Mux49~212
G1L1050 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][14] # !T1_q_a[17] & (G1_register_array[1][14]));


--G1L1051 is Idecode:ID|Mux49~213
G1L1051 = T1_q_a[18] & (G1L1050 & (G1_register_array[7][14]) # !G1L1050 & G1_register_array[5][14]) # !T1_q_a[18] & (G1L1050);


--G1L1052 is Idecode:ID|Mux49~214
G1L1052 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1049 # !T1_q_a[19] & (G1L1051));


--G1L1053 is Idecode:ID|Mux49~215
G1L1053 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][14] # !T1_q_a[18] & (G1_register_array[25][14]));


--G1L1054 is Idecode:ID|Mux49~216
G1L1054 = T1_q_a[17] & (G1L1053 & (G1_register_array[31][14]) # !G1L1053 & G1_register_array[27][14]) # !T1_q_a[17] & (G1L1053);


--G1L1055 is Idecode:ID|Mux49~217
G1L1055 = T1_q_a[20] & (G1L1052 & (G1L1054) # !G1L1052 & G1L1047) # !T1_q_a[20] & (G1L1052);


--G1L1056 is Idecode:ID|Mux49~218
G1L1056 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][14] # !T1_q_a[19] & (G1_register_array[2][14]));


--G1L1057 is Idecode:ID|Mux49~219
G1L1057 = T1_q_a[20] & (G1L1056 & (G1_register_array[26][14]) # !G1L1056 & G1_register_array[18][14]) # !T1_q_a[20] & (G1L1056);


--G1L1058 is Idecode:ID|Mux49~220
G1L1058 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][14] # !T1_q_a[20] & (G1_register_array[4][14]));


--G1L1059 is Idecode:ID|Mux49~221
G1L1059 = T1_q_a[19] & (G1L1058 & (G1_register_array[28][14]) # !G1L1058 & G1_register_array[12][14]) # !T1_q_a[19] & (G1L1058);


--G1L1060 is Idecode:ID|Mux49~222
G1L1060 = T1_q_a[19] & G1_register_array[24][14] # !T1_q_a[19] & (G1_register_array[16][14]);


--G1L1061 is Idecode:ID|Mux49~223
G1L1061 = T1_q_a[20] & G1L1060 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][14]);


--G1L1062 is Idecode:ID|Mux49~224
G1L1062 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L1059 # !T1_q_a[18] & (G1L1061));


--G1L1063 is Idecode:ID|Mux49~225
G1L1063 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][14] # !T1_q_a[20] & (G1_register_array[6][14]));


--G1L1064 is Idecode:ID|Mux49~226
G1L1064 = T1_q_a[19] & (G1L1063 & (G1_register_array[30][14]) # !G1L1063 & G1_register_array[14][14]) # !T1_q_a[19] & (G1L1063);


--G1L1065 is Idecode:ID|Mux49~227
G1L1065 = T1_q_a[17] & (G1L1062 & (G1L1064) # !G1L1062 & G1L1057) # !T1_q_a[17] & (G1L1062);


--G1L1066 is Idecode:ID|Mux49~228
G1L1066 = T1_q_a[16] & G1L1055 # !T1_q_a[16] & (G1L1065);


--E1L223 is Execute:EXE|Binput[14]~2078
E1L223 = C1L4 & T1_q_a[14] # !C1L4 & (C1L5 & T1_q_a[14] # !C1L5 & (G1L1066));


--E1L56 is Execute:EXE|Add1~8758
E1L56 = E1L223 $ (C1L6 # E1L183);


--G1_register_array[21][13] is Idecode:ID|register_array[21][13]
G1_register_array[21][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][13] is Idecode:ID|register_array[19][13]
G1_register_array[19][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][13] is Idecode:ID|register_array[17][13]
G1_register_array[17][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L395 is Idecode:ID|Mux18~213
G1L395 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][13] # !T1_q_a[22] & (G1_register_array[17][13]));


--G1_register_array[23][13] is Idecode:ID|register_array[23][13]
G1_register_array[23][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L396 is Idecode:ID|Mux18~214
G1L396 = T1_q_a[23] & (G1L395 & (G1_register_array[23][13]) # !G1L395 & G1_register_array[21][13]) # !T1_q_a[23] & (G1L395);


--G1_register_array[11][13] is Idecode:ID|register_array[11][13]
G1_register_array[11][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][13] is Idecode:ID|register_array[13][13]
G1_register_array[13][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][13] is Idecode:ID|register_array[9][13]
G1_register_array[9][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L397 is Idecode:ID|Mux18~215
G1L397 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][13] # !T1_q_a[23] & (G1_register_array[9][13]));


--G1_register_array[15][13] is Idecode:ID|register_array[15][13]
G1_register_array[15][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L398 is Idecode:ID|Mux18~216
G1L398 = T1_q_a[22] & (G1L397 & (G1_register_array[15][13]) # !G1L397 & G1_register_array[11][13]) # !T1_q_a[22] & (G1L397);


--G1_register_array[3][13] is Idecode:ID|register_array[3][13]
G1_register_array[3][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][13] is Idecode:ID|register_array[5][13]
G1_register_array[5][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][13] is Idecode:ID|register_array[1][13]
G1_register_array[1][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L399 is Idecode:ID|Mux18~217
G1L399 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][13] # !T1_q_a[23] & (G1_register_array[1][13]));


--G1_register_array[7][13] is Idecode:ID|register_array[7][13]
G1_register_array[7][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L400 is Idecode:ID|Mux18~218
G1L400 = T1_q_a[22] & (G1L399 & (G1_register_array[7][13]) # !G1L399 & G1_register_array[3][13]) # !T1_q_a[22] & (G1L399);


--G1L401 is Idecode:ID|Mux18~219
G1L401 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L398 # !T1_q_a[24] & (G1L400));


--G1_register_array[29][13] is Idecode:ID|register_array[29][13]
G1_register_array[29][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][13] is Idecode:ID|register_array[27][13]
G1_register_array[27][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][13] is Idecode:ID|register_array[25][13]
G1_register_array[25][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L402 is Idecode:ID|Mux18~220
G1L402 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][13] # !T1_q_a[22] & (G1_register_array[25][13]));


--G1_register_array[31][13] is Idecode:ID|register_array[31][13]
G1_register_array[31][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L403 is Idecode:ID|Mux18~221
G1L403 = T1_q_a[23] & (G1L402 & (G1_register_array[31][13]) # !G1L402 & G1_register_array[29][13]) # !T1_q_a[23] & (G1L402);


--G1L404 is Idecode:ID|Mux18~222
G1L404 = T1_q_a[25] & (G1L401 & (G1L403) # !G1L401 & G1L396) # !T1_q_a[25] & (G1L401);


--G1_register_array[12][13] is Idecode:ID|register_array[12][13]
G1_register_array[12][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][13] is Idecode:ID|register_array[20][13]
G1_register_array[20][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][13] is Idecode:ID|register_array[4][13]
G1_register_array[4][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L405 is Idecode:ID|Mux18~223
G1L405 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][13] # !T1_q_a[25] & (G1_register_array[4][13]));


--G1_register_array[28][13] is Idecode:ID|register_array[28][13]
G1_register_array[28][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L406 is Idecode:ID|Mux18~224
G1L406 = T1_q_a[24] & (G1L405 & (G1_register_array[28][13]) # !G1L405 & G1_register_array[12][13]) # !T1_q_a[24] & (G1L405);


--G1_register_array[18][13] is Idecode:ID|register_array[18][13]
G1_register_array[18][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][13] is Idecode:ID|register_array[10][13]
G1_register_array[10][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][13] is Idecode:ID|register_array[2][13]
G1_register_array[2][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L407 is Idecode:ID|Mux18~225
G1L407 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][13] # !T1_q_a[24] & (G1_register_array[2][13]));


--G1_register_array[26][13] is Idecode:ID|register_array[26][13]
G1_register_array[26][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L408 is Idecode:ID|Mux18~226
G1L408 = T1_q_a[25] & (G1L407 & (G1_register_array[26][13]) # !G1L407 & G1_register_array[18][13]) # !T1_q_a[25] & (G1L407);


--G1_register_array[24][13] is Idecode:ID|register_array[24][13]
G1_register_array[24][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][13] is Idecode:ID|register_array[16][13]
G1_register_array[16][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L409 is Idecode:ID|Mux18~227
G1L409 = T1_q_a[24] & G1_register_array[24][13] # !T1_q_a[24] & (G1_register_array[16][13]);


--G1_register_array[8][13] is Idecode:ID|register_array[8][13]
G1_register_array[8][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L410 is Idecode:ID|Mux18~228
G1L410 = T1_q_a[25] & G1L409 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][13]);


--G1L411 is Idecode:ID|Mux18~229
G1L411 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L408 # !T1_q_a[22] & (G1L410));


--G1_register_array[14][13] is Idecode:ID|register_array[14][13]
G1_register_array[14][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][13] is Idecode:ID|register_array[22][13]
G1_register_array[22][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][13] is Idecode:ID|register_array[6][13]
G1_register_array[6][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L412 is Idecode:ID|Mux18~230
G1L412 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][13] # !T1_q_a[25] & (G1_register_array[6][13]));


--G1_register_array[30][13] is Idecode:ID|register_array[30][13]
G1_register_array[30][13] = DFFEAS(G1L2439, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L413 is Idecode:ID|Mux18~231
G1L413 = T1_q_a[24] & (G1L412 & (G1_register_array[30][13]) # !G1L412 & G1_register_array[14][13]) # !T1_q_a[24] & (G1L412);


--G1L414 is Idecode:ID|Mux18~232
G1L414 = T1_q_a[23] & (G1L411 & (G1L413) # !G1L411 & G1L406) # !T1_q_a[23] & (G1L411);


--G1L415 is Idecode:ID|Mux18~233
G1L415 = T1_q_a[21] & G1L404 # !T1_q_a[21] & (G1L414);


--T1_q_a[13] is Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[13]
--RAM Block Operation Mode: ROM
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
T1_q_a[13]_PORT_A_address = BUS(E1L1, E1L2, E1L3, E1L4, E1L5, E1L6, E1L7, E1L8);
T1_q_a[13]_PORT_A_address_reg = DFFE(T1_q_a[13]_PORT_A_address, T1_q_a[13]_clock_0, , , );
T1_q_a[13]_clock_0 = MIPS_clock;
T1_q_a[13]_PORT_A_data_out = MEMORY(, , T1_q_a[13]_PORT_A_address_reg, , , , , , T1_q_a[13]_clock_0, , , , , );
T1_q_a[13] = T1_q_a[13]_PORT_A_data_out[0];


--G1L1067 is Idecode:ID|Mux50~208
G1L1067 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][13] # !T1_q_a[17] & (G1_register_array[17][13]));


--G1L1068 is Idecode:ID|Mux50~209
G1L1068 = T1_q_a[18] & (G1L1067 & (G1_register_array[23][13]) # !G1L1067 & G1_register_array[21][13]) # !T1_q_a[18] & (G1L1067);


--G1L1069 is Idecode:ID|Mux50~210
G1L1069 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][13] # !T1_q_a[18] & (G1_register_array[9][13]));


--G1L1070 is Idecode:ID|Mux50~211
G1L1070 = T1_q_a[17] & (G1L1069 & (G1_register_array[15][13]) # !G1L1069 & G1_register_array[11][13]) # !T1_q_a[17] & (G1L1069);


--G1L1071 is Idecode:ID|Mux50~212
G1L1071 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][13] # !T1_q_a[18] & (G1_register_array[1][13]));


--G1L1072 is Idecode:ID|Mux50~213
G1L1072 = T1_q_a[17] & (G1L1071 & (G1_register_array[7][13]) # !G1L1071 & G1_register_array[3][13]) # !T1_q_a[17] & (G1L1071);


--G1L1073 is Idecode:ID|Mux50~214
G1L1073 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L1070 # !T1_q_a[19] & (G1L1072));


--G1L1074 is Idecode:ID|Mux50~215
G1L1074 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][13] # !T1_q_a[17] & (G1_register_array[25][13]));


--G1L1075 is Idecode:ID|Mux50~216
G1L1075 = T1_q_a[18] & (G1L1074 & (G1_register_array[31][13]) # !G1L1074 & G1_register_array[29][13]) # !T1_q_a[18] & (G1L1074);


--G1L1076 is Idecode:ID|Mux50~217
G1L1076 = T1_q_a[20] & (G1L1073 & (G1L1075) # !G1L1073 & G1L1068) # !T1_q_a[20] & (G1L1073);


--G1L1077 is Idecode:ID|Mux50~218
G1L1077 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][13] # !T1_q_a[20] & (G1_register_array[4][13]));


--G1L1078 is Idecode:ID|Mux50~219
G1L1078 = T1_q_a[19] & (G1L1077 & (G1_register_array[28][13]) # !G1L1077 & G1_register_array[12][13]) # !T1_q_a[19] & (G1L1077);


--G1L1079 is Idecode:ID|Mux50~220
G1L1079 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][13] # !T1_q_a[19] & (G1_register_array[2][13]));


--G1L1080 is Idecode:ID|Mux50~221
G1L1080 = T1_q_a[20] & (G1L1079 & (G1_register_array[26][13]) # !G1L1079 & G1_register_array[18][13]) # !T1_q_a[20] & (G1L1079);


--G1L1081 is Idecode:ID|Mux50~222
G1L1081 = T1_q_a[19] & G1_register_array[24][13] # !T1_q_a[19] & (G1_register_array[16][13]);


--G1L1082 is Idecode:ID|Mux50~223
G1L1082 = T1_q_a[20] & G1L1081 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][13]);


--G1L1083 is Idecode:ID|Mux50~224
G1L1083 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L1080 # !T1_q_a[17] & (G1L1082));


--G1L1084 is Idecode:ID|Mux50~225
G1L1084 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][13] # !T1_q_a[20] & (G1_register_array[6][13]));


--G1L1085 is Idecode:ID|Mux50~226
G1L1085 = T1_q_a[19] & (G1L1084 & (G1_register_array[30][13]) # !G1L1084 & G1_register_array[14][13]) # !T1_q_a[19] & (G1L1084);


--G1L1086 is Idecode:ID|Mux50~227
G1L1086 = T1_q_a[18] & (G1L1083 & (G1L1085) # !G1L1083 & G1L1078) # !T1_q_a[18] & (G1L1083);


--G1L1087 is Idecode:ID|Mux50~228
G1L1087 = T1_q_a[16] & G1L1076 # !T1_q_a[16] & (G1L1086);


--E1L222 is Execute:EXE|Binput[13]~2079
E1L222 = C1L4 & T1_q_a[13] # !C1L4 & (C1L5 & T1_q_a[13] # !C1L5 & (G1L1087));


--E1L57 is Execute:EXE|Add1~8759
E1L57 = E1L222 $ (C1L6 # E1L183);


--E1L58 is Execute:EXE|Add1~8760
E1L58 = (G1L415 $ E1L57 $ !E1L53) # GND;

--E1L59 is Execute:EXE|Add1~8761
E1L59 = CARRY(G1L415 & (E1L57 # !E1L53) # !G1L415 & E1L57 & !E1L53);


--E1L60 is Execute:EXE|Add1~8762
E1L60 = G1L394 & (E1L56 & E1L59 & VCC # !E1L56 & !E1L59) # !G1L394 & (E1L56 & !E1L59 # !E1L56 & (E1L59 # GND));

--E1L61 is Execute:EXE|Add1~8763
E1L61 = CARRY(G1L394 & !E1L56 & !E1L59 # !G1L394 & (!E1L59 # !E1L56));


--E1L62 is Execute:EXE|Add1~8764
E1L62 = (G1L373 $ E1L55 $ !E1L61) # GND;

--E1L63 is Execute:EXE|Add1~8765
E1L63 = CARRY(G1L373 & (E1L55 # !E1L61) # !G1L373 & E1L55 & !E1L61);


--E1L64 is Execute:EXE|Add1~8766
E1L64 = G1L352 & (E1L54 & E1L63 & VCC # !E1L54 & !E1L63) # !G1L352 & (E1L54 & !E1L63 # !E1L54 & (E1L63 # GND));

--E1L65 is Execute:EXE|Add1~8767
E1L65 = CARRY(G1L352 & !E1L54 & !E1L63 # !G1L352 & (!E1L63 # !E1L54));


--E1L66 is Execute:EXE|Add1~8768
E1L66 = E1L229 $ (C1L6 # E1L183);


--G1_register_array[19][19] is Idecode:ID|register_array[19][19]
G1_register_array[19][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][19] is Idecode:ID|register_array[21][19]
G1_register_array[21][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][19] is Idecode:ID|register_array[17][19]
G1_register_array[17][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L269 is Idecode:ID|Mux12~213
G1L269 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][19] # !T1_q_a[23] & (G1_register_array[17][19]));


--G1_register_array[23][19] is Idecode:ID|register_array[23][19]
G1_register_array[23][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L270 is Idecode:ID|Mux12~214
G1L270 = T1_q_a[22] & (G1L269 & (G1_register_array[23][19]) # !G1L269 & G1_register_array[19][19]) # !T1_q_a[22] & (G1L269);


--G1_register_array[13][19] is Idecode:ID|register_array[13][19]
G1_register_array[13][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][19] is Idecode:ID|register_array[11][19]
G1_register_array[11][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][19] is Idecode:ID|register_array[9][19]
G1_register_array[9][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L271 is Idecode:ID|Mux12~215
G1L271 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][19] # !T1_q_a[22] & (G1_register_array[9][19]));


--G1_register_array[15][19] is Idecode:ID|register_array[15][19]
G1_register_array[15][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L272 is Idecode:ID|Mux12~216
G1L272 = T1_q_a[23] & (G1L271 & (G1_register_array[15][19]) # !G1L271 & G1_register_array[13][19]) # !T1_q_a[23] & (G1L271);


--G1_register_array[5][19] is Idecode:ID|register_array[5][19]
G1_register_array[5][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][19] is Idecode:ID|register_array[3][19]
G1_register_array[3][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][19] is Idecode:ID|register_array[1][19]
G1_register_array[1][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L273 is Idecode:ID|Mux12~217
G1L273 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][19] # !T1_q_a[22] & (G1_register_array[1][19]));


--G1_register_array[7][19] is Idecode:ID|register_array[7][19]
G1_register_array[7][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L274 is Idecode:ID|Mux12~218
G1L274 = T1_q_a[23] & (G1L273 & (G1_register_array[7][19]) # !G1L273 & G1_register_array[5][19]) # !T1_q_a[23] & (G1L273);


--G1L275 is Idecode:ID|Mux12~219
G1L275 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L272 # !T1_q_a[24] & (G1L274));


--G1_register_array[27][19] is Idecode:ID|register_array[27][19]
G1_register_array[27][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][19] is Idecode:ID|register_array[29][19]
G1_register_array[29][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][19] is Idecode:ID|register_array[25][19]
G1_register_array[25][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L276 is Idecode:ID|Mux12~220
G1L276 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][19] # !T1_q_a[23] & (G1_register_array[25][19]));


--G1_register_array[31][19] is Idecode:ID|register_array[31][19]
G1_register_array[31][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L277 is Idecode:ID|Mux12~221
G1L277 = T1_q_a[22] & (G1L276 & (G1_register_array[31][19]) # !G1L276 & G1_register_array[27][19]) # !T1_q_a[22] & (G1L276);


--G1L278 is Idecode:ID|Mux12~222
G1L278 = T1_q_a[25] & (G1L275 & (G1L277) # !G1L275 & G1L270) # !T1_q_a[25] & (G1L275);


--G1_register_array[18][19] is Idecode:ID|register_array[18][19]
G1_register_array[18][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][19] is Idecode:ID|register_array[10][19]
G1_register_array[10][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][19] is Idecode:ID|register_array[2][19]
G1_register_array[2][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L279 is Idecode:ID|Mux12~223
G1L279 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][19] # !T1_q_a[24] & (G1_register_array[2][19]));


--G1_register_array[26][19] is Idecode:ID|register_array[26][19]
G1_register_array[26][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L280 is Idecode:ID|Mux12~224
G1L280 = T1_q_a[25] & (G1L279 & (G1_register_array[26][19]) # !G1L279 & G1_register_array[18][19]) # !T1_q_a[25] & (G1L279);


--G1_register_array[12][19] is Idecode:ID|register_array[12][19]
G1_register_array[12][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][19] is Idecode:ID|register_array[20][19]
G1_register_array[20][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][19] is Idecode:ID|register_array[4][19]
G1_register_array[4][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L281 is Idecode:ID|Mux12~225
G1L281 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][19] # !T1_q_a[25] & (G1_register_array[4][19]));


--G1_register_array[28][19] is Idecode:ID|register_array[28][19]
G1_register_array[28][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L282 is Idecode:ID|Mux12~226
G1L282 = T1_q_a[24] & (G1L281 & (G1_register_array[28][19]) # !G1L281 & G1_register_array[12][19]) # !T1_q_a[24] & (G1L281);


--G1_register_array[24][19] is Idecode:ID|register_array[24][19]
G1_register_array[24][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][19] is Idecode:ID|register_array[16][19]
G1_register_array[16][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L283 is Idecode:ID|Mux12~227
G1L283 = T1_q_a[24] & G1_register_array[24][19] # !T1_q_a[24] & (G1_register_array[16][19]);


--G1_register_array[8][19] is Idecode:ID|register_array[8][19]
G1_register_array[8][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L284 is Idecode:ID|Mux12~228
G1L284 = T1_q_a[25] & G1L283 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][19]);


--G1L285 is Idecode:ID|Mux12~229
G1L285 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L282 # !T1_q_a[23] & (G1L284));


--G1_register_array[14][19] is Idecode:ID|register_array[14][19]
G1_register_array[14][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][19] is Idecode:ID|register_array[22][19]
G1_register_array[22][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][19] is Idecode:ID|register_array[6][19]
G1_register_array[6][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L286 is Idecode:ID|Mux12~230
G1L286 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][19] # !T1_q_a[25] & (G1_register_array[6][19]));


--G1_register_array[30][19] is Idecode:ID|register_array[30][19]
G1_register_array[30][19] = DFFEAS(G1L2440, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L287 is Idecode:ID|Mux12~231
G1L287 = T1_q_a[24] & (G1L286 & (G1_register_array[30][19]) # !G1L286 & G1_register_array[14][19]) # !T1_q_a[24] & (G1L286);


--G1L288 is Idecode:ID|Mux12~232
G1L288 = T1_q_a[22] & (G1L285 & (G1L287) # !G1L285 & G1L280) # !T1_q_a[22] & (G1L285);


--G1L289 is Idecode:ID|Mux12~233
G1L289 = T1_q_a[21] & G1L278 # !T1_q_a[21] & (G1L288);


--G1L941 is Idecode:ID|Mux44~208
G1L941 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][19] # !T1_q_a[18] & (G1_register_array[17][19]));


--G1L942 is Idecode:ID|Mux44~209
G1L942 = T1_q_a[17] & (G1L941 & (G1_register_array[23][19]) # !G1L941 & G1_register_array[19][19]) # !T1_q_a[17] & (G1L941);


--G1L943 is Idecode:ID|Mux44~210
G1L943 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][19] # !T1_q_a[17] & (G1_register_array[9][19]));


--G1L944 is Idecode:ID|Mux44~211
G1L944 = T1_q_a[18] & (G1L943 & (G1_register_array[15][19]) # !G1L943 & G1_register_array[13][19]) # !T1_q_a[18] & (G1L943);


--G1L945 is Idecode:ID|Mux44~212
G1L945 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][19] # !T1_q_a[17] & (G1_register_array[1][19]));


--G1L946 is Idecode:ID|Mux44~213
G1L946 = T1_q_a[18] & (G1L945 & (G1_register_array[7][19]) # !G1L945 & G1_register_array[5][19]) # !T1_q_a[18] & (G1L945);


--G1L947 is Idecode:ID|Mux44~214
G1L947 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L944 # !T1_q_a[19] & (G1L946));


--G1L948 is Idecode:ID|Mux44~215
G1L948 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][19] # !T1_q_a[18] & (G1_register_array[25][19]));


--G1L949 is Idecode:ID|Mux44~216
G1L949 = T1_q_a[17] & (G1L948 & (G1_register_array[31][19]) # !G1L948 & G1_register_array[27][19]) # !T1_q_a[17] & (G1L948);


--G1L950 is Idecode:ID|Mux44~217
G1L950 = T1_q_a[20] & (G1L947 & (G1L949) # !G1L947 & G1L942) # !T1_q_a[20] & (G1L947);


--G1L951 is Idecode:ID|Mux44~218
G1L951 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][19] # !T1_q_a[19] & (G1_register_array[2][19]));


--G1L952 is Idecode:ID|Mux44~219
G1L952 = T1_q_a[20] & (G1L951 & (G1_register_array[26][19]) # !G1L951 & G1_register_array[18][19]) # !T1_q_a[20] & (G1L951);


--G1L953 is Idecode:ID|Mux44~220
G1L953 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][19] # !T1_q_a[20] & (G1_register_array[4][19]));


--G1L954 is Idecode:ID|Mux44~221
G1L954 = T1_q_a[19] & (G1L953 & (G1_register_array[28][19]) # !G1L953 & G1_register_array[12][19]) # !T1_q_a[19] & (G1L953);


--G1L955 is Idecode:ID|Mux44~222
G1L955 = T1_q_a[19] & G1_register_array[24][19] # !T1_q_a[19] & (G1_register_array[16][19]);


--G1L956 is Idecode:ID|Mux44~223
G1L956 = T1_q_a[20] & G1L955 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][19]);


--G1L957 is Idecode:ID|Mux44~224
G1L957 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L954 # !T1_q_a[18] & (G1L956));


--G1L958 is Idecode:ID|Mux44~225
G1L958 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][19] # !T1_q_a[20] & (G1_register_array[6][19]));


--G1L959 is Idecode:ID|Mux44~226
G1L959 = T1_q_a[19] & (G1L958 & (G1_register_array[30][19]) # !G1L958 & G1_register_array[14][19]) # !T1_q_a[19] & (G1L958);


--G1L960 is Idecode:ID|Mux44~227
G1L960 = T1_q_a[17] & (G1L957 & (G1L959) # !G1L957 & G1L952) # !T1_q_a[17] & (G1L957);


--G1L961 is Idecode:ID|Mux44~228
G1L961 = T1_q_a[16] & G1L950 # !T1_q_a[16] & (G1L960);


--E1L228 is Execute:EXE|Binput[19]~2080
E1L228 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L961));


--E1L67 is Execute:EXE|Add1~8769
E1L67 = E1L228 $ (C1L6 # E1L183);


--G1_register_array[21][18] is Idecode:ID|register_array[21][18]
G1_register_array[21][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][18] is Idecode:ID|register_array[19][18]
G1_register_array[19][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][18] is Idecode:ID|register_array[17][18]
G1_register_array[17][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L290 is Idecode:ID|Mux13~213
G1L290 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][18] # !T1_q_a[22] & (G1_register_array[17][18]));


--G1_register_array[23][18] is Idecode:ID|register_array[23][18]
G1_register_array[23][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L291 is Idecode:ID|Mux13~214
G1L291 = T1_q_a[23] & (G1L290 & (G1_register_array[23][18]) # !G1L290 & G1_register_array[21][18]) # !T1_q_a[23] & (G1L290);


--G1_register_array[11][18] is Idecode:ID|register_array[11][18]
G1_register_array[11][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][18] is Idecode:ID|register_array[13][18]
G1_register_array[13][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][18] is Idecode:ID|register_array[9][18]
G1_register_array[9][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L292 is Idecode:ID|Mux13~215
G1L292 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][18] # !T1_q_a[23] & (G1_register_array[9][18]));


--G1_register_array[15][18] is Idecode:ID|register_array[15][18]
G1_register_array[15][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L293 is Idecode:ID|Mux13~216
G1L293 = T1_q_a[22] & (G1L292 & (G1_register_array[15][18]) # !G1L292 & G1_register_array[11][18]) # !T1_q_a[22] & (G1L292);


--G1_register_array[3][18] is Idecode:ID|register_array[3][18]
G1_register_array[3][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][18] is Idecode:ID|register_array[5][18]
G1_register_array[5][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][18] is Idecode:ID|register_array[1][18]
G1_register_array[1][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L294 is Idecode:ID|Mux13~217
G1L294 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][18] # !T1_q_a[23] & (G1_register_array[1][18]));


--G1_register_array[7][18] is Idecode:ID|register_array[7][18]
G1_register_array[7][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L295 is Idecode:ID|Mux13~218
G1L295 = T1_q_a[22] & (G1L294 & (G1_register_array[7][18]) # !G1L294 & G1_register_array[3][18]) # !T1_q_a[22] & (G1L294);


--G1L296 is Idecode:ID|Mux13~219
G1L296 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L293 # !T1_q_a[24] & (G1L295));


--G1_register_array[29][18] is Idecode:ID|register_array[29][18]
G1_register_array[29][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][18] is Idecode:ID|register_array[27][18]
G1_register_array[27][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][18] is Idecode:ID|register_array[25][18]
G1_register_array[25][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L297 is Idecode:ID|Mux13~220
G1L297 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][18] # !T1_q_a[22] & (G1_register_array[25][18]));


--G1_register_array[31][18] is Idecode:ID|register_array[31][18]
G1_register_array[31][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L298 is Idecode:ID|Mux13~221
G1L298 = T1_q_a[23] & (G1L297 & (G1_register_array[31][18]) # !G1L297 & G1_register_array[29][18]) # !T1_q_a[23] & (G1L297);


--G1L299 is Idecode:ID|Mux13~222
G1L299 = T1_q_a[25] & (G1L296 & (G1L298) # !G1L296 & G1L291) # !T1_q_a[25] & (G1L296);


--G1_register_array[12][18] is Idecode:ID|register_array[12][18]
G1_register_array[12][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][18] is Idecode:ID|register_array[20][18]
G1_register_array[20][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][18] is Idecode:ID|register_array[4][18]
G1_register_array[4][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L300 is Idecode:ID|Mux13~223
G1L300 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][18] # !T1_q_a[25] & (G1_register_array[4][18]));


--G1_register_array[28][18] is Idecode:ID|register_array[28][18]
G1_register_array[28][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L301 is Idecode:ID|Mux13~224
G1L301 = T1_q_a[24] & (G1L300 & (G1_register_array[28][18]) # !G1L300 & G1_register_array[12][18]) # !T1_q_a[24] & (G1L300);


--G1_register_array[18][18] is Idecode:ID|register_array[18][18]
G1_register_array[18][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][18] is Idecode:ID|register_array[10][18]
G1_register_array[10][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][18] is Idecode:ID|register_array[2][18]
G1_register_array[2][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L302 is Idecode:ID|Mux13~225
G1L302 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][18] # !T1_q_a[24] & (G1_register_array[2][18]));


--G1_register_array[26][18] is Idecode:ID|register_array[26][18]
G1_register_array[26][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L303 is Idecode:ID|Mux13~226
G1L303 = T1_q_a[25] & (G1L302 & (G1_register_array[26][18]) # !G1L302 & G1_register_array[18][18]) # !T1_q_a[25] & (G1L302);


--G1_register_array[24][18] is Idecode:ID|register_array[24][18]
G1_register_array[24][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][18] is Idecode:ID|register_array[16][18]
G1_register_array[16][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L304 is Idecode:ID|Mux13~227
G1L304 = T1_q_a[24] & G1_register_array[24][18] # !T1_q_a[24] & (G1_register_array[16][18]);


--G1_register_array[8][18] is Idecode:ID|register_array[8][18]
G1_register_array[8][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L305 is Idecode:ID|Mux13~228
G1L305 = T1_q_a[25] & G1L304 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][18]);


--G1L306 is Idecode:ID|Mux13~229
G1L306 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L303 # !T1_q_a[22] & (G1L305));


--G1_register_array[14][18] is Idecode:ID|register_array[14][18]
G1_register_array[14][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][18] is Idecode:ID|register_array[22][18]
G1_register_array[22][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][18] is Idecode:ID|register_array[6][18]
G1_register_array[6][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L307 is Idecode:ID|Mux13~230
G1L307 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][18] # !T1_q_a[25] & (G1_register_array[6][18]));


--G1_register_array[30][18] is Idecode:ID|register_array[30][18]
G1_register_array[30][18] = DFFEAS(G1L2441, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L308 is Idecode:ID|Mux13~231
G1L308 = T1_q_a[24] & (G1L307 & (G1_register_array[30][18]) # !G1L307 & G1_register_array[14][18]) # !T1_q_a[24] & (G1L307);


--G1L309 is Idecode:ID|Mux13~232
G1L309 = T1_q_a[23] & (G1L306 & (G1L308) # !G1L306 & G1L301) # !T1_q_a[23] & (G1L306);


--G1L310 is Idecode:ID|Mux13~233
G1L310 = T1_q_a[21] & G1L299 # !T1_q_a[21] & (G1L309);


--G1L962 is Idecode:ID|Mux45~208
G1L962 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][18] # !T1_q_a[17] & (G1_register_array[17][18]));


--G1L963 is Idecode:ID|Mux45~209
G1L963 = T1_q_a[18] & (G1L962 & (G1_register_array[23][18]) # !G1L962 & G1_register_array[21][18]) # !T1_q_a[18] & (G1L962);


--G1L964 is Idecode:ID|Mux45~210
G1L964 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][18] # !T1_q_a[18] & (G1_register_array[9][18]));


--G1L965 is Idecode:ID|Mux45~211
G1L965 = T1_q_a[17] & (G1L964 & (G1_register_array[15][18]) # !G1L964 & G1_register_array[11][18]) # !T1_q_a[17] & (G1L964);


--G1L966 is Idecode:ID|Mux45~212
G1L966 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][18] # !T1_q_a[18] & (G1_register_array[1][18]));


--G1L967 is Idecode:ID|Mux45~213
G1L967 = T1_q_a[17] & (G1L966 & (G1_register_array[7][18]) # !G1L966 & G1_register_array[3][18]) # !T1_q_a[17] & (G1L966);


--G1L968 is Idecode:ID|Mux45~214
G1L968 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L965 # !T1_q_a[19] & (G1L967));


--G1L969 is Idecode:ID|Mux45~215
G1L969 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][18] # !T1_q_a[17] & (G1_register_array[25][18]));


--G1L970 is Idecode:ID|Mux45~216
G1L970 = T1_q_a[18] & (G1L969 & (G1_register_array[31][18]) # !G1L969 & G1_register_array[29][18]) # !T1_q_a[18] & (G1L969);


--G1L971 is Idecode:ID|Mux45~217
G1L971 = T1_q_a[20] & (G1L968 & (G1L970) # !G1L968 & G1L963) # !T1_q_a[20] & (G1L968);


--G1L972 is Idecode:ID|Mux45~218
G1L972 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][18] # !T1_q_a[20] & (G1_register_array[4][18]));


--G1L973 is Idecode:ID|Mux45~219
G1L973 = T1_q_a[19] & (G1L972 & (G1_register_array[28][18]) # !G1L972 & G1_register_array[12][18]) # !T1_q_a[19] & (G1L972);


--G1L974 is Idecode:ID|Mux45~220
G1L974 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][18] # !T1_q_a[19] & (G1_register_array[2][18]));


--G1L975 is Idecode:ID|Mux45~221
G1L975 = T1_q_a[20] & (G1L974 & (G1_register_array[26][18]) # !G1L974 & G1_register_array[18][18]) # !T1_q_a[20] & (G1L974);


--G1L976 is Idecode:ID|Mux45~222
G1L976 = T1_q_a[19] & G1_register_array[24][18] # !T1_q_a[19] & (G1_register_array[16][18]);


--G1L977 is Idecode:ID|Mux45~223
G1L977 = T1_q_a[20] & G1L976 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][18]);


--G1L978 is Idecode:ID|Mux45~224
G1L978 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L975 # !T1_q_a[17] & (G1L977));


--G1L979 is Idecode:ID|Mux45~225
G1L979 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][18] # !T1_q_a[20] & (G1_register_array[6][18]));


--G1L980 is Idecode:ID|Mux45~226
G1L980 = T1_q_a[19] & (G1L979 & (G1_register_array[30][18]) # !G1L979 & G1_register_array[14][18]) # !T1_q_a[19] & (G1L979);


--G1L981 is Idecode:ID|Mux45~227
G1L981 = T1_q_a[18] & (G1L978 & (G1L980) # !G1L978 & G1L973) # !T1_q_a[18] & (G1L978);


--G1L982 is Idecode:ID|Mux45~228
G1L982 = T1_q_a[16] & G1L971 # !T1_q_a[16] & (G1L981);


--E1L227 is Execute:EXE|Binput[18]~2081
E1L227 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L982));


--E1L68 is Execute:EXE|Add1~8770
E1L68 = E1L227 $ (C1L6 # E1L183);


--G1_register_array[19][17] is Idecode:ID|register_array[19][17]
G1_register_array[19][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][17] is Idecode:ID|register_array[21][17]
G1_register_array[21][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][17] is Idecode:ID|register_array[17][17]
G1_register_array[17][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L311 is Idecode:ID|Mux14~213
G1L311 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][17] # !T1_q_a[23] & (G1_register_array[17][17]));


--G1_register_array[23][17] is Idecode:ID|register_array[23][17]
G1_register_array[23][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L312 is Idecode:ID|Mux14~214
G1L312 = T1_q_a[22] & (G1L311 & (G1_register_array[23][17]) # !G1L311 & G1_register_array[19][17]) # !T1_q_a[22] & (G1L311);


--G1_register_array[13][17] is Idecode:ID|register_array[13][17]
G1_register_array[13][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][17] is Idecode:ID|register_array[11][17]
G1_register_array[11][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][17] is Idecode:ID|register_array[9][17]
G1_register_array[9][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L313 is Idecode:ID|Mux14~215
G1L313 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][17] # !T1_q_a[22] & (G1_register_array[9][17]));


--G1_register_array[15][17] is Idecode:ID|register_array[15][17]
G1_register_array[15][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L314 is Idecode:ID|Mux14~216
G1L314 = T1_q_a[23] & (G1L313 & (G1_register_array[15][17]) # !G1L313 & G1_register_array[13][17]) # !T1_q_a[23] & (G1L313);


--G1_register_array[5][17] is Idecode:ID|register_array[5][17]
G1_register_array[5][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][17] is Idecode:ID|register_array[3][17]
G1_register_array[3][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][17] is Idecode:ID|register_array[1][17]
G1_register_array[1][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L315 is Idecode:ID|Mux14~217
G1L315 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][17] # !T1_q_a[22] & (G1_register_array[1][17]));


--G1_register_array[7][17] is Idecode:ID|register_array[7][17]
G1_register_array[7][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L316 is Idecode:ID|Mux14~218
G1L316 = T1_q_a[23] & (G1L315 & (G1_register_array[7][17]) # !G1L315 & G1_register_array[5][17]) # !T1_q_a[23] & (G1L315);


--G1L317 is Idecode:ID|Mux14~219
G1L317 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L314 # !T1_q_a[24] & (G1L316));


--G1_register_array[27][17] is Idecode:ID|register_array[27][17]
G1_register_array[27][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][17] is Idecode:ID|register_array[29][17]
G1_register_array[29][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][17] is Idecode:ID|register_array[25][17]
G1_register_array[25][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L318 is Idecode:ID|Mux14~220
G1L318 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][17] # !T1_q_a[23] & (G1_register_array[25][17]));


--G1_register_array[31][17] is Idecode:ID|register_array[31][17]
G1_register_array[31][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L319 is Idecode:ID|Mux14~221
G1L319 = T1_q_a[22] & (G1L318 & (G1_register_array[31][17]) # !G1L318 & G1_register_array[27][17]) # !T1_q_a[22] & (G1L318);


--G1L320 is Idecode:ID|Mux14~222
G1L320 = T1_q_a[25] & (G1L317 & (G1L319) # !G1L317 & G1L312) # !T1_q_a[25] & (G1L317);


--G1_register_array[18][17] is Idecode:ID|register_array[18][17]
G1_register_array[18][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][17] is Idecode:ID|register_array[10][17]
G1_register_array[10][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][17] is Idecode:ID|register_array[2][17]
G1_register_array[2][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L321 is Idecode:ID|Mux14~223
G1L321 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][17] # !T1_q_a[24] & (G1_register_array[2][17]));


--G1_register_array[26][17] is Idecode:ID|register_array[26][17]
G1_register_array[26][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L322 is Idecode:ID|Mux14~224
G1L322 = T1_q_a[25] & (G1L321 & (G1_register_array[26][17]) # !G1L321 & G1_register_array[18][17]) # !T1_q_a[25] & (G1L321);


--G1_register_array[12][17] is Idecode:ID|register_array[12][17]
G1_register_array[12][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][17] is Idecode:ID|register_array[20][17]
G1_register_array[20][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][17] is Idecode:ID|register_array[4][17]
G1_register_array[4][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L323 is Idecode:ID|Mux14~225
G1L323 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][17] # !T1_q_a[25] & (G1_register_array[4][17]));


--G1_register_array[28][17] is Idecode:ID|register_array[28][17]
G1_register_array[28][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L324 is Idecode:ID|Mux14~226
G1L324 = T1_q_a[24] & (G1L323 & (G1_register_array[28][17]) # !G1L323 & G1_register_array[12][17]) # !T1_q_a[24] & (G1L323);


--G1_register_array[24][17] is Idecode:ID|register_array[24][17]
G1_register_array[24][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][17] is Idecode:ID|register_array[16][17]
G1_register_array[16][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L325 is Idecode:ID|Mux14~227
G1L325 = T1_q_a[24] & G1_register_array[24][17] # !T1_q_a[24] & (G1_register_array[16][17]);


--G1_register_array[8][17] is Idecode:ID|register_array[8][17]
G1_register_array[8][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L326 is Idecode:ID|Mux14~228
G1L326 = T1_q_a[25] & G1L325 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][17]);


--G1L327 is Idecode:ID|Mux14~229
G1L327 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L324 # !T1_q_a[23] & (G1L326));


--G1_register_array[14][17] is Idecode:ID|register_array[14][17]
G1_register_array[14][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][17] is Idecode:ID|register_array[22][17]
G1_register_array[22][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][17] is Idecode:ID|register_array[6][17]
G1_register_array[6][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L328 is Idecode:ID|Mux14~230
G1L328 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][17] # !T1_q_a[25] & (G1_register_array[6][17]));


--G1_register_array[30][17] is Idecode:ID|register_array[30][17]
G1_register_array[30][17] = DFFEAS(G1L2442, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L329 is Idecode:ID|Mux14~231
G1L329 = T1_q_a[24] & (G1L328 & (G1_register_array[30][17]) # !G1L328 & G1_register_array[14][17]) # !T1_q_a[24] & (G1L328);


--G1L330 is Idecode:ID|Mux14~232
G1L330 = T1_q_a[22] & (G1L327 & (G1L329) # !G1L327 & G1L322) # !T1_q_a[22] & (G1L327);


--G1L331 is Idecode:ID|Mux14~233
G1L331 = T1_q_a[21] & G1L320 # !T1_q_a[21] & (G1L330);


--G1L983 is Idecode:ID|Mux46~208
G1L983 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][17] # !T1_q_a[18] & (G1_register_array[17][17]));


--G1L984 is Idecode:ID|Mux46~209
G1L984 = T1_q_a[17] & (G1L983 & (G1_register_array[23][17]) # !G1L983 & G1_register_array[19][17]) # !T1_q_a[17] & (G1L983);


--G1L985 is Idecode:ID|Mux46~210
G1L985 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][17] # !T1_q_a[17] & (G1_register_array[9][17]));


--G1L986 is Idecode:ID|Mux46~211
G1L986 = T1_q_a[18] & (G1L985 & (G1_register_array[15][17]) # !G1L985 & G1_register_array[13][17]) # !T1_q_a[18] & (G1L985);


--G1L987 is Idecode:ID|Mux46~212
G1L987 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][17] # !T1_q_a[17] & (G1_register_array[1][17]));


--G1L988 is Idecode:ID|Mux46~213
G1L988 = T1_q_a[18] & (G1L987 & (G1_register_array[7][17]) # !G1L987 & G1_register_array[5][17]) # !T1_q_a[18] & (G1L987);


--G1L989 is Idecode:ID|Mux46~214
G1L989 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L986 # !T1_q_a[19] & (G1L988));


--G1L990 is Idecode:ID|Mux46~215
G1L990 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][17] # !T1_q_a[18] & (G1_register_array[25][17]));


--G1L991 is Idecode:ID|Mux46~216
G1L991 = T1_q_a[17] & (G1L990 & (G1_register_array[31][17]) # !G1L990 & G1_register_array[27][17]) # !T1_q_a[17] & (G1L990);


--G1L992 is Idecode:ID|Mux46~217
G1L992 = T1_q_a[20] & (G1L989 & (G1L991) # !G1L989 & G1L984) # !T1_q_a[20] & (G1L989);


--G1L993 is Idecode:ID|Mux46~218
G1L993 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][17] # !T1_q_a[19] & (G1_register_array[2][17]));


--G1L994 is Idecode:ID|Mux46~219
G1L994 = T1_q_a[20] & (G1L993 & (G1_register_array[26][17]) # !G1L993 & G1_register_array[18][17]) # !T1_q_a[20] & (G1L993);


--G1L995 is Idecode:ID|Mux46~220
G1L995 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][17] # !T1_q_a[20] & (G1_register_array[4][17]));


--G1L996 is Idecode:ID|Mux46~221
G1L996 = T1_q_a[19] & (G1L995 & (G1_register_array[28][17]) # !G1L995 & G1_register_array[12][17]) # !T1_q_a[19] & (G1L995);


--G1L997 is Idecode:ID|Mux46~222
G1L997 = T1_q_a[19] & G1_register_array[24][17] # !T1_q_a[19] & (G1_register_array[16][17]);


--G1L998 is Idecode:ID|Mux46~223
G1L998 = T1_q_a[20] & G1L997 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][17]);


--G1L999 is Idecode:ID|Mux46~224
G1L999 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L996 # !T1_q_a[18] & (G1L998));


--G1L1000 is Idecode:ID|Mux46~225
G1L1000 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][17] # !T1_q_a[20] & (G1_register_array[6][17]));


--G1L1001 is Idecode:ID|Mux46~226
G1L1001 = T1_q_a[19] & (G1L1000 & (G1_register_array[30][17]) # !G1L1000 & G1_register_array[14][17]) # !T1_q_a[19] & (G1L1000);


--G1L1002 is Idecode:ID|Mux46~227
G1L1002 = T1_q_a[17] & (G1L999 & (G1L1001) # !G1L999 & G1L994) # !T1_q_a[17] & (G1L999);


--G1L1003 is Idecode:ID|Mux46~228
G1L1003 = T1_q_a[16] & G1L992 # !T1_q_a[16] & (G1L1002);


--E1L226 is Execute:EXE|Binput[17]~2082
E1L226 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L1003));


--E1L69 is Execute:EXE|Add1~8771
E1L69 = E1L226 $ (C1L6 # E1L183);


--E1L70 is Execute:EXE|Add1~8772
E1L70 = (G1L331 $ E1L69 $ !E1L65) # GND;

--E1L71 is Execute:EXE|Add1~8773
E1L71 = CARRY(G1L331 & (E1L69 # !E1L65) # !G1L331 & E1L69 & !E1L65);


--E1L72 is Execute:EXE|Add1~8774
E1L72 = G1L310 & (E1L68 & E1L71 & VCC # !E1L68 & !E1L71) # !G1L310 & (E1L68 & !E1L71 # !E1L68 & (E1L71 # GND));

--E1L73 is Execute:EXE|Add1~8775
E1L73 = CARRY(G1L310 & !E1L68 & !E1L71 # !G1L310 & (!E1L71 # !E1L68));


--E1L74 is Execute:EXE|Add1~8776
E1L74 = (G1L289 $ E1L67 $ !E1L73) # GND;

--E1L75 is Execute:EXE|Add1~8777
E1L75 = CARRY(G1L289 & (E1L67 # !E1L73) # !G1L289 & E1L67 & !E1L73);


--E1L76 is Execute:EXE|Add1~8778
E1L76 = G1L268 & (E1L66 & E1L75 & VCC # !E1L66 & !E1L75) # !G1L268 & (E1L66 & !E1L75 # !E1L66 & (E1L75 # GND));

--E1L77 is Execute:EXE|Add1~8779
E1L77 = CARRY(G1L268 & !E1L66 & !E1L75 # !G1L268 & (!E1L75 # !E1L66));


--E1L242 is Execute:EXE|Equal0~893
E1L242 = E1L52 # E1L64 # E1L76 # E1L44;


--E1L243 is Execute:EXE|Equal0~894
E1L243 = E1_ALU_ctl[1] & (!E1L242) # !E1_ALU_ctl[1] & !E1L9 & !E1L241;


--G1_register_array[21][31] is Idecode:ID|register_array[21][31]
G1_register_array[21][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][31] is Idecode:ID|register_array[19][31]
G1_register_array[19][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][31] is Idecode:ID|register_array[17][31]
G1_register_array[17][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L17 is Idecode:ID|Mux0~213
G1L17 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][31] # !T1_q_a[22] & (G1_register_array[17][31]));


--G1_register_array[23][31] is Idecode:ID|register_array[23][31]
G1_register_array[23][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L18 is Idecode:ID|Mux0~214
G1L18 = T1_q_a[23] & (G1L17 & (G1_register_array[23][31]) # !G1L17 & G1_register_array[21][31]) # !T1_q_a[23] & (G1L17);


--G1_register_array[11][31] is Idecode:ID|register_array[11][31]
G1_register_array[11][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][31] is Idecode:ID|register_array[13][31]
G1_register_array[13][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][31] is Idecode:ID|register_array[9][31]
G1_register_array[9][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L19 is Idecode:ID|Mux0~215
G1L19 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][31] # !T1_q_a[23] & (G1_register_array[9][31]));


--G1_register_array[15][31] is Idecode:ID|register_array[15][31]
G1_register_array[15][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L20 is Idecode:ID|Mux0~216
G1L20 = T1_q_a[22] & (G1L19 & (G1_register_array[15][31]) # !G1L19 & G1_register_array[11][31]) # !T1_q_a[22] & (G1L19);


--G1_register_array[3][31] is Idecode:ID|register_array[3][31]
G1_register_array[3][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][31] is Idecode:ID|register_array[5][31]
G1_register_array[5][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][31] is Idecode:ID|register_array[1][31]
G1_register_array[1][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L21 is Idecode:ID|Mux0~217
G1L21 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][31] # !T1_q_a[23] & (G1_register_array[1][31]));


--G1_register_array[7][31] is Idecode:ID|register_array[7][31]
G1_register_array[7][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L22 is Idecode:ID|Mux0~218
G1L22 = T1_q_a[22] & (G1L21 & (G1_register_array[7][31]) # !G1L21 & G1_register_array[3][31]) # !T1_q_a[22] & (G1L21);


--G1L23 is Idecode:ID|Mux0~219
G1L23 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L20 # !T1_q_a[24] & (G1L22));


--G1_register_array[29][31] is Idecode:ID|register_array[29][31]
G1_register_array[29][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][31] is Idecode:ID|register_array[27][31]
G1_register_array[27][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][31] is Idecode:ID|register_array[25][31]
G1_register_array[25][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L24 is Idecode:ID|Mux0~220
G1L24 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][31] # !T1_q_a[22] & (G1_register_array[25][31]));


--G1_register_array[31][31] is Idecode:ID|register_array[31][31]
G1_register_array[31][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L25 is Idecode:ID|Mux0~221
G1L25 = T1_q_a[23] & (G1L24 & (G1_register_array[31][31]) # !G1L24 & G1_register_array[29][31]) # !T1_q_a[23] & (G1L24);


--G1L26 is Idecode:ID|Mux0~222
G1L26 = T1_q_a[25] & (G1L23 & (G1L25) # !G1L23 & G1L18) # !T1_q_a[25] & (G1L23);


--G1_register_array[12][31] is Idecode:ID|register_array[12][31]
G1_register_array[12][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][31] is Idecode:ID|register_array[20][31]
G1_register_array[20][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][31] is Idecode:ID|register_array[4][31]
G1_register_array[4][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L27 is Idecode:ID|Mux0~223
G1L27 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][31] # !T1_q_a[25] & (G1_register_array[4][31]));


--G1_register_array[28][31] is Idecode:ID|register_array[28][31]
G1_register_array[28][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L28 is Idecode:ID|Mux0~224
G1L28 = T1_q_a[24] & (G1L27 & (G1_register_array[28][31]) # !G1L27 & G1_register_array[12][31]) # !T1_q_a[24] & (G1L27);


--G1_register_array[18][31] is Idecode:ID|register_array[18][31]
G1_register_array[18][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][31] is Idecode:ID|register_array[10][31]
G1_register_array[10][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][31] is Idecode:ID|register_array[2][31]
G1_register_array[2][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L29 is Idecode:ID|Mux0~225
G1L29 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][31] # !T1_q_a[24] & (G1_register_array[2][31]));


--G1_register_array[26][31] is Idecode:ID|register_array[26][31]
G1_register_array[26][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L30 is Idecode:ID|Mux0~226
G1L30 = T1_q_a[25] & (G1L29 & (G1_register_array[26][31]) # !G1L29 & G1_register_array[18][31]) # !T1_q_a[25] & (G1L29);


--G1_register_array[24][31] is Idecode:ID|register_array[24][31]
G1_register_array[24][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][31] is Idecode:ID|register_array[16][31]
G1_register_array[16][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L31 is Idecode:ID|Mux0~227
G1L31 = T1_q_a[24] & G1_register_array[24][31] # !T1_q_a[24] & (G1_register_array[16][31]);


--G1_register_array[8][31] is Idecode:ID|register_array[8][31]
G1_register_array[8][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L32 is Idecode:ID|Mux0~228
G1L32 = T1_q_a[25] & G1L31 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][31]);


--G1L33 is Idecode:ID|Mux0~229
G1L33 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L30 # !T1_q_a[22] & (G1L32));


--G1_register_array[14][31] is Idecode:ID|register_array[14][31]
G1_register_array[14][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][31] is Idecode:ID|register_array[22][31]
G1_register_array[22][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][31] is Idecode:ID|register_array[6][31]
G1_register_array[6][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L34 is Idecode:ID|Mux0~230
G1L34 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][31] # !T1_q_a[25] & (G1_register_array[6][31]));


--G1_register_array[30][31] is Idecode:ID|register_array[30][31]
G1_register_array[30][31] = DFFEAS(G1L2444, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L35 is Idecode:ID|Mux0~231
G1L35 = T1_q_a[24] & (G1L34 & (G1_register_array[30][31]) # !G1L34 & G1_register_array[14][31]) # !T1_q_a[24] & (G1L34);


--G1L36 is Idecode:ID|Mux0~232
G1L36 = T1_q_a[23] & (G1L33 & (G1L35) # !G1L33 & G1L28) # !T1_q_a[23] & (G1L33);


--G1L37 is Idecode:ID|Mux0~233
G1L37 = T1_q_a[21] & G1L26 # !T1_q_a[21] & (G1L36);


--G1L689 is Idecode:ID|Mux32~208
G1L689 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][31] # !T1_q_a[17] & (G1_register_array[17][31]));


--G1L690 is Idecode:ID|Mux32~209
G1L690 = T1_q_a[18] & (G1L689 & (G1_register_array[23][31]) # !G1L689 & G1_register_array[21][31]) # !T1_q_a[18] & (G1L689);


--G1L691 is Idecode:ID|Mux32~210
G1L691 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][31] # !T1_q_a[18] & (G1_register_array[9][31]));


--G1L692 is Idecode:ID|Mux32~211
G1L692 = T1_q_a[17] & (G1L691 & (G1_register_array[15][31]) # !G1L691 & G1_register_array[11][31]) # !T1_q_a[17] & (G1L691);


--G1L693 is Idecode:ID|Mux32~212
G1L693 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][31] # !T1_q_a[18] & (G1_register_array[1][31]));


--G1L694 is Idecode:ID|Mux32~213
G1L694 = T1_q_a[17] & (G1L693 & (G1_register_array[7][31]) # !G1L693 & G1_register_array[3][31]) # !T1_q_a[17] & (G1L693);


--G1L695 is Idecode:ID|Mux32~214
G1L695 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L692 # !T1_q_a[19] & (G1L694));


--G1L696 is Idecode:ID|Mux32~215
G1L696 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][31] # !T1_q_a[17] & (G1_register_array[25][31]));


--G1L697 is Idecode:ID|Mux32~216
G1L697 = T1_q_a[18] & (G1L696 & (G1_register_array[31][31]) # !G1L696 & G1_register_array[29][31]) # !T1_q_a[18] & (G1L696);


--G1L698 is Idecode:ID|Mux32~217
G1L698 = T1_q_a[20] & (G1L695 & (G1L697) # !G1L695 & G1L690) # !T1_q_a[20] & (G1L695);


--G1L699 is Idecode:ID|Mux32~218
G1L699 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][31] # !T1_q_a[20] & (G1_register_array[4][31]));


--G1L700 is Idecode:ID|Mux32~219
G1L700 = T1_q_a[19] & (G1L699 & (G1_register_array[28][31]) # !G1L699 & G1_register_array[12][31]) # !T1_q_a[19] & (G1L699);


--G1L701 is Idecode:ID|Mux32~220
G1L701 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][31] # !T1_q_a[19] & (G1_register_array[2][31]));


--G1L702 is Idecode:ID|Mux32~221
G1L702 = T1_q_a[20] & (G1L701 & (G1_register_array[26][31]) # !G1L701 & G1_register_array[18][31]) # !T1_q_a[20] & (G1L701);


--G1L703 is Idecode:ID|Mux32~222
G1L703 = T1_q_a[19] & G1_register_array[24][31] # !T1_q_a[19] & (G1_register_array[16][31]);


--G1L704 is Idecode:ID|Mux32~223
G1L704 = T1_q_a[20] & G1L703 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][31]);


--G1L705 is Idecode:ID|Mux32~224
G1L705 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L702 # !T1_q_a[17] & (G1L704));


--G1L706 is Idecode:ID|Mux32~225
G1L706 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][31] # !T1_q_a[20] & (G1_register_array[6][31]));


--G1L707 is Idecode:ID|Mux32~226
G1L707 = T1_q_a[19] & (G1L706 & (G1_register_array[30][31]) # !G1L706 & G1_register_array[14][31]) # !T1_q_a[19] & (G1L706);


--G1L708 is Idecode:ID|Mux32~227
G1L708 = T1_q_a[18] & (G1L705 & (G1L707) # !G1L705 & G1L700) # !T1_q_a[18] & (G1L705);


--G1L709 is Idecode:ID|Mux32~228
G1L709 = T1_q_a[16] & G1L698 # !T1_q_a[16] & (G1L708);


--E1L240 is Execute:EXE|Binput[31]~2083
E1L240 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L709));


--E1L78 is Execute:EXE|Add1~8780
E1L78 = E1L240 $ (C1L6 # E1L183);


--G1_register_array[19][30] is Idecode:ID|register_array[19][30]
G1_register_array[19][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][30] is Idecode:ID|register_array[21][30]
G1_register_array[21][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][30] is Idecode:ID|register_array[17][30]
G1_register_array[17][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L38 is Idecode:ID|Mux1~213
G1L38 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][30] # !T1_q_a[23] & (G1_register_array[17][30]));


--G1_register_array[23][30] is Idecode:ID|register_array[23][30]
G1_register_array[23][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L39 is Idecode:ID|Mux1~214
G1L39 = T1_q_a[22] & (G1L38 & (G1_register_array[23][30]) # !G1L38 & G1_register_array[19][30]) # !T1_q_a[22] & (G1L38);


--G1_register_array[13][30] is Idecode:ID|register_array[13][30]
G1_register_array[13][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][30] is Idecode:ID|register_array[11][30]
G1_register_array[11][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][30] is Idecode:ID|register_array[9][30]
G1_register_array[9][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L40 is Idecode:ID|Mux1~215
G1L40 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][30] # !T1_q_a[22] & (G1_register_array[9][30]));


--G1_register_array[15][30] is Idecode:ID|register_array[15][30]
G1_register_array[15][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L41 is Idecode:ID|Mux1~216
G1L41 = T1_q_a[23] & (G1L40 & (G1_register_array[15][30]) # !G1L40 & G1_register_array[13][30]) # !T1_q_a[23] & (G1L40);


--G1_register_array[5][30] is Idecode:ID|register_array[5][30]
G1_register_array[5][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][30] is Idecode:ID|register_array[3][30]
G1_register_array[3][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][30] is Idecode:ID|register_array[1][30]
G1_register_array[1][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L42 is Idecode:ID|Mux1~217
G1L42 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][30] # !T1_q_a[22] & (G1_register_array[1][30]));


--G1_register_array[7][30] is Idecode:ID|register_array[7][30]
G1_register_array[7][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L43 is Idecode:ID|Mux1~218
G1L43 = T1_q_a[23] & (G1L42 & (G1_register_array[7][30]) # !G1L42 & G1_register_array[5][30]) # !T1_q_a[23] & (G1L42);


--G1L44 is Idecode:ID|Mux1~219
G1L44 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L41 # !T1_q_a[24] & (G1L43));


--G1_register_array[27][30] is Idecode:ID|register_array[27][30]
G1_register_array[27][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][30] is Idecode:ID|register_array[29][30]
G1_register_array[29][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][30] is Idecode:ID|register_array[25][30]
G1_register_array[25][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L45 is Idecode:ID|Mux1~220
G1L45 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][30] # !T1_q_a[23] & (G1_register_array[25][30]));


--G1_register_array[31][30] is Idecode:ID|register_array[31][30]
G1_register_array[31][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L46 is Idecode:ID|Mux1~221
G1L46 = T1_q_a[22] & (G1L45 & (G1_register_array[31][30]) # !G1L45 & G1_register_array[27][30]) # !T1_q_a[22] & (G1L45);


--G1L47 is Idecode:ID|Mux1~222
G1L47 = T1_q_a[25] & (G1L44 & (G1L46) # !G1L44 & G1L39) # !T1_q_a[25] & (G1L44);


--G1_register_array[18][30] is Idecode:ID|register_array[18][30]
G1_register_array[18][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][30] is Idecode:ID|register_array[10][30]
G1_register_array[10][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][30] is Idecode:ID|register_array[2][30]
G1_register_array[2][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L48 is Idecode:ID|Mux1~223
G1L48 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][30] # !T1_q_a[24] & (G1_register_array[2][30]));


--G1_register_array[26][30] is Idecode:ID|register_array[26][30]
G1_register_array[26][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L49 is Idecode:ID|Mux1~224
G1L49 = T1_q_a[25] & (G1L48 & (G1_register_array[26][30]) # !G1L48 & G1_register_array[18][30]) # !T1_q_a[25] & (G1L48);


--G1_register_array[12][30] is Idecode:ID|register_array[12][30]
G1_register_array[12][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][30] is Idecode:ID|register_array[20][30]
G1_register_array[20][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][30] is Idecode:ID|register_array[4][30]
G1_register_array[4][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L50 is Idecode:ID|Mux1~225
G1L50 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][30] # !T1_q_a[25] & (G1_register_array[4][30]));


--G1_register_array[28][30] is Idecode:ID|register_array[28][30]
G1_register_array[28][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L51 is Idecode:ID|Mux1~226
G1L51 = T1_q_a[24] & (G1L50 & (G1_register_array[28][30]) # !G1L50 & G1_register_array[12][30]) # !T1_q_a[24] & (G1L50);


--G1_register_array[24][30] is Idecode:ID|register_array[24][30]
G1_register_array[24][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][30] is Idecode:ID|register_array[16][30]
G1_register_array[16][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L52 is Idecode:ID|Mux1~227
G1L52 = T1_q_a[24] & G1_register_array[24][30] # !T1_q_a[24] & (G1_register_array[16][30]);


--G1_register_array[8][30] is Idecode:ID|register_array[8][30]
G1_register_array[8][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L53 is Idecode:ID|Mux1~228
G1L53 = T1_q_a[25] & G1L52 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][30]);


--G1L54 is Idecode:ID|Mux1~229
G1L54 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L51 # !T1_q_a[23] & (G1L53));


--G1_register_array[14][30] is Idecode:ID|register_array[14][30]
G1_register_array[14][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][30] is Idecode:ID|register_array[22][30]
G1_register_array[22][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][30] is Idecode:ID|register_array[6][30]
G1_register_array[6][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L55 is Idecode:ID|Mux1~230
G1L55 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][30] # !T1_q_a[25] & (G1_register_array[6][30]));


--G1_register_array[30][30] is Idecode:ID|register_array[30][30]
G1_register_array[30][30] = DFFEAS(G1L2446, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L56 is Idecode:ID|Mux1~231
G1L56 = T1_q_a[24] & (G1L55 & (G1_register_array[30][30]) # !G1L55 & G1_register_array[14][30]) # !T1_q_a[24] & (G1L55);


--G1L57 is Idecode:ID|Mux1~232
G1L57 = T1_q_a[22] & (G1L54 & (G1L56) # !G1L54 & G1L49) # !T1_q_a[22] & (G1L54);


--G1L58 is Idecode:ID|Mux1~233
G1L58 = T1_q_a[21] & G1L47 # !T1_q_a[21] & (G1L57);


--G1L710 is Idecode:ID|Mux33~208
G1L710 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][30] # !T1_q_a[18] & (G1_register_array[17][30]));


--G1L711 is Idecode:ID|Mux33~209
G1L711 = T1_q_a[17] & (G1L710 & (G1_register_array[23][30]) # !G1L710 & G1_register_array[19][30]) # !T1_q_a[17] & (G1L710);


--G1L712 is Idecode:ID|Mux33~210
G1L712 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][30] # !T1_q_a[17] & (G1_register_array[9][30]));


--G1L713 is Idecode:ID|Mux33~211
G1L713 = T1_q_a[18] & (G1L712 & (G1_register_array[15][30]) # !G1L712 & G1_register_array[13][30]) # !T1_q_a[18] & (G1L712);


--G1L714 is Idecode:ID|Mux33~212
G1L714 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][30] # !T1_q_a[17] & (G1_register_array[1][30]));


--G1L715 is Idecode:ID|Mux33~213
G1L715 = T1_q_a[18] & (G1L714 & (G1_register_array[7][30]) # !G1L714 & G1_register_array[5][30]) # !T1_q_a[18] & (G1L714);


--G1L716 is Idecode:ID|Mux33~214
G1L716 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L713 # !T1_q_a[19] & (G1L715));


--G1L717 is Idecode:ID|Mux33~215
G1L717 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][30] # !T1_q_a[18] & (G1_register_array[25][30]));


--G1L718 is Idecode:ID|Mux33~216
G1L718 = T1_q_a[17] & (G1L717 & (G1_register_array[31][30]) # !G1L717 & G1_register_array[27][30]) # !T1_q_a[17] & (G1L717);


--G1L719 is Idecode:ID|Mux33~217
G1L719 = T1_q_a[20] & (G1L716 & (G1L718) # !G1L716 & G1L711) # !T1_q_a[20] & (G1L716);


--G1L720 is Idecode:ID|Mux33~218
G1L720 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][30] # !T1_q_a[19] & (G1_register_array[2][30]));


--G1L721 is Idecode:ID|Mux33~219
G1L721 = T1_q_a[20] & (G1L720 & (G1_register_array[26][30]) # !G1L720 & G1_register_array[18][30]) # !T1_q_a[20] & (G1L720);


--G1L722 is Idecode:ID|Mux33~220
G1L722 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][30] # !T1_q_a[20] & (G1_register_array[4][30]));


--G1L723 is Idecode:ID|Mux33~221
G1L723 = T1_q_a[19] & (G1L722 & (G1_register_array[28][30]) # !G1L722 & G1_register_array[12][30]) # !T1_q_a[19] & (G1L722);


--G1L724 is Idecode:ID|Mux33~222
G1L724 = T1_q_a[19] & G1_register_array[24][30] # !T1_q_a[19] & (G1_register_array[16][30]);


--G1L725 is Idecode:ID|Mux33~223
G1L725 = T1_q_a[20] & G1L724 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][30]);


--G1L726 is Idecode:ID|Mux33~224
G1L726 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L723 # !T1_q_a[18] & (G1L725));


--G1L727 is Idecode:ID|Mux33~225
G1L727 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][30] # !T1_q_a[20] & (G1_register_array[6][30]));


--G1L728 is Idecode:ID|Mux33~226
G1L728 = T1_q_a[19] & (G1L727 & (G1_register_array[30][30]) # !G1L727 & G1_register_array[14][30]) # !T1_q_a[19] & (G1L727);


--G1L729 is Idecode:ID|Mux33~227
G1L729 = T1_q_a[17] & (G1L726 & (G1L728) # !G1L726 & G1L721) # !T1_q_a[17] & (G1L726);


--G1L730 is Idecode:ID|Mux33~228
G1L730 = T1_q_a[16] & G1L719 # !T1_q_a[16] & (G1L729);


--E1L239 is Execute:EXE|Binput[30]~2084
E1L239 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L730));


--E1L79 is Execute:EXE|Add1~8781
E1L79 = E1L239 $ (C1L6 # E1L183);


--G1_register_array[21][29] is Idecode:ID|register_array[21][29]
G1_register_array[21][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][29] is Idecode:ID|register_array[19][29]
G1_register_array[19][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][29] is Idecode:ID|register_array[17][29]
G1_register_array[17][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L59 is Idecode:ID|Mux2~213
G1L59 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][29] # !T1_q_a[22] & (G1_register_array[17][29]));


--G1_register_array[23][29] is Idecode:ID|register_array[23][29]
G1_register_array[23][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L60 is Idecode:ID|Mux2~214
G1L60 = T1_q_a[23] & (G1L59 & (G1_register_array[23][29]) # !G1L59 & G1_register_array[21][29]) # !T1_q_a[23] & (G1L59);


--G1_register_array[11][29] is Idecode:ID|register_array[11][29]
G1_register_array[11][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][29] is Idecode:ID|register_array[13][29]
G1_register_array[13][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][29] is Idecode:ID|register_array[9][29]
G1_register_array[9][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L61 is Idecode:ID|Mux2~215
G1L61 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][29] # !T1_q_a[23] & (G1_register_array[9][29]));


--G1_register_array[15][29] is Idecode:ID|register_array[15][29]
G1_register_array[15][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L62 is Idecode:ID|Mux2~216
G1L62 = T1_q_a[22] & (G1L61 & (G1_register_array[15][29]) # !G1L61 & G1_register_array[11][29]) # !T1_q_a[22] & (G1L61);


--G1_register_array[3][29] is Idecode:ID|register_array[3][29]
G1_register_array[3][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][29] is Idecode:ID|register_array[5][29]
G1_register_array[5][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][29] is Idecode:ID|register_array[1][29]
G1_register_array[1][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L63 is Idecode:ID|Mux2~217
G1L63 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][29] # !T1_q_a[23] & (G1_register_array[1][29]));


--G1_register_array[7][29] is Idecode:ID|register_array[7][29]
G1_register_array[7][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L64 is Idecode:ID|Mux2~218
G1L64 = T1_q_a[22] & (G1L63 & (G1_register_array[7][29]) # !G1L63 & G1_register_array[3][29]) # !T1_q_a[22] & (G1L63);


--G1L65 is Idecode:ID|Mux2~219
G1L65 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L62 # !T1_q_a[24] & (G1L64));


--G1_register_array[29][29] is Idecode:ID|register_array[29][29]
G1_register_array[29][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][29] is Idecode:ID|register_array[27][29]
G1_register_array[27][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][29] is Idecode:ID|register_array[25][29]
G1_register_array[25][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L66 is Idecode:ID|Mux2~220
G1L66 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][29] # !T1_q_a[22] & (G1_register_array[25][29]));


--G1_register_array[31][29] is Idecode:ID|register_array[31][29]
G1_register_array[31][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L67 is Idecode:ID|Mux2~221
G1L67 = T1_q_a[23] & (G1L66 & (G1_register_array[31][29]) # !G1L66 & G1_register_array[29][29]) # !T1_q_a[23] & (G1L66);


--G1L68 is Idecode:ID|Mux2~222
G1L68 = T1_q_a[25] & (G1L65 & (G1L67) # !G1L65 & G1L60) # !T1_q_a[25] & (G1L65);


--G1_register_array[12][29] is Idecode:ID|register_array[12][29]
G1_register_array[12][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][29] is Idecode:ID|register_array[20][29]
G1_register_array[20][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][29] is Idecode:ID|register_array[4][29]
G1_register_array[4][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L69 is Idecode:ID|Mux2~223
G1L69 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][29] # !T1_q_a[25] & (G1_register_array[4][29]));


--G1_register_array[28][29] is Idecode:ID|register_array[28][29]
G1_register_array[28][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L70 is Idecode:ID|Mux2~224
G1L70 = T1_q_a[24] & (G1L69 & (G1_register_array[28][29]) # !G1L69 & G1_register_array[12][29]) # !T1_q_a[24] & (G1L69);


--G1_register_array[18][29] is Idecode:ID|register_array[18][29]
G1_register_array[18][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][29] is Idecode:ID|register_array[10][29]
G1_register_array[10][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][29] is Idecode:ID|register_array[2][29]
G1_register_array[2][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L71 is Idecode:ID|Mux2~225
G1L71 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][29] # !T1_q_a[24] & (G1_register_array[2][29]));


--G1_register_array[26][29] is Idecode:ID|register_array[26][29]
G1_register_array[26][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L72 is Idecode:ID|Mux2~226
G1L72 = T1_q_a[25] & (G1L71 & (G1_register_array[26][29]) # !G1L71 & G1_register_array[18][29]) # !T1_q_a[25] & (G1L71);


--G1_register_array[24][29] is Idecode:ID|register_array[24][29]
G1_register_array[24][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][29] is Idecode:ID|register_array[16][29]
G1_register_array[16][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L73 is Idecode:ID|Mux2~227
G1L73 = T1_q_a[24] & G1_register_array[24][29] # !T1_q_a[24] & (G1_register_array[16][29]);


--G1_register_array[8][29] is Idecode:ID|register_array[8][29]
G1_register_array[8][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L74 is Idecode:ID|Mux2~228
G1L74 = T1_q_a[25] & G1L73 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][29]);


--G1L75 is Idecode:ID|Mux2~229
G1L75 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L72 # !T1_q_a[22] & (G1L74));


--G1_register_array[14][29] is Idecode:ID|register_array[14][29]
G1_register_array[14][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][29] is Idecode:ID|register_array[22][29]
G1_register_array[22][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][29] is Idecode:ID|register_array[6][29]
G1_register_array[6][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L76 is Idecode:ID|Mux2~230
G1L76 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][29] # !T1_q_a[25] & (G1_register_array[6][29]));


--G1_register_array[30][29] is Idecode:ID|register_array[30][29]
G1_register_array[30][29] = DFFEAS(G1L2448, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L77 is Idecode:ID|Mux2~231
G1L77 = T1_q_a[24] & (G1L76 & (G1_register_array[30][29]) # !G1L76 & G1_register_array[14][29]) # !T1_q_a[24] & (G1L76);


--G1L78 is Idecode:ID|Mux2~232
G1L78 = T1_q_a[23] & (G1L75 & (G1L77) # !G1L75 & G1L70) # !T1_q_a[23] & (G1L75);


--G1L79 is Idecode:ID|Mux2~233
G1L79 = T1_q_a[21] & G1L68 # !T1_q_a[21] & (G1L78);


--G1L731 is Idecode:ID|Mux34~208
G1L731 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][29] # !T1_q_a[17] & (G1_register_array[17][29]));


--G1L732 is Idecode:ID|Mux34~209
G1L732 = T1_q_a[18] & (G1L731 & (G1_register_array[23][29]) # !G1L731 & G1_register_array[21][29]) # !T1_q_a[18] & (G1L731);


--G1L733 is Idecode:ID|Mux34~210
G1L733 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][29] # !T1_q_a[18] & (G1_register_array[9][29]));


--G1L734 is Idecode:ID|Mux34~211
G1L734 = T1_q_a[17] & (G1L733 & (G1_register_array[15][29]) # !G1L733 & G1_register_array[11][29]) # !T1_q_a[17] & (G1L733);


--G1L735 is Idecode:ID|Mux34~212
G1L735 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][29] # !T1_q_a[18] & (G1_register_array[1][29]));


--G1L736 is Idecode:ID|Mux34~213
G1L736 = T1_q_a[17] & (G1L735 & (G1_register_array[7][29]) # !G1L735 & G1_register_array[3][29]) # !T1_q_a[17] & (G1L735);


--G1L737 is Idecode:ID|Mux34~214
G1L737 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L734 # !T1_q_a[19] & (G1L736));


--G1L738 is Idecode:ID|Mux34~215
G1L738 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][29] # !T1_q_a[17] & (G1_register_array[25][29]));


--G1L739 is Idecode:ID|Mux34~216
G1L739 = T1_q_a[18] & (G1L738 & (G1_register_array[31][29]) # !G1L738 & G1_register_array[29][29]) # !T1_q_a[18] & (G1L738);


--G1L740 is Idecode:ID|Mux34~217
G1L740 = T1_q_a[20] & (G1L737 & (G1L739) # !G1L737 & G1L732) # !T1_q_a[20] & (G1L737);


--G1L741 is Idecode:ID|Mux34~218
G1L741 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][29] # !T1_q_a[20] & (G1_register_array[4][29]));


--G1L742 is Idecode:ID|Mux34~219
G1L742 = T1_q_a[19] & (G1L741 & (G1_register_array[28][29]) # !G1L741 & G1_register_array[12][29]) # !T1_q_a[19] & (G1L741);


--G1L743 is Idecode:ID|Mux34~220
G1L743 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][29] # !T1_q_a[19] & (G1_register_array[2][29]));


--G1L744 is Idecode:ID|Mux34~221
G1L744 = T1_q_a[20] & (G1L743 & (G1_register_array[26][29]) # !G1L743 & G1_register_array[18][29]) # !T1_q_a[20] & (G1L743);


--G1L745 is Idecode:ID|Mux34~222
G1L745 = T1_q_a[19] & G1_register_array[24][29] # !T1_q_a[19] & (G1_register_array[16][29]);


--G1L746 is Idecode:ID|Mux34~223
G1L746 = T1_q_a[20] & G1L745 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][29]);


--G1L747 is Idecode:ID|Mux34~224
G1L747 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L744 # !T1_q_a[17] & (G1L746));


--G1L748 is Idecode:ID|Mux34~225
G1L748 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][29] # !T1_q_a[20] & (G1_register_array[6][29]));


--G1L749 is Idecode:ID|Mux34~226
G1L749 = T1_q_a[19] & (G1L748 & (G1_register_array[30][29]) # !G1L748 & G1_register_array[14][29]) # !T1_q_a[19] & (G1L748);


--G1L750 is Idecode:ID|Mux34~227
G1L750 = T1_q_a[18] & (G1L747 & (G1L749) # !G1L747 & G1L742) # !T1_q_a[18] & (G1L747);


--G1L751 is Idecode:ID|Mux34~228
G1L751 = T1_q_a[16] & G1L740 # !T1_q_a[16] & (G1L750);


--E1L238 is Execute:EXE|Binput[29]~2085
E1L238 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L751));


--E1L80 is Execute:EXE|Add1~8782
E1L80 = E1L238 $ (C1L6 # E1L183);


--G1_register_array[19][28] is Idecode:ID|register_array[19][28]
G1_register_array[19][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][28] is Idecode:ID|register_array[21][28]
G1_register_array[21][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][28] is Idecode:ID|register_array[17][28]
G1_register_array[17][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L80 is Idecode:ID|Mux3~214
G1L80 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][28] # !T1_q_a[23] & (G1_register_array[17][28]));


--G1_register_array[23][28] is Idecode:ID|register_array[23][28]
G1_register_array[23][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L81 is Idecode:ID|Mux3~215
G1L81 = T1_q_a[22] & (G1L80 & (G1_register_array[23][28]) # !G1L80 & G1_register_array[19][28]) # !T1_q_a[22] & (G1L80);


--G1_register_array[13][28] is Idecode:ID|register_array[13][28]
G1_register_array[13][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][28] is Idecode:ID|register_array[11][28]
G1_register_array[11][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][28] is Idecode:ID|register_array[9][28]
G1_register_array[9][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L82 is Idecode:ID|Mux3~216
G1L82 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][28] # !T1_q_a[22] & (G1_register_array[9][28]));


--G1_register_array[15][28] is Idecode:ID|register_array[15][28]
G1_register_array[15][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L83 is Idecode:ID|Mux3~217
G1L83 = T1_q_a[23] & (G1L82 & (G1_register_array[15][28]) # !G1L82 & G1_register_array[13][28]) # !T1_q_a[23] & (G1L82);


--G1_register_array[5][28] is Idecode:ID|register_array[5][28]
G1_register_array[5][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][28] is Idecode:ID|register_array[3][28]
G1_register_array[3][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][28] is Idecode:ID|register_array[1][28]
G1_register_array[1][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L84 is Idecode:ID|Mux3~218
G1L84 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][28] # !T1_q_a[22] & (G1_register_array[1][28]));


--G1_register_array[7][28] is Idecode:ID|register_array[7][28]
G1_register_array[7][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L85 is Idecode:ID|Mux3~219
G1L85 = T1_q_a[23] & (G1L84 & (G1_register_array[7][28]) # !G1L84 & G1_register_array[5][28]) # !T1_q_a[23] & (G1L84);


--G1L86 is Idecode:ID|Mux3~220
G1L86 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L83 # !T1_q_a[24] & (G1L85));


--G1_register_array[27][28] is Idecode:ID|register_array[27][28]
G1_register_array[27][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][28] is Idecode:ID|register_array[29][28]
G1_register_array[29][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][28] is Idecode:ID|register_array[25][28]
G1_register_array[25][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L87 is Idecode:ID|Mux3~221
G1L87 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][28] # !T1_q_a[23] & (G1_register_array[25][28]));


--G1_register_array[31][28] is Idecode:ID|register_array[31][28]
G1_register_array[31][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L88 is Idecode:ID|Mux3~222
G1L88 = T1_q_a[22] & (G1L87 & (G1_register_array[31][28]) # !G1L87 & G1_register_array[27][28]) # !T1_q_a[22] & (G1L87);


--G1L89 is Idecode:ID|Mux3~223
G1L89 = T1_q_a[25] & (G1L86 & (G1L88) # !G1L86 & G1L81) # !T1_q_a[25] & (G1L86);


--G1_register_array[18][28] is Idecode:ID|register_array[18][28]
G1_register_array[18][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][28] is Idecode:ID|register_array[10][28]
G1_register_array[10][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][28] is Idecode:ID|register_array[2][28]
G1_register_array[2][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L90 is Idecode:ID|Mux3~224
G1L90 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][28] # !T1_q_a[24] & (G1_register_array[2][28]));


--G1_register_array[26][28] is Idecode:ID|register_array[26][28]
G1_register_array[26][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L91 is Idecode:ID|Mux3~225
G1L91 = T1_q_a[25] & (G1L90 & (G1_register_array[26][28]) # !G1L90 & G1_register_array[18][28]) # !T1_q_a[25] & (G1L90);


--G1_register_array[12][28] is Idecode:ID|register_array[12][28]
G1_register_array[12][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][28] is Idecode:ID|register_array[20][28]
G1_register_array[20][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][28] is Idecode:ID|register_array[4][28]
G1_register_array[4][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L92 is Idecode:ID|Mux3~226
G1L92 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][28] # !T1_q_a[25] & (G1_register_array[4][28]));


--G1_register_array[28][28] is Idecode:ID|register_array[28][28]
G1_register_array[28][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L93 is Idecode:ID|Mux3~227
G1L93 = T1_q_a[24] & (G1L92 & (G1_register_array[28][28]) # !G1L92 & G1_register_array[12][28]) # !T1_q_a[24] & (G1L92);


--G1_register_array[24][28] is Idecode:ID|register_array[24][28]
G1_register_array[24][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][28] is Idecode:ID|register_array[16][28]
G1_register_array[16][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L94 is Idecode:ID|Mux3~228
G1L94 = T1_q_a[24] & G1_register_array[24][28] # !T1_q_a[24] & (G1_register_array[16][28]);


--G1_register_array[8][28] is Idecode:ID|register_array[8][28]
G1_register_array[8][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L95 is Idecode:ID|Mux3~229
G1L95 = T1_q_a[25] & G1L94 # !T1_q_a[25] & (G1_register_array[8][28] & T1_q_a[24]);


--G1L96 is Idecode:ID|Mux3~230
G1L96 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L93 # !T1_q_a[23] & (G1L95));


--G1_register_array[14][28] is Idecode:ID|register_array[14][28]
G1_register_array[14][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][28] is Idecode:ID|register_array[22][28]
G1_register_array[22][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][28] is Idecode:ID|register_array[6][28]
G1_register_array[6][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L97 is Idecode:ID|Mux3~231
G1L97 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][28] # !T1_q_a[25] & (G1_register_array[6][28]));


--G1_register_array[30][28] is Idecode:ID|register_array[30][28]
G1_register_array[30][28] = DFFEAS(G1L2450, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L98 is Idecode:ID|Mux3~232
G1L98 = T1_q_a[24] & (G1L97 & (G1_register_array[30][28]) # !G1L97 & G1_register_array[14][28]) # !T1_q_a[24] & (G1L97);


--G1L99 is Idecode:ID|Mux3~233
G1L99 = T1_q_a[22] & (G1L96 & (G1L98) # !G1L96 & G1L91) # !T1_q_a[22] & (G1L96);


--G1L100 is Idecode:ID|Mux3~234
G1L100 = T1_q_a[21] & G1L89 # !T1_q_a[21] & (G1L99);


--G1L752 is Idecode:ID|Mux35~209
G1L752 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][28] # !T1_q_a[18] & (G1_register_array[17][28]));


--G1L753 is Idecode:ID|Mux35~210
G1L753 = T1_q_a[17] & (G1L752 & (G1_register_array[23][28]) # !G1L752 & G1_register_array[19][28]) # !T1_q_a[17] & (G1L752);


--G1L754 is Idecode:ID|Mux35~211
G1L754 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][28] # !T1_q_a[17] & (G1_register_array[9][28]));


--G1L755 is Idecode:ID|Mux35~212
G1L755 = T1_q_a[18] & (G1L754 & (G1_register_array[15][28]) # !G1L754 & G1_register_array[13][28]) # !T1_q_a[18] & (G1L754);


--G1L756 is Idecode:ID|Mux35~213
G1L756 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][28] # !T1_q_a[17] & (G1_register_array[1][28]));


--G1L757 is Idecode:ID|Mux35~214
G1L757 = T1_q_a[18] & (G1L756 & (G1_register_array[7][28]) # !G1L756 & G1_register_array[5][28]) # !T1_q_a[18] & (G1L756);


--G1L758 is Idecode:ID|Mux35~215
G1L758 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L755 # !T1_q_a[19] & (G1L757));


--G1L759 is Idecode:ID|Mux35~216
G1L759 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][28] # !T1_q_a[18] & (G1_register_array[25][28]));


--G1L760 is Idecode:ID|Mux35~217
G1L760 = T1_q_a[17] & (G1L759 & (G1_register_array[31][28]) # !G1L759 & G1_register_array[27][28]) # !T1_q_a[17] & (G1L759);


--G1L761 is Idecode:ID|Mux35~218
G1L761 = T1_q_a[20] & (G1L758 & (G1L760) # !G1L758 & G1L753) # !T1_q_a[20] & (G1L758);


--G1L762 is Idecode:ID|Mux35~219
G1L762 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][28] # !T1_q_a[19] & (G1_register_array[2][28]));


--G1L763 is Idecode:ID|Mux35~220
G1L763 = T1_q_a[20] & (G1L762 & (G1_register_array[26][28]) # !G1L762 & G1_register_array[18][28]) # !T1_q_a[20] & (G1L762);


--G1L764 is Idecode:ID|Mux35~221
G1L764 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][28] # !T1_q_a[20] & (G1_register_array[4][28]));


--G1L765 is Idecode:ID|Mux35~222
G1L765 = T1_q_a[19] & (G1L764 & (G1_register_array[28][28]) # !G1L764 & G1_register_array[12][28]) # !T1_q_a[19] & (G1L764);


--G1L766 is Idecode:ID|Mux35~223
G1L766 = T1_q_a[19] & G1_register_array[24][28] # !T1_q_a[19] & (G1_register_array[16][28]);


--G1L767 is Idecode:ID|Mux35~224
G1L767 = T1_q_a[20] & G1L766 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][28]);


--G1L768 is Idecode:ID|Mux35~225
G1L768 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L765 # !T1_q_a[18] & (G1L767));


--G1L769 is Idecode:ID|Mux35~226
G1L769 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][28] # !T1_q_a[20] & (G1_register_array[6][28]));


--G1L770 is Idecode:ID|Mux35~227
G1L770 = T1_q_a[19] & (G1L769 & (G1_register_array[30][28]) # !G1L769 & G1_register_array[14][28]) # !T1_q_a[19] & (G1L769);


--G1L771 is Idecode:ID|Mux35~228
G1L771 = T1_q_a[17] & (G1L768 & (G1L770) # !G1L768 & G1L763) # !T1_q_a[17] & (G1L768);


--G1L772 is Idecode:ID|Mux35~229
G1L772 = T1_q_a[16] & G1L761 # !T1_q_a[16] & (G1L771);


--E1L237 is Execute:EXE|Binput[28]~2086
E1L237 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L772));


--E1L81 is Execute:EXE|Add1~8783
E1L81 = E1L237 $ (C1L6 # E1L183);


--G1_register_array[19][27] is Idecode:ID|register_array[19][27]
G1_register_array[19][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][27] is Idecode:ID|register_array[21][27]
G1_register_array[21][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][27] is Idecode:ID|register_array[17][27]
G1_register_array[17][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L101 is Idecode:ID|Mux4~213
G1L101 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][27] # !T1_q_a[23] & (G1_register_array[17][27]));


--G1_register_array[23][27] is Idecode:ID|register_array[23][27]
G1_register_array[23][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L102 is Idecode:ID|Mux4~214
G1L102 = T1_q_a[22] & (G1L101 & (G1_register_array[23][27]) # !G1L101 & G1_register_array[19][27]) # !T1_q_a[22] & (G1L101);


--G1_register_array[13][27] is Idecode:ID|register_array[13][27]
G1_register_array[13][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][27] is Idecode:ID|register_array[11][27]
G1_register_array[11][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][27] is Idecode:ID|register_array[9][27]
G1_register_array[9][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L103 is Idecode:ID|Mux4~215
G1L103 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][27] # !T1_q_a[22] & (G1_register_array[9][27]));


--G1_register_array[15][27] is Idecode:ID|register_array[15][27]
G1_register_array[15][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L104 is Idecode:ID|Mux4~216
G1L104 = T1_q_a[23] & (G1L103 & (G1_register_array[15][27]) # !G1L103 & G1_register_array[13][27]) # !T1_q_a[23] & (G1L103);


--G1_register_array[5][27] is Idecode:ID|register_array[5][27]
G1_register_array[5][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][27] is Idecode:ID|register_array[3][27]
G1_register_array[3][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][27] is Idecode:ID|register_array[1][27]
G1_register_array[1][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L105 is Idecode:ID|Mux4~217
G1L105 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][27] # !T1_q_a[22] & (G1_register_array[1][27]));


--G1_register_array[7][27] is Idecode:ID|register_array[7][27]
G1_register_array[7][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L106 is Idecode:ID|Mux4~218
G1L106 = T1_q_a[23] & (G1L105 & (G1_register_array[7][27]) # !G1L105 & G1_register_array[5][27]) # !T1_q_a[23] & (G1L105);


--G1L107 is Idecode:ID|Mux4~219
G1L107 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L104 # !T1_q_a[24] & (G1L106));


--G1_register_array[27][27] is Idecode:ID|register_array[27][27]
G1_register_array[27][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][27] is Idecode:ID|register_array[29][27]
G1_register_array[29][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][27] is Idecode:ID|register_array[25][27]
G1_register_array[25][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L108 is Idecode:ID|Mux4~220
G1L108 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][27] # !T1_q_a[23] & (G1_register_array[25][27]));


--G1_register_array[31][27] is Idecode:ID|register_array[31][27]
G1_register_array[31][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L109 is Idecode:ID|Mux4~221
G1L109 = T1_q_a[22] & (G1L108 & (G1_register_array[31][27]) # !G1L108 & G1_register_array[27][27]) # !T1_q_a[22] & (G1L108);


--G1L110 is Idecode:ID|Mux4~222
G1L110 = T1_q_a[25] & (G1L107 & (G1L109) # !G1L107 & G1L102) # !T1_q_a[25] & (G1L107);


--G1_register_array[18][27] is Idecode:ID|register_array[18][27]
G1_register_array[18][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][27] is Idecode:ID|register_array[10][27]
G1_register_array[10][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][27] is Idecode:ID|register_array[2][27]
G1_register_array[2][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L111 is Idecode:ID|Mux4~223
G1L111 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][27] # !T1_q_a[24] & (G1_register_array[2][27]));


--G1_register_array[26][27] is Idecode:ID|register_array[26][27]
G1_register_array[26][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L112 is Idecode:ID|Mux4~224
G1L112 = T1_q_a[25] & (G1L111 & (G1_register_array[26][27]) # !G1L111 & G1_register_array[18][27]) # !T1_q_a[25] & (G1L111);


--G1_register_array[12][27] is Idecode:ID|register_array[12][27]
G1_register_array[12][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][27] is Idecode:ID|register_array[20][27]
G1_register_array[20][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][27] is Idecode:ID|register_array[4][27]
G1_register_array[4][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L113 is Idecode:ID|Mux4~225
G1L113 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][27] # !T1_q_a[25] & (G1_register_array[4][27]));


--G1_register_array[28][27] is Idecode:ID|register_array[28][27]
G1_register_array[28][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L114 is Idecode:ID|Mux4~226
G1L114 = T1_q_a[24] & (G1L113 & (G1_register_array[28][27]) # !G1L113 & G1_register_array[12][27]) # !T1_q_a[24] & (G1L113);


--G1_register_array[24][27] is Idecode:ID|register_array[24][27]
G1_register_array[24][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][27] is Idecode:ID|register_array[16][27]
G1_register_array[16][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L115 is Idecode:ID|Mux4~227
G1L115 = T1_q_a[24] & G1_register_array[24][27] # !T1_q_a[24] & (G1_register_array[16][27]);


--G1_register_array[8][27] is Idecode:ID|register_array[8][27]
G1_register_array[8][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L116 is Idecode:ID|Mux4~228
G1L116 = T1_q_a[25] & G1L115 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][27]);


--G1L117 is Idecode:ID|Mux4~229
G1L117 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L114 # !T1_q_a[23] & (G1L116));


--G1_register_array[14][27] is Idecode:ID|register_array[14][27]
G1_register_array[14][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][27] is Idecode:ID|register_array[22][27]
G1_register_array[22][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][27] is Idecode:ID|register_array[6][27]
G1_register_array[6][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L118 is Idecode:ID|Mux4~230
G1L118 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][27] # !T1_q_a[25] & (G1_register_array[6][27]));


--G1_register_array[30][27] is Idecode:ID|register_array[30][27]
G1_register_array[30][27] = DFFEAS(G1L2452, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L119 is Idecode:ID|Mux4~231
G1L119 = T1_q_a[24] & (G1L118 & (G1_register_array[30][27]) # !G1L118 & G1_register_array[14][27]) # !T1_q_a[24] & (G1L118);


--G1L120 is Idecode:ID|Mux4~232
G1L120 = T1_q_a[22] & (G1L117 & (G1L119) # !G1L117 & G1L112) # !T1_q_a[22] & (G1L117);


--G1L121 is Idecode:ID|Mux4~233
G1L121 = T1_q_a[21] & G1L110 # !T1_q_a[21] & (G1L120);


--G1L773 is Idecode:ID|Mux36~208
G1L773 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][27] # !T1_q_a[18] & (G1_register_array[17][27]));


--G1L774 is Idecode:ID|Mux36~209
G1L774 = T1_q_a[17] & (G1L773 & (G1_register_array[23][27]) # !G1L773 & G1_register_array[19][27]) # !T1_q_a[17] & (G1L773);


--G1L775 is Idecode:ID|Mux36~210
G1L775 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][27] # !T1_q_a[17] & (G1_register_array[9][27]));


--G1L776 is Idecode:ID|Mux36~211
G1L776 = T1_q_a[18] & (G1L775 & (G1_register_array[15][27]) # !G1L775 & G1_register_array[13][27]) # !T1_q_a[18] & (G1L775);


--G1L777 is Idecode:ID|Mux36~212
G1L777 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][27] # !T1_q_a[17] & (G1_register_array[1][27]));


--G1L778 is Idecode:ID|Mux36~213
G1L778 = T1_q_a[18] & (G1L777 & (G1_register_array[7][27]) # !G1L777 & G1_register_array[5][27]) # !T1_q_a[18] & (G1L777);


--G1L779 is Idecode:ID|Mux36~214
G1L779 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L776 # !T1_q_a[19] & (G1L778));


--G1L780 is Idecode:ID|Mux36~215
G1L780 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][27] # !T1_q_a[18] & (G1_register_array[25][27]));


--G1L781 is Idecode:ID|Mux36~216
G1L781 = T1_q_a[17] & (G1L780 & (G1_register_array[31][27]) # !G1L780 & G1_register_array[27][27]) # !T1_q_a[17] & (G1L780);


--G1L782 is Idecode:ID|Mux36~217
G1L782 = T1_q_a[20] & (G1L779 & (G1L781) # !G1L779 & G1L774) # !T1_q_a[20] & (G1L779);


--G1L783 is Idecode:ID|Mux36~218
G1L783 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][27] # !T1_q_a[19] & (G1_register_array[2][27]));


--G1L784 is Idecode:ID|Mux36~219
G1L784 = T1_q_a[20] & (G1L783 & (G1_register_array[26][27]) # !G1L783 & G1_register_array[18][27]) # !T1_q_a[20] & (G1L783);


--G1L785 is Idecode:ID|Mux36~220
G1L785 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][27] # !T1_q_a[20] & (G1_register_array[4][27]));


--G1L786 is Idecode:ID|Mux36~221
G1L786 = T1_q_a[19] & (G1L785 & (G1_register_array[28][27]) # !G1L785 & G1_register_array[12][27]) # !T1_q_a[19] & (G1L785);


--G1L787 is Idecode:ID|Mux36~222
G1L787 = T1_q_a[19] & G1_register_array[24][27] # !T1_q_a[19] & (G1_register_array[16][27]);


--G1L788 is Idecode:ID|Mux36~223
G1L788 = T1_q_a[20] & G1L787 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][27]);


--G1L789 is Idecode:ID|Mux36~224
G1L789 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L786 # !T1_q_a[18] & (G1L788));


--G1L790 is Idecode:ID|Mux36~225
G1L790 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][27] # !T1_q_a[20] & (G1_register_array[6][27]));


--G1L791 is Idecode:ID|Mux36~226
G1L791 = T1_q_a[19] & (G1L790 & (G1_register_array[30][27]) # !G1L790 & G1_register_array[14][27]) # !T1_q_a[19] & (G1L790);


--G1L792 is Idecode:ID|Mux36~227
G1L792 = T1_q_a[17] & (G1L789 & (G1L791) # !G1L789 & G1L784) # !T1_q_a[17] & (G1L789);


--G1L793 is Idecode:ID|Mux36~228
G1L793 = T1_q_a[16] & G1L782 # !T1_q_a[16] & (G1L792);


--E1L236 is Execute:EXE|Binput[27]~2087
E1L236 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L793));


--E1L82 is Execute:EXE|Add1~8784
E1L82 = E1L236 $ (C1L6 # E1L183);


--G1_register_array[21][26] is Idecode:ID|register_array[21][26]
G1_register_array[21][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][26] is Idecode:ID|register_array[19][26]
G1_register_array[19][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][26] is Idecode:ID|register_array[17][26]
G1_register_array[17][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L122 is Idecode:ID|Mux5~213
G1L122 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][26] # !T1_q_a[22] & (G1_register_array[17][26]));


--G1_register_array[23][26] is Idecode:ID|register_array[23][26]
G1_register_array[23][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L123 is Idecode:ID|Mux5~214
G1L123 = T1_q_a[23] & (G1L122 & (G1_register_array[23][26]) # !G1L122 & G1_register_array[21][26]) # !T1_q_a[23] & (G1L122);


--G1_register_array[11][26] is Idecode:ID|register_array[11][26]
G1_register_array[11][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][26] is Idecode:ID|register_array[13][26]
G1_register_array[13][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][26] is Idecode:ID|register_array[9][26]
G1_register_array[9][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L124 is Idecode:ID|Mux5~215
G1L124 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][26] # !T1_q_a[23] & (G1_register_array[9][26]));


--G1_register_array[15][26] is Idecode:ID|register_array[15][26]
G1_register_array[15][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L125 is Idecode:ID|Mux5~216
G1L125 = T1_q_a[22] & (G1L124 & (G1_register_array[15][26]) # !G1L124 & G1_register_array[11][26]) # !T1_q_a[22] & (G1L124);


--G1_register_array[3][26] is Idecode:ID|register_array[3][26]
G1_register_array[3][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][26] is Idecode:ID|register_array[5][26]
G1_register_array[5][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][26] is Idecode:ID|register_array[1][26]
G1_register_array[1][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L126 is Idecode:ID|Mux5~217
G1L126 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][26] # !T1_q_a[23] & (G1_register_array[1][26]));


--G1_register_array[7][26] is Idecode:ID|register_array[7][26]
G1_register_array[7][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L127 is Idecode:ID|Mux5~218
G1L127 = T1_q_a[22] & (G1L126 & (G1_register_array[7][26]) # !G1L126 & G1_register_array[3][26]) # !T1_q_a[22] & (G1L126);


--G1L128 is Idecode:ID|Mux5~219
G1L128 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L125 # !T1_q_a[24] & (G1L127));


--G1_register_array[29][26] is Idecode:ID|register_array[29][26]
G1_register_array[29][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][26] is Idecode:ID|register_array[27][26]
G1_register_array[27][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][26] is Idecode:ID|register_array[25][26]
G1_register_array[25][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L129 is Idecode:ID|Mux5~220
G1L129 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][26] # !T1_q_a[22] & (G1_register_array[25][26]));


--G1_register_array[31][26] is Idecode:ID|register_array[31][26]
G1_register_array[31][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L130 is Idecode:ID|Mux5~221
G1L130 = T1_q_a[23] & (G1L129 & (G1_register_array[31][26]) # !G1L129 & G1_register_array[29][26]) # !T1_q_a[23] & (G1L129);


--G1L131 is Idecode:ID|Mux5~222
G1L131 = T1_q_a[25] & (G1L128 & (G1L130) # !G1L128 & G1L123) # !T1_q_a[25] & (G1L128);


--G1_register_array[12][26] is Idecode:ID|register_array[12][26]
G1_register_array[12][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][26] is Idecode:ID|register_array[20][26]
G1_register_array[20][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][26] is Idecode:ID|register_array[4][26]
G1_register_array[4][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L132 is Idecode:ID|Mux5~223
G1L132 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][26] # !T1_q_a[25] & (G1_register_array[4][26]));


--G1_register_array[28][26] is Idecode:ID|register_array[28][26]
G1_register_array[28][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L133 is Idecode:ID|Mux5~224
G1L133 = T1_q_a[24] & (G1L132 & (G1_register_array[28][26]) # !G1L132 & G1_register_array[12][26]) # !T1_q_a[24] & (G1L132);


--G1_register_array[18][26] is Idecode:ID|register_array[18][26]
G1_register_array[18][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][26] is Idecode:ID|register_array[10][26]
G1_register_array[10][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][26] is Idecode:ID|register_array[2][26]
G1_register_array[2][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L134 is Idecode:ID|Mux5~225
G1L134 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][26] # !T1_q_a[24] & (G1_register_array[2][26]));


--G1_register_array[26][26] is Idecode:ID|register_array[26][26]
G1_register_array[26][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L135 is Idecode:ID|Mux5~226
G1L135 = T1_q_a[25] & (G1L134 & (G1_register_array[26][26]) # !G1L134 & G1_register_array[18][26]) # !T1_q_a[25] & (G1L134);


--G1_register_array[24][26] is Idecode:ID|register_array[24][26]
G1_register_array[24][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][26] is Idecode:ID|register_array[16][26]
G1_register_array[16][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L136 is Idecode:ID|Mux5~227
G1L136 = T1_q_a[24] & G1_register_array[24][26] # !T1_q_a[24] & (G1_register_array[16][26]);


--G1_register_array[8][26] is Idecode:ID|register_array[8][26]
G1_register_array[8][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L137 is Idecode:ID|Mux5~228
G1L137 = T1_q_a[25] & G1L136 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][26]);


--G1L138 is Idecode:ID|Mux5~229
G1L138 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L135 # !T1_q_a[22] & (G1L137));


--G1_register_array[14][26] is Idecode:ID|register_array[14][26]
G1_register_array[14][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][26] is Idecode:ID|register_array[22][26]
G1_register_array[22][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][26] is Idecode:ID|register_array[6][26]
G1_register_array[6][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L139 is Idecode:ID|Mux5~230
G1L139 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][26] # !T1_q_a[25] & (G1_register_array[6][26]));


--G1_register_array[30][26] is Idecode:ID|register_array[30][26]
G1_register_array[30][26] = DFFEAS(G1L2454, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L140 is Idecode:ID|Mux5~231
G1L140 = T1_q_a[24] & (G1L139 & (G1_register_array[30][26]) # !G1L139 & G1_register_array[14][26]) # !T1_q_a[24] & (G1L139);


--G1L141 is Idecode:ID|Mux5~232
G1L141 = T1_q_a[23] & (G1L138 & (G1L140) # !G1L138 & G1L133) # !T1_q_a[23] & (G1L138);


--G1L142 is Idecode:ID|Mux5~233
G1L142 = T1_q_a[21] & G1L131 # !T1_q_a[21] & (G1L141);


--G1L794 is Idecode:ID|Mux37~208
G1L794 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][26] # !T1_q_a[17] & (G1_register_array[17][26]));


--G1L795 is Idecode:ID|Mux37~209
G1L795 = T1_q_a[18] & (G1L794 & (G1_register_array[23][26]) # !G1L794 & G1_register_array[21][26]) # !T1_q_a[18] & (G1L794);


--G1L796 is Idecode:ID|Mux37~210
G1L796 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][26] # !T1_q_a[18] & (G1_register_array[9][26]));


--G1L797 is Idecode:ID|Mux37~211
G1L797 = T1_q_a[17] & (G1L796 & (G1_register_array[15][26]) # !G1L796 & G1_register_array[11][26]) # !T1_q_a[17] & (G1L796);


--G1L798 is Idecode:ID|Mux37~212
G1L798 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][26] # !T1_q_a[18] & (G1_register_array[1][26]));


--G1L799 is Idecode:ID|Mux37~213
G1L799 = T1_q_a[17] & (G1L798 & (G1_register_array[7][26]) # !G1L798 & G1_register_array[3][26]) # !T1_q_a[17] & (G1L798);


--G1L800 is Idecode:ID|Mux37~214
G1L800 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L797 # !T1_q_a[19] & (G1L799));


--G1L801 is Idecode:ID|Mux37~215
G1L801 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][26] # !T1_q_a[17] & (G1_register_array[25][26]));


--G1L802 is Idecode:ID|Mux37~216
G1L802 = T1_q_a[18] & (G1L801 & (G1_register_array[31][26]) # !G1L801 & G1_register_array[29][26]) # !T1_q_a[18] & (G1L801);


--G1L803 is Idecode:ID|Mux37~217
G1L803 = T1_q_a[20] & (G1L800 & (G1L802) # !G1L800 & G1L795) # !T1_q_a[20] & (G1L800);


--G1L804 is Idecode:ID|Mux37~218
G1L804 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][26] # !T1_q_a[20] & (G1_register_array[4][26]));


--G1L805 is Idecode:ID|Mux37~219
G1L805 = T1_q_a[19] & (G1L804 & (G1_register_array[28][26]) # !G1L804 & G1_register_array[12][26]) # !T1_q_a[19] & (G1L804);


--G1L806 is Idecode:ID|Mux37~220
G1L806 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][26] # !T1_q_a[19] & (G1_register_array[2][26]));


--G1L807 is Idecode:ID|Mux37~221
G1L807 = T1_q_a[20] & (G1L806 & (G1_register_array[26][26]) # !G1L806 & G1_register_array[18][26]) # !T1_q_a[20] & (G1L806);


--G1L808 is Idecode:ID|Mux37~222
G1L808 = T1_q_a[19] & G1_register_array[24][26] # !T1_q_a[19] & (G1_register_array[16][26]);


--G1L809 is Idecode:ID|Mux37~223
G1L809 = T1_q_a[20] & G1L808 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][26]);


--G1L810 is Idecode:ID|Mux37~224
G1L810 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L807 # !T1_q_a[17] & (G1L809));


--G1L811 is Idecode:ID|Mux37~225
G1L811 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][26] # !T1_q_a[20] & (G1_register_array[6][26]));


--G1L812 is Idecode:ID|Mux37~226
G1L812 = T1_q_a[19] & (G1L811 & (G1_register_array[30][26]) # !G1L811 & G1_register_array[14][26]) # !T1_q_a[19] & (G1L811);


--G1L813 is Idecode:ID|Mux37~227
G1L813 = T1_q_a[18] & (G1L810 & (G1L812) # !G1L810 & G1L805) # !T1_q_a[18] & (G1L810);


--G1L814 is Idecode:ID|Mux37~228
G1L814 = T1_q_a[16] & G1L803 # !T1_q_a[16] & (G1L813);


--E1L235 is Execute:EXE|Binput[26]~2088
E1L235 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L814));


--E1L83 is Execute:EXE|Add1~8785
E1L83 = E1L235 $ (C1L6 # E1L183);


--G1_register_array[19][25] is Idecode:ID|register_array[19][25]
G1_register_array[19][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][25] is Idecode:ID|register_array[21][25]
G1_register_array[21][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][25] is Idecode:ID|register_array[17][25]
G1_register_array[17][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L143 is Idecode:ID|Mux6~213
G1L143 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][25] # !T1_q_a[23] & (G1_register_array[17][25]));


--G1_register_array[23][25] is Idecode:ID|register_array[23][25]
G1_register_array[23][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L144 is Idecode:ID|Mux6~214
G1L144 = T1_q_a[22] & (G1L143 & (G1_register_array[23][25]) # !G1L143 & G1_register_array[19][25]) # !T1_q_a[22] & (G1L143);


--G1_register_array[13][25] is Idecode:ID|register_array[13][25]
G1_register_array[13][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][25] is Idecode:ID|register_array[11][25]
G1_register_array[11][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][25] is Idecode:ID|register_array[9][25]
G1_register_array[9][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L145 is Idecode:ID|Mux6~215
G1L145 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][25] # !T1_q_a[22] & (G1_register_array[9][25]));


--G1_register_array[15][25] is Idecode:ID|register_array[15][25]
G1_register_array[15][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L146 is Idecode:ID|Mux6~216
G1L146 = T1_q_a[23] & (G1L145 & (G1_register_array[15][25]) # !G1L145 & G1_register_array[13][25]) # !T1_q_a[23] & (G1L145);


--G1_register_array[5][25] is Idecode:ID|register_array[5][25]
G1_register_array[5][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][25] is Idecode:ID|register_array[3][25]
G1_register_array[3][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][25] is Idecode:ID|register_array[1][25]
G1_register_array[1][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L147 is Idecode:ID|Mux6~217
G1L147 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][25] # !T1_q_a[22] & (G1_register_array[1][25]));


--G1_register_array[7][25] is Idecode:ID|register_array[7][25]
G1_register_array[7][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L148 is Idecode:ID|Mux6~218
G1L148 = T1_q_a[23] & (G1L147 & (G1_register_array[7][25]) # !G1L147 & G1_register_array[5][25]) # !T1_q_a[23] & (G1L147);


--G1L149 is Idecode:ID|Mux6~219
G1L149 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L146 # !T1_q_a[24] & (G1L148));


--G1_register_array[27][25] is Idecode:ID|register_array[27][25]
G1_register_array[27][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][25] is Idecode:ID|register_array[29][25]
G1_register_array[29][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][25] is Idecode:ID|register_array[25][25]
G1_register_array[25][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L150 is Idecode:ID|Mux6~220
G1L150 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][25] # !T1_q_a[23] & (G1_register_array[25][25]));


--G1_register_array[31][25] is Idecode:ID|register_array[31][25]
G1_register_array[31][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L151 is Idecode:ID|Mux6~221
G1L151 = T1_q_a[22] & (G1L150 & (G1_register_array[31][25]) # !G1L150 & G1_register_array[27][25]) # !T1_q_a[22] & (G1L150);


--G1L152 is Idecode:ID|Mux6~222
G1L152 = T1_q_a[25] & (G1L149 & (G1L151) # !G1L149 & G1L144) # !T1_q_a[25] & (G1L149);


--G1_register_array[18][25] is Idecode:ID|register_array[18][25]
G1_register_array[18][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][25] is Idecode:ID|register_array[10][25]
G1_register_array[10][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][25] is Idecode:ID|register_array[2][25]
G1_register_array[2][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L153 is Idecode:ID|Mux6~223
G1L153 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][25] # !T1_q_a[24] & (G1_register_array[2][25]));


--G1_register_array[26][25] is Idecode:ID|register_array[26][25]
G1_register_array[26][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L154 is Idecode:ID|Mux6~224
G1L154 = T1_q_a[25] & (G1L153 & (G1_register_array[26][25]) # !G1L153 & G1_register_array[18][25]) # !T1_q_a[25] & (G1L153);


--G1_register_array[12][25] is Idecode:ID|register_array[12][25]
G1_register_array[12][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][25] is Idecode:ID|register_array[20][25]
G1_register_array[20][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][25] is Idecode:ID|register_array[4][25]
G1_register_array[4][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L155 is Idecode:ID|Mux6~225
G1L155 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][25] # !T1_q_a[25] & (G1_register_array[4][25]));


--G1_register_array[28][25] is Idecode:ID|register_array[28][25]
G1_register_array[28][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L156 is Idecode:ID|Mux6~226
G1L156 = T1_q_a[24] & (G1L155 & (G1_register_array[28][25]) # !G1L155 & G1_register_array[12][25]) # !T1_q_a[24] & (G1L155);


--G1_register_array[24][25] is Idecode:ID|register_array[24][25]
G1_register_array[24][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][25] is Idecode:ID|register_array[16][25]
G1_register_array[16][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L157 is Idecode:ID|Mux6~227
G1L157 = T1_q_a[24] & G1_register_array[24][25] # !T1_q_a[24] & (G1_register_array[16][25]);


--G1_register_array[8][25] is Idecode:ID|register_array[8][25]
G1_register_array[8][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L158 is Idecode:ID|Mux6~228
G1L158 = T1_q_a[25] & G1L157 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][25]);


--G1L159 is Idecode:ID|Mux6~229
G1L159 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L156 # !T1_q_a[23] & (G1L158));


--G1_register_array[14][25] is Idecode:ID|register_array[14][25]
G1_register_array[14][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][25] is Idecode:ID|register_array[22][25]
G1_register_array[22][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][25] is Idecode:ID|register_array[6][25]
G1_register_array[6][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L160 is Idecode:ID|Mux6~230
G1L160 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][25] # !T1_q_a[25] & (G1_register_array[6][25]));


--G1_register_array[30][25] is Idecode:ID|register_array[30][25]
G1_register_array[30][25] = DFFEAS(G1L2456, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L161 is Idecode:ID|Mux6~231
G1L161 = T1_q_a[24] & (G1L160 & (G1_register_array[30][25]) # !G1L160 & G1_register_array[14][25]) # !T1_q_a[24] & (G1L160);


--G1L162 is Idecode:ID|Mux6~232
G1L162 = T1_q_a[22] & (G1L159 & (G1L161) # !G1L159 & G1L154) # !T1_q_a[22] & (G1L159);


--G1L163 is Idecode:ID|Mux6~233
G1L163 = T1_q_a[21] & G1L152 # !T1_q_a[21] & (G1L162);


--G1L815 is Idecode:ID|Mux38~208
G1L815 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][25] # !T1_q_a[18] & (G1_register_array[17][25]));


--G1L816 is Idecode:ID|Mux38~209
G1L816 = T1_q_a[17] & (G1L815 & (G1_register_array[23][25]) # !G1L815 & G1_register_array[19][25]) # !T1_q_a[17] & (G1L815);


--G1L817 is Idecode:ID|Mux38~210
G1L817 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][25] # !T1_q_a[17] & (G1_register_array[9][25]));


--G1L818 is Idecode:ID|Mux38~211
G1L818 = T1_q_a[18] & (G1L817 & (G1_register_array[15][25]) # !G1L817 & G1_register_array[13][25]) # !T1_q_a[18] & (G1L817);


--G1L819 is Idecode:ID|Mux38~212
G1L819 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][25] # !T1_q_a[17] & (G1_register_array[1][25]));


--G1L820 is Idecode:ID|Mux38~213
G1L820 = T1_q_a[18] & (G1L819 & (G1_register_array[7][25]) # !G1L819 & G1_register_array[5][25]) # !T1_q_a[18] & (G1L819);


--G1L821 is Idecode:ID|Mux38~214
G1L821 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L818 # !T1_q_a[19] & (G1L820));


--G1L822 is Idecode:ID|Mux38~215
G1L822 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][25] # !T1_q_a[18] & (G1_register_array[25][25]));


--G1L823 is Idecode:ID|Mux38~216
G1L823 = T1_q_a[17] & (G1L822 & (G1_register_array[31][25]) # !G1L822 & G1_register_array[27][25]) # !T1_q_a[17] & (G1L822);


--G1L824 is Idecode:ID|Mux38~217
G1L824 = T1_q_a[20] & (G1L821 & (G1L823) # !G1L821 & G1L816) # !T1_q_a[20] & (G1L821);


--G1L825 is Idecode:ID|Mux38~218
G1L825 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][25] # !T1_q_a[19] & (G1_register_array[2][25]));


--G1L826 is Idecode:ID|Mux38~219
G1L826 = T1_q_a[20] & (G1L825 & (G1_register_array[26][25]) # !G1L825 & G1_register_array[18][25]) # !T1_q_a[20] & (G1L825);


--G1L827 is Idecode:ID|Mux38~220
G1L827 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][25] # !T1_q_a[20] & (G1_register_array[4][25]));


--G1L828 is Idecode:ID|Mux38~221
G1L828 = T1_q_a[19] & (G1L827 & (G1_register_array[28][25]) # !G1L827 & G1_register_array[12][25]) # !T1_q_a[19] & (G1L827);


--G1L829 is Idecode:ID|Mux38~222
G1L829 = T1_q_a[19] & G1_register_array[24][25] # !T1_q_a[19] & (G1_register_array[16][25]);


--G1L830 is Idecode:ID|Mux38~223
G1L830 = T1_q_a[20] & G1L829 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][25]);


--G1L831 is Idecode:ID|Mux38~224
G1L831 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L828 # !T1_q_a[18] & (G1L830));


--G1L832 is Idecode:ID|Mux38~225
G1L832 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][25] # !T1_q_a[20] & (G1_register_array[6][25]));


--G1L833 is Idecode:ID|Mux38~226
G1L833 = T1_q_a[19] & (G1L832 & (G1_register_array[30][25]) # !G1L832 & G1_register_array[14][25]) # !T1_q_a[19] & (G1L832);


--G1L834 is Idecode:ID|Mux38~227
G1L834 = T1_q_a[17] & (G1L831 & (G1L833) # !G1L831 & G1L826) # !T1_q_a[17] & (G1L831);


--G1L835 is Idecode:ID|Mux38~228
G1L835 = T1_q_a[16] & G1L824 # !T1_q_a[16] & (G1L834);


--E1L234 is Execute:EXE|Binput[25]~2089
E1L234 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L835));


--E1L84 is Execute:EXE|Add1~8786
E1L84 = E1L234 $ (C1L6 # E1L183);


--G1_register_array[21][24] is Idecode:ID|register_array[21][24]
G1_register_array[21][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][24] is Idecode:ID|register_array[19][24]
G1_register_array[19][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][24] is Idecode:ID|register_array[17][24]
G1_register_array[17][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L164 is Idecode:ID|Mux7~213
G1L164 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][24] # !T1_q_a[22] & (G1_register_array[17][24]));


--G1_register_array[23][24] is Idecode:ID|register_array[23][24]
G1_register_array[23][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L165 is Idecode:ID|Mux7~214
G1L165 = T1_q_a[23] & (G1L164 & (G1_register_array[23][24]) # !G1L164 & G1_register_array[21][24]) # !T1_q_a[23] & (G1L164);


--G1_register_array[11][24] is Idecode:ID|register_array[11][24]
G1_register_array[11][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][24] is Idecode:ID|register_array[13][24]
G1_register_array[13][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][24] is Idecode:ID|register_array[9][24]
G1_register_array[9][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L166 is Idecode:ID|Mux7~215
G1L166 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][24] # !T1_q_a[23] & (G1_register_array[9][24]));


--G1_register_array[15][24] is Idecode:ID|register_array[15][24]
G1_register_array[15][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L167 is Idecode:ID|Mux7~216
G1L167 = T1_q_a[22] & (G1L166 & (G1_register_array[15][24]) # !G1L166 & G1_register_array[11][24]) # !T1_q_a[22] & (G1L166);


--G1_register_array[3][24] is Idecode:ID|register_array[3][24]
G1_register_array[3][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][24] is Idecode:ID|register_array[5][24]
G1_register_array[5][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][24] is Idecode:ID|register_array[1][24]
G1_register_array[1][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L168 is Idecode:ID|Mux7~217
G1L168 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][24] # !T1_q_a[23] & (G1_register_array[1][24]));


--G1_register_array[7][24] is Idecode:ID|register_array[7][24]
G1_register_array[7][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L169 is Idecode:ID|Mux7~218
G1L169 = T1_q_a[22] & (G1L168 & (G1_register_array[7][24]) # !G1L168 & G1_register_array[3][24]) # !T1_q_a[22] & (G1L168);


--G1L170 is Idecode:ID|Mux7~219
G1L170 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L167 # !T1_q_a[24] & (G1L169));


--G1_register_array[29][24] is Idecode:ID|register_array[29][24]
G1_register_array[29][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][24] is Idecode:ID|register_array[27][24]
G1_register_array[27][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][24] is Idecode:ID|register_array[25][24]
G1_register_array[25][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L171 is Idecode:ID|Mux7~220
G1L171 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][24] # !T1_q_a[22] & (G1_register_array[25][24]));


--G1_register_array[31][24] is Idecode:ID|register_array[31][24]
G1_register_array[31][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L172 is Idecode:ID|Mux7~221
G1L172 = T1_q_a[23] & (G1L171 & (G1_register_array[31][24]) # !G1L171 & G1_register_array[29][24]) # !T1_q_a[23] & (G1L171);


--G1L173 is Idecode:ID|Mux7~222
G1L173 = T1_q_a[25] & (G1L170 & (G1L172) # !G1L170 & G1L165) # !T1_q_a[25] & (G1L170);


--G1_register_array[12][24] is Idecode:ID|register_array[12][24]
G1_register_array[12][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][24] is Idecode:ID|register_array[20][24]
G1_register_array[20][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][24] is Idecode:ID|register_array[4][24]
G1_register_array[4][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L174 is Idecode:ID|Mux7~223
G1L174 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][24] # !T1_q_a[25] & (G1_register_array[4][24]));


--G1_register_array[28][24] is Idecode:ID|register_array[28][24]
G1_register_array[28][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L175 is Idecode:ID|Mux7~224
G1L175 = T1_q_a[24] & (G1L174 & (G1_register_array[28][24]) # !G1L174 & G1_register_array[12][24]) # !T1_q_a[24] & (G1L174);


--G1_register_array[18][24] is Idecode:ID|register_array[18][24]
G1_register_array[18][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][24] is Idecode:ID|register_array[10][24]
G1_register_array[10][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][24] is Idecode:ID|register_array[2][24]
G1_register_array[2][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L176 is Idecode:ID|Mux7~225
G1L176 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][24] # !T1_q_a[24] & (G1_register_array[2][24]));


--G1_register_array[26][24] is Idecode:ID|register_array[26][24]
G1_register_array[26][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L177 is Idecode:ID|Mux7~226
G1L177 = T1_q_a[25] & (G1L176 & (G1_register_array[26][24]) # !G1L176 & G1_register_array[18][24]) # !T1_q_a[25] & (G1L176);


--G1_register_array[24][24] is Idecode:ID|register_array[24][24]
G1_register_array[24][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][24] is Idecode:ID|register_array[16][24]
G1_register_array[16][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L178 is Idecode:ID|Mux7~227
G1L178 = T1_q_a[24] & G1_register_array[24][24] # !T1_q_a[24] & (G1_register_array[16][24]);


--G1_register_array[8][24] is Idecode:ID|register_array[8][24]
G1_register_array[8][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L179 is Idecode:ID|Mux7~228
G1L179 = T1_q_a[25] & G1L178 # !T1_q_a[25] & (G1_register_array[8][24] & T1_q_a[24]);


--G1L180 is Idecode:ID|Mux7~229
G1L180 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L177 # !T1_q_a[22] & (G1L179));


--G1_register_array[14][24] is Idecode:ID|register_array[14][24]
G1_register_array[14][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][24] is Idecode:ID|register_array[22][24]
G1_register_array[22][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][24] is Idecode:ID|register_array[6][24]
G1_register_array[6][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L181 is Idecode:ID|Mux7~230
G1L181 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][24] # !T1_q_a[25] & (G1_register_array[6][24]));


--G1_register_array[30][24] is Idecode:ID|register_array[30][24]
G1_register_array[30][24] = DFFEAS(G1L2458, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L182 is Idecode:ID|Mux7~231
G1L182 = T1_q_a[24] & (G1L181 & (G1_register_array[30][24]) # !G1L181 & G1_register_array[14][24]) # !T1_q_a[24] & (G1L181);


--G1L183 is Idecode:ID|Mux7~232
G1L183 = T1_q_a[23] & (G1L180 & (G1L182) # !G1L180 & G1L175) # !T1_q_a[23] & (G1L180);


--G1L184 is Idecode:ID|Mux7~233
G1L184 = T1_q_a[21] & G1L173 # !T1_q_a[21] & (G1L183);


--G1L836 is Idecode:ID|Mux39~208
G1L836 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][24] # !T1_q_a[17] & (G1_register_array[17][24]));


--G1L837 is Idecode:ID|Mux39~209
G1L837 = T1_q_a[18] & (G1L836 & (G1_register_array[23][24]) # !G1L836 & G1_register_array[21][24]) # !T1_q_a[18] & (G1L836);


--G1L838 is Idecode:ID|Mux39~210
G1L838 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][24] # !T1_q_a[18] & (G1_register_array[9][24]));


--G1L839 is Idecode:ID|Mux39~211
G1L839 = T1_q_a[17] & (G1L838 & (G1_register_array[15][24]) # !G1L838 & G1_register_array[11][24]) # !T1_q_a[17] & (G1L838);


--G1L840 is Idecode:ID|Mux39~212
G1L840 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][24] # !T1_q_a[18] & (G1_register_array[1][24]));


--G1L841 is Idecode:ID|Mux39~213
G1L841 = T1_q_a[17] & (G1L840 & (G1_register_array[7][24]) # !G1L840 & G1_register_array[3][24]) # !T1_q_a[17] & (G1L840);


--G1L842 is Idecode:ID|Mux39~214
G1L842 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L839 # !T1_q_a[19] & (G1L841));


--G1L843 is Idecode:ID|Mux39~215
G1L843 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][24] # !T1_q_a[17] & (G1_register_array[25][24]));


--G1L844 is Idecode:ID|Mux39~216
G1L844 = T1_q_a[18] & (G1L843 & (G1_register_array[31][24]) # !G1L843 & G1_register_array[29][24]) # !T1_q_a[18] & (G1L843);


--G1L845 is Idecode:ID|Mux39~217
G1L845 = T1_q_a[20] & (G1L842 & (G1L844) # !G1L842 & G1L837) # !T1_q_a[20] & (G1L842);


--G1L846 is Idecode:ID|Mux39~218
G1L846 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][24] # !T1_q_a[20] & (G1_register_array[4][24]));


--G1L847 is Idecode:ID|Mux39~219
G1L847 = T1_q_a[19] & (G1L846 & (G1_register_array[28][24]) # !G1L846 & G1_register_array[12][24]) # !T1_q_a[19] & (G1L846);


--G1L848 is Idecode:ID|Mux39~220
G1L848 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][24] # !T1_q_a[19] & (G1_register_array[2][24]));


--G1L849 is Idecode:ID|Mux39~221
G1L849 = T1_q_a[20] & (G1L848 & (G1_register_array[26][24]) # !G1L848 & G1_register_array[18][24]) # !T1_q_a[20] & (G1L848);


--G1L850 is Idecode:ID|Mux39~222
G1L850 = T1_q_a[19] & G1_register_array[24][24] # !T1_q_a[19] & (G1_register_array[16][24]);


--G1L851 is Idecode:ID|Mux39~223
G1L851 = T1_q_a[20] & G1L850 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][24]);


--G1L852 is Idecode:ID|Mux39~224
G1L852 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L849 # !T1_q_a[17] & (G1L851));


--G1L853 is Idecode:ID|Mux39~225
G1L853 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][24] # !T1_q_a[20] & (G1_register_array[6][24]));


--G1L854 is Idecode:ID|Mux39~226
G1L854 = T1_q_a[19] & (G1L853 & (G1_register_array[30][24]) # !G1L853 & G1_register_array[14][24]) # !T1_q_a[19] & (G1L853);


--G1L855 is Idecode:ID|Mux39~227
G1L855 = T1_q_a[18] & (G1L852 & (G1L854) # !G1L852 & G1L847) # !T1_q_a[18] & (G1L852);


--G1L856 is Idecode:ID|Mux39~228
G1L856 = T1_q_a[16] & G1L845 # !T1_q_a[16] & (G1L855);


--E1L233 is Execute:EXE|Binput[24]~2090
E1L233 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L856));


--E1L85 is Execute:EXE|Add1~8787
E1L85 = E1L233 $ (C1L6 # E1L183);


--G1_register_array[21][23] is Idecode:ID|register_array[21][23]
G1_register_array[21][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][23] is Idecode:ID|register_array[19][23]
G1_register_array[19][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][23] is Idecode:ID|register_array[17][23]
G1_register_array[17][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L185 is Idecode:ID|Mux8~213
G1L185 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][23] # !T1_q_a[22] & (G1_register_array[17][23]));


--G1_register_array[23][23] is Idecode:ID|register_array[23][23]
G1_register_array[23][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L186 is Idecode:ID|Mux8~214
G1L186 = T1_q_a[23] & (G1L185 & (G1_register_array[23][23]) # !G1L185 & G1_register_array[21][23]) # !T1_q_a[23] & (G1L185);


--G1_register_array[11][23] is Idecode:ID|register_array[11][23]
G1_register_array[11][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][23] is Idecode:ID|register_array[13][23]
G1_register_array[13][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][23] is Idecode:ID|register_array[9][23]
G1_register_array[9][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L187 is Idecode:ID|Mux8~215
G1L187 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][23] # !T1_q_a[23] & (G1_register_array[9][23]));


--G1_register_array[15][23] is Idecode:ID|register_array[15][23]
G1_register_array[15][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L188 is Idecode:ID|Mux8~216
G1L188 = T1_q_a[22] & (G1L187 & (G1_register_array[15][23]) # !G1L187 & G1_register_array[11][23]) # !T1_q_a[22] & (G1L187);


--G1_register_array[3][23] is Idecode:ID|register_array[3][23]
G1_register_array[3][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][23] is Idecode:ID|register_array[5][23]
G1_register_array[5][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][23] is Idecode:ID|register_array[1][23]
G1_register_array[1][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L189 is Idecode:ID|Mux8~217
G1L189 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][23] # !T1_q_a[23] & (G1_register_array[1][23]));


--G1_register_array[7][23] is Idecode:ID|register_array[7][23]
G1_register_array[7][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L190 is Idecode:ID|Mux8~218
G1L190 = T1_q_a[22] & (G1L189 & (G1_register_array[7][23]) # !G1L189 & G1_register_array[3][23]) # !T1_q_a[22] & (G1L189);


--G1L191 is Idecode:ID|Mux8~219
G1L191 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L188 # !T1_q_a[24] & (G1L190));


--G1_register_array[29][23] is Idecode:ID|register_array[29][23]
G1_register_array[29][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][23] is Idecode:ID|register_array[27][23]
G1_register_array[27][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][23] is Idecode:ID|register_array[25][23]
G1_register_array[25][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L192 is Idecode:ID|Mux8~220
G1L192 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][23] # !T1_q_a[22] & (G1_register_array[25][23]));


--G1_register_array[31][23] is Idecode:ID|register_array[31][23]
G1_register_array[31][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L193 is Idecode:ID|Mux8~221
G1L193 = T1_q_a[23] & (G1L192 & (G1_register_array[31][23]) # !G1L192 & G1_register_array[29][23]) # !T1_q_a[23] & (G1L192);


--G1L194 is Idecode:ID|Mux8~222
G1L194 = T1_q_a[25] & (G1L191 & (G1L193) # !G1L191 & G1L186) # !T1_q_a[25] & (G1L191);


--G1_register_array[12][23] is Idecode:ID|register_array[12][23]
G1_register_array[12][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][23] is Idecode:ID|register_array[20][23]
G1_register_array[20][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][23] is Idecode:ID|register_array[4][23]
G1_register_array[4][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L195 is Idecode:ID|Mux8~223
G1L195 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][23] # !T1_q_a[25] & (G1_register_array[4][23]));


--G1_register_array[28][23] is Idecode:ID|register_array[28][23]
G1_register_array[28][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L196 is Idecode:ID|Mux8~224
G1L196 = T1_q_a[24] & (G1L195 & (G1_register_array[28][23]) # !G1L195 & G1_register_array[12][23]) # !T1_q_a[24] & (G1L195);


--G1_register_array[18][23] is Idecode:ID|register_array[18][23]
G1_register_array[18][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][23] is Idecode:ID|register_array[10][23]
G1_register_array[10][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][23] is Idecode:ID|register_array[2][23]
G1_register_array[2][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L197 is Idecode:ID|Mux8~225
G1L197 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][23] # !T1_q_a[24] & (G1_register_array[2][23]));


--G1_register_array[26][23] is Idecode:ID|register_array[26][23]
G1_register_array[26][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L198 is Idecode:ID|Mux8~226
G1L198 = T1_q_a[25] & (G1L197 & (G1_register_array[26][23]) # !G1L197 & G1_register_array[18][23]) # !T1_q_a[25] & (G1L197);


--G1_register_array[24][23] is Idecode:ID|register_array[24][23]
G1_register_array[24][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][23] is Idecode:ID|register_array[16][23]
G1_register_array[16][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L199 is Idecode:ID|Mux8~227
G1L199 = T1_q_a[24] & G1_register_array[24][23] # !T1_q_a[24] & (G1_register_array[16][23]);


--G1_register_array[8][23] is Idecode:ID|register_array[8][23]
G1_register_array[8][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L200 is Idecode:ID|Mux8~228
G1L200 = T1_q_a[25] & G1L199 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][23]);


--G1L201 is Idecode:ID|Mux8~229
G1L201 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L198 # !T1_q_a[22] & (G1L200));


--G1_register_array[14][23] is Idecode:ID|register_array[14][23]
G1_register_array[14][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][23] is Idecode:ID|register_array[22][23]
G1_register_array[22][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][23] is Idecode:ID|register_array[6][23]
G1_register_array[6][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L202 is Idecode:ID|Mux8~230
G1L202 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][23] # !T1_q_a[25] & (G1_register_array[6][23]));


--G1_register_array[30][23] is Idecode:ID|register_array[30][23]
G1_register_array[30][23] = DFFEAS(G1L2459, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L203 is Idecode:ID|Mux8~231
G1L203 = T1_q_a[24] & (G1L202 & (G1_register_array[30][23]) # !G1L202 & G1_register_array[14][23]) # !T1_q_a[24] & (G1L202);


--G1L204 is Idecode:ID|Mux8~232
G1L204 = T1_q_a[23] & (G1L201 & (G1L203) # !G1L201 & G1L196) # !T1_q_a[23] & (G1L201);


--G1L205 is Idecode:ID|Mux8~233
G1L205 = T1_q_a[21] & G1L194 # !T1_q_a[21] & (G1L204);


--G1L857 is Idecode:ID|Mux40~208
G1L857 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][23] # !T1_q_a[17] & (G1_register_array[17][23]));


--G1L858 is Idecode:ID|Mux40~209
G1L858 = T1_q_a[18] & (G1L857 & (G1_register_array[23][23]) # !G1L857 & G1_register_array[21][23]) # !T1_q_a[18] & (G1L857);


--G1L859 is Idecode:ID|Mux40~210
G1L859 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][23] # !T1_q_a[18] & (G1_register_array[9][23]));


--G1L860 is Idecode:ID|Mux40~211
G1L860 = T1_q_a[17] & (G1L859 & (G1_register_array[15][23]) # !G1L859 & G1_register_array[11][23]) # !T1_q_a[17] & (G1L859);


--G1L861 is Idecode:ID|Mux40~212
G1L861 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][23] # !T1_q_a[18] & (G1_register_array[1][23]));


--G1L862 is Idecode:ID|Mux40~213
G1L862 = T1_q_a[17] & (G1L861 & (G1_register_array[7][23]) # !G1L861 & G1_register_array[3][23]) # !T1_q_a[17] & (G1L861);


--G1L863 is Idecode:ID|Mux40~214
G1L863 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L860 # !T1_q_a[19] & (G1L862));


--G1L864 is Idecode:ID|Mux40~215
G1L864 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][23] # !T1_q_a[17] & (G1_register_array[25][23]));


--G1L865 is Idecode:ID|Mux40~216
G1L865 = T1_q_a[18] & (G1L864 & (G1_register_array[31][23]) # !G1L864 & G1_register_array[29][23]) # !T1_q_a[18] & (G1L864);


--G1L866 is Idecode:ID|Mux40~217
G1L866 = T1_q_a[20] & (G1L863 & (G1L865) # !G1L863 & G1L858) # !T1_q_a[20] & (G1L863);


--G1L867 is Idecode:ID|Mux40~218
G1L867 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][23] # !T1_q_a[20] & (G1_register_array[4][23]));


--G1L868 is Idecode:ID|Mux40~219
G1L868 = T1_q_a[19] & (G1L867 & (G1_register_array[28][23]) # !G1L867 & G1_register_array[12][23]) # !T1_q_a[19] & (G1L867);


--G1L869 is Idecode:ID|Mux40~220
G1L869 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][23] # !T1_q_a[19] & (G1_register_array[2][23]));


--G1L870 is Idecode:ID|Mux40~221
G1L870 = T1_q_a[20] & (G1L869 & (G1_register_array[26][23]) # !G1L869 & G1_register_array[18][23]) # !T1_q_a[20] & (G1L869);


--G1L871 is Idecode:ID|Mux40~222
G1L871 = T1_q_a[19] & G1_register_array[24][23] # !T1_q_a[19] & (G1_register_array[16][23]);


--G1L872 is Idecode:ID|Mux40~223
G1L872 = T1_q_a[20] & G1L871 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][23]);


--G1L873 is Idecode:ID|Mux40~224
G1L873 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L870 # !T1_q_a[17] & (G1L872));


--G1L874 is Idecode:ID|Mux40~225
G1L874 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][23] # !T1_q_a[20] & (G1_register_array[6][23]));


--G1L875 is Idecode:ID|Mux40~226
G1L875 = T1_q_a[19] & (G1L874 & (G1_register_array[30][23]) # !G1L874 & G1_register_array[14][23]) # !T1_q_a[19] & (G1L874);


--G1L876 is Idecode:ID|Mux40~227
G1L876 = T1_q_a[18] & (G1L873 & (G1L875) # !G1L873 & G1L868) # !T1_q_a[18] & (G1L873);


--G1L877 is Idecode:ID|Mux40~228
G1L877 = T1_q_a[16] & G1L866 # !T1_q_a[16] & (G1L876);


--E1L232 is Execute:EXE|Binput[23]~2091
E1L232 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L877));


--E1L86 is Execute:EXE|Add1~8788
E1L86 = E1L232 $ (C1L6 # E1L183);


--G1_register_array[19][22] is Idecode:ID|register_array[19][22]
G1_register_array[19][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[21][22] is Idecode:ID|register_array[21][22]
G1_register_array[21][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[17][22] is Idecode:ID|register_array[17][22]
G1_register_array[17][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L206 is Idecode:ID|Mux9~213
G1L206 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[21][22] # !T1_q_a[23] & (G1_register_array[17][22]));


--G1_register_array[23][22] is Idecode:ID|register_array[23][22]
G1_register_array[23][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L207 is Idecode:ID|Mux9~214
G1L207 = T1_q_a[22] & (G1L206 & (G1_register_array[23][22]) # !G1L206 & G1_register_array[19][22]) # !T1_q_a[22] & (G1L206);


--G1_register_array[13][22] is Idecode:ID|register_array[13][22]
G1_register_array[13][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[11][22] is Idecode:ID|register_array[11][22]
G1_register_array[11][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[9][22] is Idecode:ID|register_array[9][22]
G1_register_array[9][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L208 is Idecode:ID|Mux9~215
G1L208 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[11][22] # !T1_q_a[22] & (G1_register_array[9][22]));


--G1_register_array[15][22] is Idecode:ID|register_array[15][22]
G1_register_array[15][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L209 is Idecode:ID|Mux9~216
G1L209 = T1_q_a[23] & (G1L208 & (G1_register_array[15][22]) # !G1L208 & G1_register_array[13][22]) # !T1_q_a[23] & (G1L208);


--G1_register_array[5][22] is Idecode:ID|register_array[5][22]
G1_register_array[5][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[3][22] is Idecode:ID|register_array[3][22]
G1_register_array[3][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[1][22] is Idecode:ID|register_array[1][22]
G1_register_array[1][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L210 is Idecode:ID|Mux9~217
G1L210 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[3][22] # !T1_q_a[22] & (G1_register_array[1][22]));


--G1_register_array[7][22] is Idecode:ID|register_array[7][22]
G1_register_array[7][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L211 is Idecode:ID|Mux9~218
G1L211 = T1_q_a[23] & (G1L210 & (G1_register_array[7][22]) # !G1L210 & G1_register_array[5][22]) # !T1_q_a[23] & (G1L210);


--G1L212 is Idecode:ID|Mux9~219
G1L212 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L209 # !T1_q_a[24] & (G1L211));


--G1_register_array[27][22] is Idecode:ID|register_array[27][22]
G1_register_array[27][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[29][22] is Idecode:ID|register_array[29][22]
G1_register_array[29][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[25][22] is Idecode:ID|register_array[25][22]
G1_register_array[25][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L213 is Idecode:ID|Mux9~220
G1L213 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[29][22] # !T1_q_a[23] & (G1_register_array[25][22]));


--G1_register_array[31][22] is Idecode:ID|register_array[31][22]
G1_register_array[31][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L214 is Idecode:ID|Mux9~221
G1L214 = T1_q_a[22] & (G1L213 & (G1_register_array[31][22]) # !G1L213 & G1_register_array[27][22]) # !T1_q_a[22] & (G1L213);


--G1L215 is Idecode:ID|Mux9~222
G1L215 = T1_q_a[25] & (G1L212 & (G1L214) # !G1L212 & G1L207) # !T1_q_a[25] & (G1L212);


--G1_register_array[18][22] is Idecode:ID|register_array[18][22]
G1_register_array[18][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][22] is Idecode:ID|register_array[10][22]
G1_register_array[10][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][22] is Idecode:ID|register_array[2][22]
G1_register_array[2][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L216 is Idecode:ID|Mux9~223
G1L216 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][22] # !T1_q_a[24] & (G1_register_array[2][22]));


--G1_register_array[26][22] is Idecode:ID|register_array[26][22]
G1_register_array[26][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L217 is Idecode:ID|Mux9~224
G1L217 = T1_q_a[25] & (G1L216 & (G1_register_array[26][22]) # !G1L216 & G1_register_array[18][22]) # !T1_q_a[25] & (G1L216);


--G1_register_array[12][22] is Idecode:ID|register_array[12][22]
G1_register_array[12][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][22] is Idecode:ID|register_array[20][22]
G1_register_array[20][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][22] is Idecode:ID|register_array[4][22]
G1_register_array[4][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L218 is Idecode:ID|Mux9~225
G1L218 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][22] # !T1_q_a[25] & (G1_register_array[4][22]));


--G1_register_array[28][22] is Idecode:ID|register_array[28][22]
G1_register_array[28][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L219 is Idecode:ID|Mux9~226
G1L219 = T1_q_a[24] & (G1L218 & (G1_register_array[28][22]) # !G1L218 & G1_register_array[12][22]) # !T1_q_a[24] & (G1L218);


--G1_register_array[24][22] is Idecode:ID|register_array[24][22]
G1_register_array[24][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][22] is Idecode:ID|register_array[16][22]
G1_register_array[16][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L220 is Idecode:ID|Mux9~227
G1L220 = T1_q_a[24] & G1_register_array[24][22] # !T1_q_a[24] & (G1_register_array[16][22]);


--G1_register_array[8][22] is Idecode:ID|register_array[8][22]
G1_register_array[8][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L221 is Idecode:ID|Mux9~228
G1L221 = T1_q_a[25] & G1L220 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][22]);


--G1L222 is Idecode:ID|Mux9~229
G1L222 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1L219 # !T1_q_a[23] & (G1L221));


--G1_register_array[14][22] is Idecode:ID|register_array[14][22]
G1_register_array[14][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][22] is Idecode:ID|register_array[22][22]
G1_register_array[22][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][22] is Idecode:ID|register_array[6][22]
G1_register_array[6][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L223 is Idecode:ID|Mux9~230
G1L223 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][22] # !T1_q_a[25] & (G1_register_array[6][22]));


--G1_register_array[30][22] is Idecode:ID|register_array[30][22]
G1_register_array[30][22] = DFFEAS(G1L2460, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L224 is Idecode:ID|Mux9~231
G1L224 = T1_q_a[24] & (G1L223 & (G1_register_array[30][22]) # !G1L223 & G1_register_array[14][22]) # !T1_q_a[24] & (G1L223);


--G1L225 is Idecode:ID|Mux9~232
G1L225 = T1_q_a[22] & (G1L222 & (G1L224) # !G1L222 & G1L217) # !T1_q_a[22] & (G1L222);


--G1L226 is Idecode:ID|Mux9~233
G1L226 = T1_q_a[21] & G1L215 # !T1_q_a[21] & (G1L225);


--G1L878 is Idecode:ID|Mux41~208
G1L878 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[21][22] # !T1_q_a[18] & (G1_register_array[17][22]));


--G1L879 is Idecode:ID|Mux41~209
G1L879 = T1_q_a[17] & (G1L878 & (G1_register_array[23][22]) # !G1L878 & G1_register_array[19][22]) # !T1_q_a[17] & (G1L878);


--G1L880 is Idecode:ID|Mux41~210
G1L880 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[11][22] # !T1_q_a[17] & (G1_register_array[9][22]));


--G1L881 is Idecode:ID|Mux41~211
G1L881 = T1_q_a[18] & (G1L880 & (G1_register_array[15][22]) # !G1L880 & G1_register_array[13][22]) # !T1_q_a[18] & (G1L880);


--G1L882 is Idecode:ID|Mux41~212
G1L882 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[3][22] # !T1_q_a[17] & (G1_register_array[1][22]));


--G1L883 is Idecode:ID|Mux41~213
G1L883 = T1_q_a[18] & (G1L882 & (G1_register_array[7][22]) # !G1L882 & G1_register_array[5][22]) # !T1_q_a[18] & (G1L882);


--G1L884 is Idecode:ID|Mux41~214
G1L884 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L881 # !T1_q_a[19] & (G1L883));


--G1L885 is Idecode:ID|Mux41~215
G1L885 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[29][22] # !T1_q_a[18] & (G1_register_array[25][22]));


--G1L886 is Idecode:ID|Mux41~216
G1L886 = T1_q_a[17] & (G1L885 & (G1_register_array[31][22]) # !G1L885 & G1_register_array[27][22]) # !T1_q_a[17] & (G1L885);


--G1L887 is Idecode:ID|Mux41~217
G1L887 = T1_q_a[20] & (G1L884 & (G1L886) # !G1L884 & G1L879) # !T1_q_a[20] & (G1L884);


--G1L888 is Idecode:ID|Mux41~218
G1L888 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][22] # !T1_q_a[19] & (G1_register_array[2][22]));


--G1L889 is Idecode:ID|Mux41~219
G1L889 = T1_q_a[20] & (G1L888 & (G1_register_array[26][22]) # !G1L888 & G1_register_array[18][22]) # !T1_q_a[20] & (G1L888);


--G1L890 is Idecode:ID|Mux41~220
G1L890 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][22] # !T1_q_a[20] & (G1_register_array[4][22]));


--G1L891 is Idecode:ID|Mux41~221
G1L891 = T1_q_a[19] & (G1L890 & (G1_register_array[28][22]) # !G1L890 & G1_register_array[12][22]) # !T1_q_a[19] & (G1L890);


--G1L892 is Idecode:ID|Mux41~222
G1L892 = T1_q_a[19] & G1_register_array[24][22] # !T1_q_a[19] & (G1_register_array[16][22]);


--G1L893 is Idecode:ID|Mux41~223
G1L893 = T1_q_a[20] & G1L892 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][22]);


--G1L894 is Idecode:ID|Mux41~224
G1L894 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1L891 # !T1_q_a[18] & (G1L893));


--G1L895 is Idecode:ID|Mux41~225
G1L895 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][22] # !T1_q_a[20] & (G1_register_array[6][22]));


--G1L896 is Idecode:ID|Mux41~226
G1L896 = T1_q_a[19] & (G1L895 & (G1_register_array[30][22]) # !G1L895 & G1_register_array[14][22]) # !T1_q_a[19] & (G1L895);


--G1L897 is Idecode:ID|Mux41~227
G1L897 = T1_q_a[17] & (G1L894 & (G1L896) # !G1L894 & G1L889) # !T1_q_a[17] & (G1L894);


--G1L898 is Idecode:ID|Mux41~228
G1L898 = T1_q_a[16] & G1L887 # !T1_q_a[16] & (G1L897);


--E1L231 is Execute:EXE|Binput[22]~2092
E1L231 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L898));


--E1L87 is Execute:EXE|Add1~8789
E1L87 = E1L231 $ (C1L6 # E1L183);


--G1_register_array[21][21] is Idecode:ID|register_array[21][21]
G1_register_array[21][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2071,  ,  ,  ,  );


--G1_register_array[19][21] is Idecode:ID|register_array[19][21]
G1_register_array[19][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2003,  ,  ,  ,  );


--G1_register_array[17][21] is Idecode:ID|register_array[17][21]
G1_register_array[17][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1918,  ,  ,  ,  );


--G1L227 is Idecode:ID|Mux10~293
G1L227 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[19][21] # !T1_q_a[22] & (G1_register_array[17][21]));


--G1_register_array[23][21] is Idecode:ID|register_array[23][21]
G1_register_array[23][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2123,  ,  ,  ,  );


--G1L228 is Idecode:ID|Mux10~294
G1L228 = T1_q_a[23] & (G1L227 & (G1_register_array[23][21]) # !G1L227 & G1_register_array[21][21]) # !T1_q_a[23] & (G1L227);


--G1_register_array[11][21] is Idecode:ID|register_array[11][21]
G1_register_array[11][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1731,  ,  ,  ,  );


--G1_register_array[13][21] is Idecode:ID|register_array[13][21]
G1_register_array[13][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1799,  ,  ,  ,  );


--G1_register_array[9][21] is Idecode:ID|register_array[9][21]
G1_register_array[9][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1665,  ,  ,  ,  );


--G1L229 is Idecode:ID|Mux10~295
G1L229 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[13][21] # !T1_q_a[23] & (G1_register_array[9][21]));


--G1_register_array[15][21] is Idecode:ID|register_array[15][21]
G1_register_array[15][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1867,  ,  ,  ,  );


--G1L230 is Idecode:ID|Mux10~296
G1L230 = T1_q_a[22] & (G1L229 & (G1_register_array[15][21]) # !G1L229 & G1_register_array[11][21]) # !T1_q_a[22] & (G1L229);


--G1_register_array[3][21] is Idecode:ID|register_array[3][21]
G1_register_array[3][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1438,  ,  ,  ,  );


--G1_register_array[5][21] is Idecode:ID|register_array[5][21]
G1_register_array[5][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1505,  ,  ,  ,  );


--G1_register_array[1][21] is Idecode:ID|register_array[1][21]
G1_register_array[1][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1376,  ,  ,  ,  );


--G1L231 is Idecode:ID|Mux10~297
G1L231 = T1_q_a[22] & (T1_q_a[23]) # !T1_q_a[22] & (T1_q_a[23] & G1_register_array[5][21] # !T1_q_a[23] & (G1_register_array[1][21]));


--G1_register_array[7][21] is Idecode:ID|register_array[7][21]
G1_register_array[7][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1574,  ,  ,  ,  );


--G1L232 is Idecode:ID|Mux10~298
G1L232 = T1_q_a[22] & (G1L231 & (G1_register_array[7][21]) # !G1L231 & G1_register_array[3][21]) # !T1_q_a[22] & (G1L231);


--G1L233 is Idecode:ID|Mux10~299
G1L233 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1L230 # !T1_q_a[24] & (G1L232));


--G1_register_array[29][21] is Idecode:ID|register_array[29][21]
G1_register_array[29][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2324,  ,  ,  ,  );


--G1_register_array[27][21] is Idecode:ID|register_array[27][21]
G1_register_array[27][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2275,  ,  ,  ,  );


--G1_register_array[25][21] is Idecode:ID|register_array[25][21]
G1_register_array[25][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2199,  ,  ,  ,  );


--G1L234 is Idecode:ID|Mux10~300
G1L234 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1_register_array[27][21] # !T1_q_a[22] & (G1_register_array[25][21]));


--G1_register_array[31][21] is Idecode:ID|register_array[31][21]
G1_register_array[31][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2403,  ,  ,  ,  );


--G1L235 is Idecode:ID|Mux10~301
G1L235 = T1_q_a[23] & (G1L234 & (G1_register_array[31][21]) # !G1L234 & G1_register_array[29][21]) # !T1_q_a[23] & (G1L234);


--G1L236 is Idecode:ID|Mux10~302
G1L236 = T1_q_a[25] & (G1L233 & (G1L235) # !G1L233 & G1L228) # !T1_q_a[25] & (G1L233);


--G1_register_array[12][21] is Idecode:ID|register_array[12][21]
G1_register_array[12][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1765,  ,  ,  ,  );


--G1_register_array[20][21] is Idecode:ID|register_array[20][21]
G1_register_array[20][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2037,  ,  ,  ,  );


--G1_register_array[4][21] is Idecode:ID|register_array[4][21]
G1_register_array[4][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1469,  ,  ,  ,  );


--G1L237 is Idecode:ID|Mux10~303
G1L237 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[20][21] # !T1_q_a[25] & (G1_register_array[4][21]));


--G1_register_array[28][21] is Idecode:ID|register_array[28][21]
G1_register_array[28][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2302,  ,  ,  ,  );


--G1L238 is Idecode:ID|Mux10~304
G1L238 = T1_q_a[24] & (G1L237 & (G1_register_array[28][21]) # !G1L237 & G1_register_array[12][21]) # !T1_q_a[24] & (G1L237);


--G1_register_array[18][21] is Idecode:ID|register_array[18][21]
G1_register_array[18][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1969,  ,  ,  ,  );


--G1_register_array[10][21] is Idecode:ID|register_array[10][21]
G1_register_array[10][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1690,  ,  ,  ,  );


--G1_register_array[2][21] is Idecode:ID|register_array[2][21]
G1_register_array[2][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1409,  ,  ,  ,  );


--G1L239 is Idecode:ID|Mux10~305
G1L239 = T1_q_a[25] & (T1_q_a[24]) # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[10][21] # !T1_q_a[24] & (G1_register_array[2][21]));


--G1_register_array[26][21] is Idecode:ID|register_array[26][21]
G1_register_array[26][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2223,  ,  ,  ,  );


--G1L240 is Idecode:ID|Mux10~306
G1L240 = T1_q_a[25] & (G1L239 & (G1_register_array[26][21]) # !G1L239 & G1_register_array[18][21]) # !T1_q_a[25] & (G1L239);


--G1_register_array[24][21] is Idecode:ID|register_array[24][21]
G1_register_array[24][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2167,  ,  ,  ,  );


--G1_register_array[16][21] is Idecode:ID|register_array[16][21]
G1_register_array[16][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1904,  ,  ,  ,  );


--G1L241 is Idecode:ID|Mux10~307
G1L241 = T1_q_a[24] & G1_register_array[24][21] # !T1_q_a[24] & (G1_register_array[16][21]);


--G1_register_array[8][21] is Idecode:ID|register_array[8][21]
G1_register_array[8][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1605,  ,  ,  ,  );


--G1L242 is Idecode:ID|Mux10~308
G1L242 = T1_q_a[25] & G1L241 # !T1_q_a[25] & (T1_q_a[24] & G1_register_array[8][21]);


--G1L243 is Idecode:ID|Mux10~309
G1L243 = T1_q_a[23] & (T1_q_a[22]) # !T1_q_a[23] & (T1_q_a[22] & G1L240 # !T1_q_a[22] & (G1L242));


--G1_register_array[14][21] is Idecode:ID|register_array[14][21]
G1_register_array[14][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1833,  ,  ,  ,  );


--G1_register_array[22][21] is Idecode:ID|register_array[22][21]
G1_register_array[22][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2101,  ,  ,  ,  );


--G1_register_array[6][21] is Idecode:ID|register_array[6][21]
G1_register_array[6][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L1566,  ,  ,  ,  );


--G1L244 is Idecode:ID|Mux10~310
G1L244 = T1_q_a[24] & (T1_q_a[25]) # !T1_q_a[24] & (T1_q_a[25] & G1_register_array[22][21] # !T1_q_a[25] & (G1_register_array[6][21]));


--G1_register_array[30][21] is Idecode:ID|register_array[30][21]
G1_register_array[30][21] = DFFEAS(G1L2461, MIPS_clock,  ,  , G1L2358,  ,  ,  ,  );


--G1L245 is Idecode:ID|Mux10~311
G1L245 = T1_q_a[24] & (G1L244 & (G1_register_array[30][21]) # !G1L244 & G1_register_array[14][21]) # !T1_q_a[24] & (G1L244);


--G1L246 is Idecode:ID|Mux10~312
G1L246 = T1_q_a[23] & (G1L243 & (G1L245) # !G1L243 & G1L238) # !T1_q_a[23] & (G1L243);


--G1L247 is Idecode:ID|Mux10~313
G1L247 = T1_q_a[21] & G1L236 # !T1_q_a[21] & (G1L246);


--G1L899 is Idecode:ID|Mux42~288
G1L899 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[19][21] # !T1_q_a[17] & (G1_register_array[17][21]));


--G1L900 is Idecode:ID|Mux42~289
G1L900 = T1_q_a[18] & (G1L899 & (G1_register_array[23][21]) # !G1L899 & G1_register_array[21][21]) # !T1_q_a[18] & (G1L899);


--G1L901 is Idecode:ID|Mux42~290
G1L901 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[13][21] # !T1_q_a[18] & (G1_register_array[9][21]));


--G1L902 is Idecode:ID|Mux42~291
G1L902 = T1_q_a[17] & (G1L901 & (G1_register_array[15][21]) # !G1L901 & G1_register_array[11][21]) # !T1_q_a[17] & (G1L901);


--G1L903 is Idecode:ID|Mux42~292
G1L903 = T1_q_a[17] & (T1_q_a[18]) # !T1_q_a[17] & (T1_q_a[18] & G1_register_array[5][21] # !T1_q_a[18] & (G1_register_array[1][21]));


--G1L904 is Idecode:ID|Mux42~293
G1L904 = T1_q_a[17] & (G1L903 & (G1_register_array[7][21]) # !G1L903 & G1_register_array[3][21]) # !T1_q_a[17] & (G1L903);


--G1L905 is Idecode:ID|Mux42~294
G1L905 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1L902 # !T1_q_a[19] & (G1L904));


--G1L906 is Idecode:ID|Mux42~295
G1L906 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1_register_array[27][21] # !T1_q_a[17] & (G1_register_array[25][21]));


--G1L907 is Idecode:ID|Mux42~296
G1L907 = T1_q_a[18] & (G1L906 & (G1_register_array[31][21]) # !G1L906 & G1_register_array[29][21]) # !T1_q_a[18] & (G1L906);


--G1L908 is Idecode:ID|Mux42~297
G1L908 = T1_q_a[20] & (G1L905 & (G1L907) # !G1L905 & G1L900) # !T1_q_a[20] & (G1L905);


--G1L909 is Idecode:ID|Mux42~298
G1L909 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[20][21] # !T1_q_a[20] & (G1_register_array[4][21]));


--G1L910 is Idecode:ID|Mux42~299
G1L910 = T1_q_a[19] & (G1L909 & (G1_register_array[28][21]) # !G1L909 & G1_register_array[12][21]) # !T1_q_a[19] & (G1L909);


--G1L911 is Idecode:ID|Mux42~300
G1L911 = T1_q_a[20] & (T1_q_a[19]) # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[10][21] # !T1_q_a[19] & (G1_register_array[2][21]));


--G1L912 is Idecode:ID|Mux42~301
G1L912 = T1_q_a[20] & (G1L911 & (G1_register_array[26][21]) # !G1L911 & G1_register_array[18][21]) # !T1_q_a[20] & (G1L911);


--G1L913 is Idecode:ID|Mux42~302
G1L913 = T1_q_a[19] & G1_register_array[24][21] # !T1_q_a[19] & (G1_register_array[16][21]);


--G1L914 is Idecode:ID|Mux42~303
G1L914 = T1_q_a[20] & G1L913 # !T1_q_a[20] & (T1_q_a[19] & G1_register_array[8][21]);


--G1L915 is Idecode:ID|Mux42~304
G1L915 = T1_q_a[18] & (T1_q_a[17]) # !T1_q_a[18] & (T1_q_a[17] & G1L912 # !T1_q_a[17] & (G1L914));


--G1L916 is Idecode:ID|Mux42~305
G1L916 = T1_q_a[19] & (T1_q_a[20]) # !T1_q_a[19] & (T1_q_a[20] & G1_register_array[22][21] # !T1_q_a[20] & (G1_register_array[6][21]));


--G1L917 is Idecode:ID|Mux42~306
G1L917 = T1_q_a[19] & (G1L916 & (G1_register_array[30][21]) # !G1L916 & G1_register_array[14][21]) # !T1_q_a[19] & (G1L916);


--G1L918 is Idecode:ID|Mux42~307
G1L918 = T1_q_a[18] & (G1L915 & (G1L917) # !G1L915 & G1L910) # !T1_q_a[18] & (G1L915);


--G1L919 is Idecode:ID|Mux42~308
G1L919 = T1_q_a[16] & G1L908 # !T1_q_a[16] & (G1L918);


--E1L230 is Execute:EXE|Binput[21]~2093
E1L230 = C1L4 & T1_q_a[15] # !C1L4 & (C1L5 & T1_q_a[15] # !C1L5 & (G1L919));


--E1L88 is Execute:EXE|Add1~8790
E1L88 = E1L230 $ (C1L6 # E1L183);


--E1L89 is Execute:EXE|Add1~8791
E1L89 = (G1L247 $ E1L88 $ !E1L77) # GND;

--E1L90 is Execute:EXE|Add1~8792
E1L90 = CARRY(G1L247 & (E1L88 # !E1L77) # !G1L247 & E1L88 & !E1L77);


--E1L91 is Execute:EXE|Add1~8793
E1L91 = G1L226 & (E1L87 & E1L90 & VCC # !E1L87 & !E1L90) # !G1L226 & (E1L87 & !E1L90 # !E1L87 & (E1L90 # GND));

--E1L92 is Execute:EXE|Add1~8794
E1L92 = CARRY(G1L226 & !E1L87 & !E1L90 # !G1L226 & (!E1L90 # !E1L87));


--E1L93 is Execute:EXE|Add1~8795
E1L93 = (G1L205 $ E1L86 $ !E1L92) # GND;

--E1L94 is Execute:EXE|Add1~8796
E1L94 = CARRY(G1L205 & (E1L86 # !E1L92) # !G1L205 & E1L86 & !E1L92);


--E1L95 is Execute:EXE|Add1~8797
E1L95 = G1L184 & (E1L85 & E1L94 & VCC # !E1L85 & !E1L94) # !G1L184 & (E1L85 & !E1L94 # !E1L85 & (E1L94 # GND));

--E1L96 is Execute:EXE|Add1~8798
E1L96 = CARRY(G1L184 & !E1L85 & !E1L94 # !G1L184 & (!E1L94 # !E1L85));


--E1L97 is Execute:EXE|Add1~8799
E1L97 = (G1L163 $ E1L84 $ !E1L96) # GND;

--E1L98 is Execute:EXE|Add1~8800
E1L98 = CARRY(G1L163 & (E1L84 # !E1L96) # !G1L163 & E1L84 & !E1L96);


--E1L99 is Execute:EXE|Add1~8801
E1L99 = G1L142 & (E1L83 & E1L98 & VCC # !E1L83 & !E1L98) # !G1L142 & (E1L83 & !E1L98 # !E1L83 & (E1L98 # GND));

--E1L100 is Execute:EXE|Add1~8802
E1L100 = CARRY(G1L142 & !E1L83 & !E1L98 # !G1L142 & (!E1L98 # !E1L83));


--E1L101 is Execute:EXE|Add1~8803
E1L101 = (G1L121 $ E1L82 $ !E1L100) # GND;

--E1L102 is Execute:EXE|Add1~8804
E1L102 = CARRY(G1L121 & (E1L82 # !E1L100) # !G1L121 & E1L82 & !E1L100);


--E1L103 is Execute:EXE|Add1~8805
E1L103 = G1L100 & (E1L81 & E1L102 & VCC # !E1L81 & !E1L102) # !G1L100 & (E1L81 & !E1L102 # !E1L81 & (E1L102 # GND));

--E1L104 is Execute:EXE|Add1~8806
E1L104 = CARRY(G1L100 & !E1L81 & !E1L102 # !G1L100 & (!E1L102 # !E1L81));


--E1L105 is Execute:EXE|Add1~8807
E1L105 = (G1L79 $ E1L80 $ !E1L104) # GND;

--E1L106 is Execute:EXE|Add1~8808
E1L106 = CARRY(G1L79 & (E1L80 # !E1L104) # !G1L79 & E1L80 & !E1L104);


--E1L107 is Execute:EXE|Add1~8809
E1L107 = G1L58 & (E1L79 & E1L106 & VCC # !E1L79 & !E1L106) # !G1L58 & (E1L79 & !E1L106 # !E1L79 & (E1L106 # GND));

--E1L108 is Execute:EXE|Add1~8810
E1L108 = CARRY(G1L58 & !E1L79 & !E1L106 # !G1L58 & (!E1L106 # !E1L79));


--E1L109 is Execute:EXE|Add1~8811
E1L109 = G1L37 $ E1L78 $ !E1L108;


--E1L111 is Execute:EXE|Add1~8813
E1L111 = G1L37 & (E1L240 # !E1_ALU_ctl[0]) # !G1L37 & E1L240 & !E1_ALU_ctl[0];


--E1L112 is Execute:EXE|Add1~8814
E1L112 = E1_ALU_ctl[1] & E1L109 # !E1_ALU_ctl[1] & (E1L111);


--E1L113 is Execute:EXE|Add1~8815
E1L113 = G1L688 & (E1L209 # !E1_ALU_ctl[0]) # !G1L688 & E1L209 & !E1_ALU_ctl[0];


--E1L114 is Execute:EXE|Add1~8816
E1L114 = E1_ALU_ctl[1] & E1L28 # !E1_ALU_ctl[1] & (E1L113);


--E1L115 is Execute:EXE|Add1~8817
E1L115 = G1L184 & (E1L233 # !E1_ALU_ctl[0]) # !G1L184 & E1L233 & !E1_ALU_ctl[0];


--E1L116 is Execute:EXE|Add1~8818
E1L116 = E1_ALU_ctl[1] & E1L95 # !E1_ALU_ctl[1] & (E1L115);


--E1L117 is Execute:EXE|Add1~8819
E1L117 = G1L604 & (E1L213 # !E1_ALU_ctl[0]) # !G1L604 & E1L213 & !E1_ALU_ctl[0];


--E1L118 is Execute:EXE|Add1~8820
E1L118 = E1_ALU_ctl[1] & E1L36 # !E1_ALU_ctl[1] & (E1L117);


--E1L244 is Execute:EXE|Equal0~895
E1L244 = !E1L112 & !E1L114 & !E1L116 & !E1L118;


--E1L119 is Execute:EXE|Add1~8821
E1L119 = G1L100 & (E1L237 # !E1_ALU_ctl[0]) # !G1L100 & E1L237 & !E1_ALU_ctl[0];


--E1L120 is Execute:EXE|Add1~8822
E1L120 = E1_ALU_ctl[1] & E1L103 # !E1_ALU_ctl[1] & (E1L119);


--E1L121 is Execute:EXE|Add1~8823
E1L121 = G1L121 & (E1L236 # !E1_ALU_ctl[0]) # !G1L121 & E1L236 & !E1_ALU_ctl[0];


--E1L122 is Execute:EXE|Add1~8824
E1L122 = E1_ALU_ctl[1] & E1L101 # !E1_ALU_ctl[1] & (E1L121);


--E1L123 is Execute:EXE|Add1~8825
E1L123 = G1L205 & (E1L232 # !E1_ALU_ctl[0]) # !G1L205 & E1L232 & !E1_ALU_ctl[0];


--E1L124 is Execute:EXE|Add1~8826
E1L124 = E1_ALU_ctl[1] & E1L93 # !E1_ALU_ctl[1] & (E1L123);


--E1L125 is Execute:EXE|Add1~8827
E1L125 = G1L289 & (E1L228 # !E1_ALU_ctl[0]) # !G1L289 & E1L228 & !E1_ALU_ctl[0];


--E1L126 is Execute:EXE|Add1~8828
E1L126 = E1_ALU_ctl[1] & E1L74 # !E1_ALU_ctl[1] & (E1L125);


--E1L245 is Execute:EXE|Equal0~896
E1L245 = !E1L120 & !E1L122 & !E1L124 & !E1L126;


--E1L127 is Execute:EXE|Add1~8829
E1L127 = G1L394 & (E1L223 # !E1_ALU_ctl[0]) # !G1L394 & E1L223 & !E1_ALU_ctl[0];


--E1L128 is Execute:EXE|Add1~8830
E1L128 = E1_ALU_ctl[1] & E1L60 # !E1_ALU_ctl[1] & (E1L127);


--E1L129 is Execute:EXE|Add1~8831
E1L129 = G1L457 & (E1L220 # !E1_ALU_ctl[0]) # !G1L457 & E1L220 & !E1_ALU_ctl[0];


--E1L130 is Execute:EXE|Add1~8832
E1L130 = E1_ALU_ctl[1] & E1L50 # !E1_ALU_ctl[1] & (E1L129);


--E1L131 is Execute:EXE|Add1~8833
E1L131 = G1L667 & (E1L210 # !E1_ALU_ctl[0]) # !G1L667 & E1L210 & !E1_ALU_ctl[0];


--E1L132 is Execute:EXE|Add1~8834
E1L132 = E1_ALU_ctl[1] & E1L30 # !E1_ALU_ctl[1] & (E1L131);


--E1L133 is Execute:EXE|Add1~8835
E1L133 = G1L58 & (E1L239 # !E1_ALU_ctl[0]) # !G1L58 & E1L239 & !E1_ALU_ctl[0];


--E1L134 is Execute:EXE|Add1~8836
E1L134 = E1_ALU_ctl[1] & E1L107 # !E1_ALU_ctl[1] & (E1L133);


--E1L246 is Execute:EXE|Equal0~897
E1L246 = !E1L128 & !E1L130 & !E1L132 & !E1L134;


--E1L247 is Execute:EXE|Equal0~898
E1L247 = E1L243 & E1L244 & E1L245 & E1L246;


--E1L135 is Execute:EXE|Add1~8837
E1L135 = G1L142 & (E1L235 # !E1_ALU_ctl[0]) # !G1L142 & E1L235 & !E1_ALU_ctl[0];


--E1L136 is Execute:EXE|Add1~8838
E1L136 = E1_ALU_ctl[1] & E1L99 # !E1_ALU_ctl[1] & (E1L135);


--E1L137 is Execute:EXE|Add1~8839
E1L137 = G1L226 & (E1L231 # !E1_ALU_ctl[0]) # !G1L226 & E1L231 & !E1_ALU_ctl[0];


--E1L138 is Execute:EXE|Add1~8840
E1L138 = G1L310 & (E1L227 # !E1_ALU_ctl[0]) # !G1L310 & E1L227 & !E1_ALU_ctl[0];


--E1L139 is Execute:EXE|Add1~8841
E1L139 = G1L415 & (E1L222 # !E1_ALU_ctl[0]) # !G1L415 & E1L222 & !E1_ALU_ctl[0];


--E1L248 is Execute:EXE|Equal0~899
E1L248 = E1L137 # E1L138 # E1L139;


--E1L249 is Execute:EXE|Equal0~900
E1L249 = E1L91 # E1L72 # E1L58;


--E1L250 is Execute:EXE|Equal0~901
E1L250 = !E1L136 & (E1_ALU_ctl[1] & (!E1L249) # !E1_ALU_ctl[1] & !E1L248);


--E1L140 is Execute:EXE|Add1~8842
E1L140 = G1L478 & (E1L219 # !E1_ALU_ctl[0]) # !G1L478 & E1L219 & !E1_ALU_ctl[0];


--E1L141 is Execute:EXE|Add1~8843
E1L141 = E1_ALU_ctl[1] & E1L48 # !E1_ALU_ctl[1] & (E1L140);


--E1L142 is Execute:EXE|Add1~8844
E1L142 = G1L541 & (E1L216 # !E1_ALU_ctl[0]) # !G1L541 & E1L216 & !E1_ALU_ctl[0];


--E1L143 is Execute:EXE|Add1~8845
E1L143 = E1_ALU_ctl[1] & E1L42 # !E1_ALU_ctl[1] & (E1L142);


--E1L144 is Execute:EXE|Add1~8846
E1L144 = G1L646 & (E1L211 # !E1_ALU_ctl[0]) # !G1L646 & E1L211 & !E1_ALU_ctl[0];


--E1L145 is Execute:EXE|Add1~8847
E1L145 = E1_ALU_ctl[1] & E1L32 # !E1_ALU_ctl[1] & (E1L144);


--E1L146 is Execute:EXE|Add1~8848
E1L146 = G1L625 & (E1L212 # !E1_ALU_ctl[0]) # !G1L625 & E1L212 & !E1_ALU_ctl[0];


--E1L147 is Execute:EXE|Add1~8849
E1L147 = E1_ALU_ctl[1] & E1L34 # !E1_ALU_ctl[1] & (E1L146);


--E1L251 is Execute:EXE|Equal0~902
E1L251 = !E1L141 & !E1L143 & !E1L145 & !E1L147;


--E1L148 is Execute:EXE|Add1~8850
E1L148 = G1L79 & (E1L238 # !E1_ALU_ctl[0]) # !G1L79 & E1L238 & !E1_ALU_ctl[0];


--E1L149 is Execute:EXE|Add1~8851
E1L149 = E1_ALU_ctl[1] & E1L105 # !E1_ALU_ctl[1] & (E1L148);


--E1L150 is Execute:EXE|Add1~8852
E1L150 = G1L163 & (E1L234 # !E1_ALU_ctl[0]) # !G1L163 & E1L234 & !E1_ALU_ctl[0];


--E1L151 is Execute:EXE|Add1~8853
E1L151 = E1_ALU_ctl[1] & E1L97 # !E1_ALU_ctl[1] & (E1L150);


--E1L152 is Execute:EXE|Add1~8854
E1L152 = G1L247 & (E1L230 # !E1_ALU_ctl[0]) # !G1L247 & E1L230 & !E1_ALU_ctl[0];


--E1L153 is Execute:EXE|Add1~8855
E1L153 = E1_ALU_ctl[1] & E1L89 # !E1_ALU_ctl[1] & (E1L152);


--E1L154 is Execute:EXE|Add1~8856
E1L154 = G1L331 & (E1L226 # !E1_ALU_ctl[0]) # !G1L331 & E1L226 & !E1_ALU_ctl[0];


--E1L155 is Execute:EXE|Add1~8857
E1L155 = E1_ALU_ctl[1] & E1L70 # !E1_ALU_ctl[1] & (E1L154);


--E1L252 is Execute:EXE|Equal0~903
E1L252 = !E1L149 & !E1L151 & !E1L153 & !E1L155;


--E1L156 is Execute:EXE|Add1~8858
E1L156 = G1L373 & (E1L224 # !E1_ALU_ctl[0]) # !G1L373 & E1L224 & !E1_ALU_ctl[0];


--E1L157 is Execute:EXE|Add1~8859
E1L157 = E1_ALU_ctl[1] & E1L62 # !E1_ALU_ctl[1] & (E1L156);


--E1L158 is Execute:EXE|Add1~8860
E1L158 = G1L499 & (E1L218 # !E1_ALU_ctl[0]) # !G1L499 & E1L218 & !E1_ALU_ctl[0];


--E1L159 is Execute:EXE|Add1~8861
E1L159 = E1_ALU_ctl[1] & E1L46 # !E1_ALU_ctl[1] & (E1L158);


--E1L160 is Execute:EXE|Add1~8862
E1L160 = G1L583 & (E1L214 # !E1_ALU_ctl[0]) # !G1L583 & E1L214 & !E1_ALU_ctl[0];


--E1L161 is Execute:EXE|Add1~8863
E1L161 = E1_ALU_ctl[1] & E1L38 # !E1_ALU_ctl[1] & (E1L160);


--E1L162 is Execute:EXE|Add1~8864
E1L162 = G1L562 & (E1L215 # !E1_ALU_ctl[0]) # !G1L562 & E1L215 & !E1_ALU_ctl[0];


--E1L163 is Execute:EXE|Add1~8865
E1L163 = E1_ALU_ctl[1] & E1L40 # !E1_ALU_ctl[1] & (E1L162);


--E1L253 is Execute:EXE|Equal0~904
E1L253 = !E1L157 & !E1L159 & !E1L161 & !E1L163;


--E1L254 is Execute:EXE|Equal0~905
E1L254 = E1L250 & E1L251 & E1L252 & E1L253;


--E1L256 is Execute:EXE|Mux3~164
E1L256 = E1_ALU_ctl[1] & (E1_ALU_ctl[0] # C1L6 # E1L183) # !E1_ALU_ctl[1] & (!C1L6 & !E1L183);


--A1L8 is char_address~3129
A1L8 = A1L51 & (E1L247 & E1L254 # !E1L256);


--M1_pixel_row[5] is VGA_SYNC:SYNC|pixel_row[5]
M1_pixel_row[5] = DFFEAS(M1_v_count[5], V1__clk0,  ,  , M1L45,  ,  ,  ,  );


--A1L207 is Mux37~2635
A1L207 = A1L51 & (C1L6 # M1_pixel_row[6]);


--A1L208 is Mux37~2636
A1L208 = M1_pixel_row[5] & (M1_pixel_row[6]) # !M1_pixel_row[5] & A1L207 & (C1L4 # !M1_pixel_row[6]);


--A1L209 is Mux37~2637
A1L209 = M1_pixel_row[5] & (A1L208 & (A1L35) # !A1L208 & A1L8) # !M1_pixel_row[5] & (A1L208);


--A1L210 is Mux37~2638
A1L210 = M1_pixel_row[6] & M1_pixel_column[8] & !M1_pixel_column[7] & !M1_pixel_row[5];


--A1L211 is Mux37~2639
A1L211 = A1L210 & (M1_pixel_column[4] & M1_pixel_column[5] & !M1_pixel_column[6] # !M1_pixel_column[4] & !M1_pixel_column[5] & M1_pixel_column[6]);


--H1_PC[4] is Ifetch:IFE|PC[4]
H1_PC[4] = DFFEAS(E1L3, MIPS_clock,  ,  ,  ,  ,  ,  ,  );


--H1_PC[8] is Ifetch:IFE|PC[8]
H1_PC[8] = DFFEAS(E1L7, MIPS_clock,  ,  ,  ,  ,  ,  ,  );


--A1L212 is Mux37~2640
A1L212 = A1L211 & (M1_pixel_column[6] & H1_PC[4] # !M1_pixel_column[6] & (H1_PC[8]));


--A1L213 is Mux37~2641
A1L213 = M1_pixel_column[6] & M1_pixel_column[5] & (M1_pixel_row[6] # !M1_pixel_column[7]);


--A1L214 is Mux37~2642
A1L214 = char_address[0] & (M1_pixel_column[8] & (M1_pixel_column[7] # A1L213) # !M1_pixel_column[8] & (!A1L213 # !M1_pixel_column[7]));


--A1L63 is Mux5~1194
A1L63 = M1_pixel_column[6] & (M1_pixel_column[4]) # !M1_pixel_column[6] & (M1_pixel_column[4] & T1_q_a[16] # !M1_pixel_column[4] & (T1_q_a[20]));


--A1L64 is Mux5~1195
A1L64 = M1_pixel_column[6] & (A1L63 & (T1_q_a[0]) # !A1L63 & T1_q_a[4]) # !M1_pixel_column[6] & (A1L63);


--A1L215 is Mux37~2643
A1L215 = M1_pixel_column[4] & T1_q_a[8] # !M1_pixel_column[4] & (T1_q_a[12]);


--A1L216 is Mux37~2644
A1L216 = M1_pixel_column[5] & (A1L215 & !M1_pixel_column[6]) # !M1_pixel_column[5] & A1L64;


--A1L52 is Equal2~37
A1L52 = M1_pixel_column[6] & M1_pixel_column[5];


--A1L217 is Mux37~2645
A1L217 = M1_pixel_row[6] & A1L216 # !M1_pixel_row[6] & (!M1_pixel_column[4] & !A1L52);


--A1L218 is Mux37~2646
A1L218 = M1_pixel_column[4] & T1_q_a[24] # !M1_pixel_column[4] & (T1_q_a[28]) # !M1_pixel_row[6];


--A1L219 is Mux37~2647
A1L219 = M1_pixel_column[8] & A1L217 # !M1_pixel_column[8] & (A1L52 & A1L218);


--A1L65 is Mux5~1196
A1L65 = M1_pixel_column[7] $ M1_pixel_column[8];


--A1L220 is Mux37~2648
A1L220 = M1_pixel_row[5] & (A1L214 # A1L219 & A1L65);


--A1L221 is Mux37~2649
A1L221 = M1_pixel_row[8] & A1L209 # !M1_pixel_row[8] & (A1L212 # A1L220);


--A1L112 is Mux23~696
A1L112 = M1_pixel_column[4] & G1L856 # !M1_pixel_column[4] & (G1L772);


--A1L113 is Mux23~697
A1L113 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & G1L1024 # !M1_pixel_column[4] & (G1L940));


--A1L114 is Mux23~698
A1L114 = M1_pixel_column[5] & (A1L113 & (G1L1192) # !A1L113 & G1L1108) # !M1_pixel_column[5] & (A1L113);


--A1L115 is Mux23~699
A1L115 = M1_pixel_column[4] & G1L1360 # !M1_pixel_column[4] & (G1L1276);


--A1L116 is Mux23~700
A1L116 = M1_pixel_column[6] & (A1L115 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L114;


--A1L59 is Mux1~696
A1L59 = M1_pixel_column[8] & !M1_pixel_column[7];


--A1L136 is Mux27~293
A1L136 = M1_pixel_column[7] & M1_pixel_column[6] & M1_pixel_column[5] & !M1_pixel_column[8];


--A1L117 is Mux23~701
A1L117 = A1L112 & (A1L136 # A1L116 & A1L59) # !A1L112 & A1L116 & A1L59;


--A1L242 is VIDEO_DISPLAY_DATA~169
A1L242 = M1_pixel_column[6] & !M1_pixel_column[5];


--E1L255 is Execute:EXE|Equal1~46
E1L255 = E1_ALU_ctl[1] & !E1_ALU_ctl[0] & (C1L6 # E1L183);


--E1L184 is Execute:EXE|ALU_Result[0]~363
E1L184 = E1L256 & (E1L255 & E1L112 # !E1L255 & (E1L114));


--A1L137 is Mux27~294
A1L137 = M1_pixel_column[4] & A1L242 & A1L59 & E1L184;


--E1L185 is Execute:EXE|ALU_Result[1]~364
E1L185 = E1_ALU_ctl[1] & E1_ALU_ctl[0] # !E1_ALU_ctl[1] & (!C1L6 & !E1L183);


--E1L189 is Execute:EXE|ALU_Result[4]~365
E1L189 = E1L185 & (E1_ALU_ctl[1] & E1L36 # !E1_ALU_ctl[1] & (E1L117));


--A1L138 is Mux27~295
A1L138 = A1L242 & A1L59 & E1L189 & !M1_pixel_column[4];


--A1L139 is Mux27~296
A1L139 = M1_pixel_column[4] & E1L116 # !M1_pixel_column[4] & (E1L120);


--A1L140 is Mux27~297
A1L140 = A1L138 # A1L136 & E1L185 & A1L139;


--E1L197 is Execute:EXE|ALU_Result[12]~366
E1L197 = E1L185 & (E1_ALU_ctl[1] & E1L52 # !E1_ALU_ctl[1] & (E1L10));


--E1L201 is Execute:EXE|ALU_Result[16]~367
E1L201 = E1L185 & (E1_ALU_ctl[1] & E1L64 # !E1_ALU_ctl[1] & (E1L9));


--E1L205 is Execute:EXE|ALU_Result[20]~368
E1L205 = E1L185 & (E1_ALU_ctl[1] & E1L76 # !E1_ALU_ctl[1] & (E1L11));


--A1L141 is Mux27~298
A1L141 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & E1L201 # !M1_pixel_column[4] & (E1L205));


--E1L193 is Execute:EXE|ALU_Result[8]~369
E1L193 = E1L185 & (E1_ALU_ctl[1] & E1L44 # !E1_ALU_ctl[1] & (E1L12));


--A1L142 is Mux27~299
A1L142 = M1_pixel_column[5] & (A1L141 & (E1L193) # !A1L141 & E1L197) # !M1_pixel_column[5] & (A1L141);


--A1L143 is Mux27~300
A1L143 = M1_pixel_column[8] & !M1_pixel_column[7] & !M1_pixel_column[6];


--A1L144 is Mux27~301
A1L144 = A1L137 # A1L140 # A1L142 & A1L143;


--A1L88 is Mux19~696
A1L88 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & G1L352 # !M1_pixel_column[4] & (G1L268));


--A1L89 is Mux19~697
A1L89 = M1_pixel_column[5] & (A1L88 & (G1L520) # !A1L88 & G1L436) # !M1_pixel_column[5] & (A1L88);


--A1L90 is Mux19~698
A1L90 = M1_pixel_column[4] & G1L688 # !M1_pixel_column[4] & (G1L604);


--A1L91 is Mux19~699
A1L91 = M1_pixel_column[6] & (A1L90 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L89;


--A1L92 is Mux19~700
A1L92 = M1_pixel_column[4] & G1L184 # !M1_pixel_column[4] & (G1L100);


--A1L93 is Mux19~701
A1L93 = A1L136 & (A1L92 # A1L59 & A1L91) # !A1L136 & A1L59 & A1L91;


--A1L222 is Mux37~2650
A1L222 = M1_pixel_row[5] & (M1_pixel_row[6]) # !M1_pixel_row[5] & (M1_pixel_row[6] & A1L144 # !M1_pixel_row[6] & (A1L93));


--U1_q_a[12] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[12]_PORT_A_data_in = G1L1108;
U1_q_a[12]_PORT_A_data_in_reg = DFFE(U1_q_a[12]_PORT_A_data_in, U1_q_a[12]_clock_0, , , );
U1_q_a[12]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[12]_PORT_A_address_reg = DFFE(U1_q_a[12]_PORT_A_address, U1_q_a[12]_clock_0, , , );
U1_q_a[12]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[12]_PORT_B_address_reg = DFFE(U1_q_a[12]_PORT_B_address, U1_q_a[12]_clock_0, , , );
U1_q_a[12]_PORT_A_write_enable = C1L5;
U1_q_a[12]_PORT_A_write_enable_reg = DFFE(U1_q_a[12]_PORT_A_write_enable, U1_q_a[12]_clock_0, , , );
U1_q_a[12]_clock_0 = !MIPS_clock;
U1_q_a[12]_PORT_A_data_out = MEMORY(U1_q_a[12]_PORT_A_data_in_reg, , U1_q_a[12]_PORT_A_address_reg, U1_q_a[12]_PORT_B_address_reg, U1_q_a[12]_PORT_A_write_enable_reg, , , , U1_q_a[12]_clock_0, , , , , );
U1_q_a[12] = U1_q_a[12]_PORT_A_data_out[0];


--U1_q_a[16] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[16]_PORT_A_data_in = G1L1024;
U1_q_a[16]_PORT_A_data_in_reg = DFFE(U1_q_a[16]_PORT_A_data_in, U1_q_a[16]_clock_0, , , );
U1_q_a[16]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[16]_PORT_A_address_reg = DFFE(U1_q_a[16]_PORT_A_address, U1_q_a[16]_clock_0, , , );
U1_q_a[16]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[16]_PORT_B_address_reg = DFFE(U1_q_a[16]_PORT_B_address, U1_q_a[16]_clock_0, , , );
U1_q_a[16]_PORT_A_write_enable = C1L5;
U1_q_a[16]_PORT_A_write_enable_reg = DFFE(U1_q_a[16]_PORT_A_write_enable, U1_q_a[16]_clock_0, , , );
U1_q_a[16]_clock_0 = !MIPS_clock;
U1_q_a[16]_PORT_A_data_out = MEMORY(U1_q_a[16]_PORT_A_data_in_reg, , U1_q_a[16]_PORT_A_address_reg, U1_q_a[16]_PORT_B_address_reg, U1_q_a[16]_PORT_A_write_enable_reg, , , , U1_q_a[16]_clock_0, , , , , );
U1_q_a[16] = U1_q_a[16]_PORT_A_data_out[0];


--U1_q_a[20] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[20]_PORT_A_data_in = G1L940;
U1_q_a[20]_PORT_A_data_in_reg = DFFE(U1_q_a[20]_PORT_A_data_in, U1_q_a[20]_clock_0, , , );
U1_q_a[20]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[20]_PORT_A_address_reg = DFFE(U1_q_a[20]_PORT_A_address, U1_q_a[20]_clock_0, , , );
U1_q_a[20]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[20]_PORT_B_address_reg = DFFE(U1_q_a[20]_PORT_B_address, U1_q_a[20]_clock_0, , , );
U1_q_a[20]_PORT_A_write_enable = C1L5;
U1_q_a[20]_PORT_A_write_enable_reg = DFFE(U1_q_a[20]_PORT_A_write_enable, U1_q_a[20]_clock_0, , , );
U1_q_a[20]_clock_0 = !MIPS_clock;
U1_q_a[20]_PORT_A_data_out = MEMORY(U1_q_a[20]_PORT_A_data_in_reg, , U1_q_a[20]_PORT_A_address_reg, U1_q_a[20]_PORT_B_address_reg, U1_q_a[20]_PORT_A_write_enable_reg, , , , U1_q_a[20]_clock_0, , , , , );
U1_q_a[20] = U1_q_a[20]_PORT_A_data_out[0];


--A1L163 is Mux31~430
A1L163 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & U1_q_a[16] # !M1_pixel_column[4] & (U1_q_a[20]));


--U1_q_a[8] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[8]_PORT_A_data_in = G1L1192;
U1_q_a[8]_PORT_A_data_in_reg = DFFE(U1_q_a[8]_PORT_A_data_in, U1_q_a[8]_clock_0, , , );
U1_q_a[8]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[8]_PORT_A_address_reg = DFFE(U1_q_a[8]_PORT_A_address, U1_q_a[8]_clock_0, , , );
U1_q_a[8]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[8]_PORT_B_address_reg = DFFE(U1_q_a[8]_PORT_B_address, U1_q_a[8]_clock_0, , , );
U1_q_a[8]_PORT_A_write_enable = C1L5;
U1_q_a[8]_PORT_A_write_enable_reg = DFFE(U1_q_a[8]_PORT_A_write_enable, U1_q_a[8]_clock_0, , , );
U1_q_a[8]_clock_0 = !MIPS_clock;
U1_q_a[8]_PORT_A_data_out = MEMORY(U1_q_a[8]_PORT_A_data_in_reg, , U1_q_a[8]_PORT_A_address_reg, U1_q_a[8]_PORT_B_address_reg, U1_q_a[8]_PORT_A_write_enable_reg, , , , U1_q_a[8]_clock_0, , , , , );
U1_q_a[8] = U1_q_a[8]_PORT_A_data_out[0];


--A1L164 is Mux31~431
A1L164 = M1_pixel_column[5] & (A1L163 & (U1_q_a[8]) # !A1L163 & U1_q_a[12]) # !M1_pixel_column[5] & (A1L163);


--U1_q_a[0] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[0]_PORT_A_data_in = G1L1360;
U1_q_a[0]_PORT_A_data_in_reg = DFFE(U1_q_a[0]_PORT_A_data_in, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[0]_PORT_A_address_reg = DFFE(U1_q_a[0]_PORT_A_address, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[0]_PORT_B_address_reg = DFFE(U1_q_a[0]_PORT_B_address, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_PORT_A_write_enable = C1L5;
U1_q_a[0]_PORT_A_write_enable_reg = DFFE(U1_q_a[0]_PORT_A_write_enable, U1_q_a[0]_clock_0, , , );
U1_q_a[0]_clock_0 = !MIPS_clock;
U1_q_a[0]_PORT_A_data_out = MEMORY(U1_q_a[0]_PORT_A_data_in_reg, , U1_q_a[0]_PORT_A_address_reg, U1_q_a[0]_PORT_B_address_reg, U1_q_a[0]_PORT_A_write_enable_reg, , , , U1_q_a[0]_clock_0, , , , , );
U1_q_a[0] = U1_q_a[0]_PORT_A_data_out[0];


--U1_q_a[4] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[4]_PORT_A_data_in = G1L1276;
U1_q_a[4]_PORT_A_data_in_reg = DFFE(U1_q_a[4]_PORT_A_data_in, U1_q_a[4]_clock_0, , , );
U1_q_a[4]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[4]_PORT_A_address_reg = DFFE(U1_q_a[4]_PORT_A_address, U1_q_a[4]_clock_0, , , );
U1_q_a[4]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[4]_PORT_B_address_reg = DFFE(U1_q_a[4]_PORT_B_address, U1_q_a[4]_clock_0, , , );
U1_q_a[4]_PORT_A_write_enable = C1L5;
U1_q_a[4]_PORT_A_write_enable_reg = DFFE(U1_q_a[4]_PORT_A_write_enable, U1_q_a[4]_clock_0, , , );
U1_q_a[4]_clock_0 = !MIPS_clock;
U1_q_a[4]_PORT_A_data_out = MEMORY(U1_q_a[4]_PORT_A_data_in_reg, , U1_q_a[4]_PORT_A_address_reg, U1_q_a[4]_PORT_B_address_reg, U1_q_a[4]_PORT_A_write_enable_reg, , , , U1_q_a[4]_clock_0, , , , , );
U1_q_a[4] = U1_q_a[4]_PORT_A_data_out[0];


--A1L165 is Mux31~432
A1L165 = M1_pixel_column[4] & U1_q_a[0] # !M1_pixel_column[4] & (U1_q_a[4]);


--A1L166 is Mux31~433
A1L166 = M1_pixel_column[6] & (A1L165 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L164;


--U1_q_a[24] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[24]_PORT_A_data_in = G1L856;
U1_q_a[24]_PORT_A_data_in_reg = DFFE(U1_q_a[24]_PORT_A_data_in, U1_q_a[24]_clock_0, , , );
U1_q_a[24]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[24]_PORT_A_address_reg = DFFE(U1_q_a[24]_PORT_A_address, U1_q_a[24]_clock_0, , , );
U1_q_a[24]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[24]_PORT_B_address_reg = DFFE(U1_q_a[24]_PORT_B_address, U1_q_a[24]_clock_0, , , );
U1_q_a[24]_PORT_A_write_enable = C1L5;
U1_q_a[24]_PORT_A_write_enable_reg = DFFE(U1_q_a[24]_PORT_A_write_enable, U1_q_a[24]_clock_0, , , );
U1_q_a[24]_clock_0 = !MIPS_clock;
U1_q_a[24]_PORT_A_data_out = MEMORY(U1_q_a[24]_PORT_A_data_in_reg, , U1_q_a[24]_PORT_A_address_reg, U1_q_a[24]_PORT_B_address_reg, U1_q_a[24]_PORT_A_write_enable_reg, , , , U1_q_a[24]_clock_0, , , , , );
U1_q_a[24] = U1_q_a[24]_PORT_A_data_out[0];


--U1_q_a[28] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[28]_PORT_A_data_in = G1L772;
U1_q_a[28]_PORT_A_data_in_reg = DFFE(U1_q_a[28]_PORT_A_data_in, U1_q_a[28]_clock_0, , , );
U1_q_a[28]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[28]_PORT_A_address_reg = DFFE(U1_q_a[28]_PORT_A_address, U1_q_a[28]_clock_0, , , );
U1_q_a[28]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[28]_PORT_B_address_reg = DFFE(U1_q_a[28]_PORT_B_address, U1_q_a[28]_clock_0, , , );
U1_q_a[28]_PORT_A_write_enable = C1L5;
U1_q_a[28]_PORT_A_write_enable_reg = DFFE(U1_q_a[28]_PORT_A_write_enable, U1_q_a[28]_clock_0, , , );
U1_q_a[28]_clock_0 = !MIPS_clock;
U1_q_a[28]_PORT_A_data_out = MEMORY(U1_q_a[28]_PORT_A_data_in_reg, , U1_q_a[28]_PORT_A_address_reg, U1_q_a[28]_PORT_B_address_reg, U1_q_a[28]_PORT_A_write_enable_reg, , , , U1_q_a[28]_clock_0, , , , , );
U1_q_a[28] = U1_q_a[28]_PORT_A_data_out[0];


--A1L167 is Mux31~434
A1L167 = M1_pixel_column[4] & U1_q_a[24] # !M1_pixel_column[4] & (U1_q_a[28]);


--A1L168 is Mux31~435
A1L168 = A1L136 & (A1L167 # A1L59 & A1L166) # !A1L136 & A1L59 & A1L166;


--A1L223 is Mux37~2651
A1L223 = M1_pixel_row[5] & (A1L222 & (A1L168) # !A1L222 & A1L117) # !M1_pixel_row[5] & (A1L222);


--A1L224 is Mux37~2652
A1L224 = M1_pixel_row[7] & (A1L223 & !M1_pixel_row[8]) # !M1_pixel_row[7] & A1L221;


--S1_q_a[0] is lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[0]
--RAM Block Operation Mode: ROM
--Port A Depth: 60, Port A Width: 1
--Port A Logical Depth: 60, Port A Logical Width: 6
--Port A Input: Registered, Port A Output: Un-registered
S1_q_a[0]_PORT_A_address = BUS(M1_pixel_column[4], M1_pixel_column[5], M1_pixel_row[5], M1_pixel_row[6], M1_pixel_row[7], M1_pixel_row[8]);
S1_q_a[0]_PORT_A_address_reg = DFFE(S1_q_a[0]_PORT_A_address, S1_q_a[0]_clock_0, , , );
S1_q_a[0]_clock_0 = !V1__clk0;
S1_q_a[0]_PORT_A_data_out = MEMORY(, , S1_q_a[0]_PORT_A_address_reg, , , , , , S1_q_a[0]_clock_0, , , , , );
S1_q_a[0] = S1_q_a[0]_PORT_A_data_out[0];


--M1_pixel_row[4] is VGA_SYNC:SYNC|pixel_row[4]
M1_pixel_row[4] = DFFEAS(M1_v_count[4], V1__clk0,  ,  , M1L45,  ,  ,  ,  );


--A1L243 is VIDEO_DISPLAY_DATA~170
A1L243 = M1_pixel_column[9] # !M1_pixel_row[4];


--A1L244 is VIDEO_DISPLAY_DATA~171
A1L244 = A1L243 # M1_pixel_column[8] & (A1L52 # M1_pixel_column[7]) # !M1_pixel_column[8] & (!M1_pixel_column[7]);


--A1L245 is VIDEO_DISPLAY_DATA~172
A1L245 = M1_pixel_column[8] # M1_pixel_column[6] # M1_pixel_column[9] # !M1_pixel_column[7];


--A1L9 is char_address~3130
A1L9 = !A1L244 & !A1L245;


--A1L246 is VIDEO_DISPLAY_DATA~173
A1L246 = M1_pixel_row[6] & M1_pixel_row[8] & M1_pixel_row[7] # !M1_pixel_row[6] & !M1_pixel_row[8] & !M1_pixel_row[7] & !M1_pixel_row[5];


--A1L10 is char_address~3131
A1L10 = !A1L246 & (M1_pixel_column[6] & M1_pixel_column[5] # !A1L50);


--A1L11 is char_address~3132
A1L11 = A1L10 & !A1L244;


--A1L12 is char_address~3133
A1L12 = A1L224 & (A1L11 # S1_q_a[0] & A1L9) # !A1L224 & S1_q_a[0] & A1L9;


--A1L13 is char_address~3134
A1L13 = M1_pixel_row[5] & !M1_pixel_row[8] & !M1_pixel_row[7] & !A1L248;


--A1L66 is Mux5~1197
A1L66 = M1_pixel_column[6] & (M1_pixel_column[4]) # !M1_pixel_column[6] & (M1_pixel_column[4] & T1_q_a[17] # !M1_pixel_column[4] & (T1_q_a[21]));


--A1L67 is Mux5~1198
A1L67 = M1_pixel_column[6] & (A1L66 & (T1_q_a[1]) # !A1L66 & T1_q_a[5]) # !M1_pixel_column[6] & (A1L66);


--A1L14 is char_address~3135
A1L14 = M1_pixel_row[6] & A1L67 # !M1_pixel_row[6] & (M1_pixel_column[4] & M1_pixel_column[6]);


--A1L15 is char_address~3136
A1L15 = M1_pixel_column[8] & A1L14 & !M1_pixel_column[5];


--A1L16 is char_address~3137
A1L16 = M1_pixel_column[4] & T1_q_a[25] # !M1_pixel_column[4] & (T1_q_a[29]) # !M1_pixel_row[6];


--A1L17 is char_address~3138
A1L17 = A1L52 & A1L245 & A1L16 & !M1_pixel_column[8];


--A1L18 is char_address~3139
A1L18 = A1L65 & A1L13 & (A1L15 # A1L17);


--A1L190 is Mux35~2252
A1L190 = M1_pixel_row[8] & M1_pixel_row[7] & A1L51 & !M1_pixel_row[6];


--MIPS_clock is MIPS_clock
MIPS_clock = DFFEAS(A1L58, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--A1L19 is char_address~3140
A1L19 = A1L190 & (M1_pixel_row[5] & Reset # !M1_pixel_row[5] & (MIPS_clock));


--A1L225 is Mux37~2653
A1L225 = M1_pixel_row[7] & !M1_pixel_row[8];


--A1L106 is Mux22~696
A1L106 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & G1L1003 # !M1_pixel_column[4] & (G1L919));


--A1L107 is Mux22~697
A1L107 = M1_pixel_column[5] & (A1L106 & (G1L1171) # !A1L106 & G1L1087) # !M1_pixel_column[5] & (A1L106);


--A1L108 is Mux22~698
A1L108 = M1_pixel_column[4] & G1L1339 # !M1_pixel_column[4] & (G1L1255);


--A1L109 is Mux22~699
A1L109 = M1_pixel_column[6] & (A1L108 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L107;


--A1L110 is Mux22~700
A1L110 = M1_pixel_column[4] & G1L835 # !M1_pixel_column[4] & (G1L751);


--A1L111 is Mux22~701
A1L111 = A1L136 & (A1L110 # A1L59 & A1L109) # !A1L136 & A1L59 & A1L109;


--E1L198 is Execute:EXE|ALU_Result[13]~370
E1L198 = E1L185 & (E1_ALU_ctl[1] & E1L58 # !E1_ALU_ctl[1] & (E1L139));


--E1L202 is Execute:EXE|ALU_Result[17]~371
E1L202 = E1L185 & (E1_ALU_ctl[1] & E1L70 # !E1_ALU_ctl[1] & (E1L154));


--E1L206 is Execute:EXE|ALU_Result[21]~372
E1L206 = E1L185 & (E1_ALU_ctl[1] & E1L89 # !E1_ALU_ctl[1] & (E1L152));


--A1L130 is Mux26~406
A1L130 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & E1L202 # !M1_pixel_column[4] & (E1L206));


--E1L194 is Execute:EXE|ALU_Result[9]~373
E1L194 = E1L185 & (E1_ALU_ctl[1] & E1L46 # !E1_ALU_ctl[1] & (E1L158));


--A1L131 is Mux26~407
A1L131 = M1_pixel_column[5] & (A1L130 & (E1L194) # !A1L130 & E1L198) # !M1_pixel_column[5] & (A1L130);


--A1L132 is Mux26~408
A1L132 = A1L136 & (M1_pixel_column[4] & E1L151 # !M1_pixel_column[4] & (E1L149));


--A1L133 is Mux26~409
A1L133 = M1_pixel_column[4] & E1L132 # !M1_pixel_column[4] & (E1L161);


--A1L134 is Mux26~410
A1L134 = A1L132 # A1L242 & A1L59 & A1L133;


--A1L135 is Mux26~411
A1L135 = E1L185 & (A1L134 # A1L143 & A1L131) # !E1L185 & A1L143 & A1L131;


--A1L82 is Mux18~696
A1L82 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & G1L331 # !M1_pixel_column[4] & (G1L247));


--A1L83 is Mux18~697
A1L83 = M1_pixel_column[5] & (A1L82 & (G1L499) # !A1L82 & G1L415) # !M1_pixel_column[5] & (A1L82);


--A1L84 is Mux18~698
A1L84 = M1_pixel_column[4] & G1L667 # !M1_pixel_column[4] & (G1L583);


--A1L85 is Mux18~699
A1L85 = M1_pixel_column[6] & (A1L84 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L83;


--A1L86 is Mux18~700
A1L86 = M1_pixel_column[4] & G1L163 # !M1_pixel_column[4] & (G1L79);


--A1L87 is Mux18~701
A1L87 = A1L136 & (A1L86 # A1L59 & A1L85) # !A1L136 & A1L59 & A1L85;


--A1L205 is Mux36~1884
A1L205 = M1_pixel_row[5] & (M1_pixel_row[6]) # !M1_pixel_row[5] & (M1_pixel_row[6] & A1L135 # !M1_pixel_row[6] & (A1L87));


--U1_q_a[13] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[13]_PORT_A_data_in = G1L1087;
U1_q_a[13]_PORT_A_data_in_reg = DFFE(U1_q_a[13]_PORT_A_data_in, U1_q_a[13]_clock_0, , , );
U1_q_a[13]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[13]_PORT_A_address_reg = DFFE(U1_q_a[13]_PORT_A_address, U1_q_a[13]_clock_0, , , );
U1_q_a[13]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[13]_PORT_B_address_reg = DFFE(U1_q_a[13]_PORT_B_address, U1_q_a[13]_clock_0, , , );
U1_q_a[13]_PORT_A_write_enable = C1L5;
U1_q_a[13]_PORT_A_write_enable_reg = DFFE(U1_q_a[13]_PORT_A_write_enable, U1_q_a[13]_clock_0, , , );
U1_q_a[13]_clock_0 = !MIPS_clock;
U1_q_a[13]_PORT_A_data_out = MEMORY(U1_q_a[13]_PORT_A_data_in_reg, , U1_q_a[13]_PORT_A_address_reg, U1_q_a[13]_PORT_B_address_reg, U1_q_a[13]_PORT_A_write_enable_reg, , , , U1_q_a[13]_clock_0, , , , , );
U1_q_a[13] = U1_q_a[13]_PORT_A_data_out[0];


--U1_q_a[17] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[17]_PORT_A_data_in = G1L1003;
U1_q_a[17]_PORT_A_data_in_reg = DFFE(U1_q_a[17]_PORT_A_data_in, U1_q_a[17]_clock_0, , , );
U1_q_a[17]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[17]_PORT_A_address_reg = DFFE(U1_q_a[17]_PORT_A_address, U1_q_a[17]_clock_0, , , );
U1_q_a[17]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[17]_PORT_B_address_reg = DFFE(U1_q_a[17]_PORT_B_address, U1_q_a[17]_clock_0, , , );
U1_q_a[17]_PORT_A_write_enable = C1L5;
U1_q_a[17]_PORT_A_write_enable_reg = DFFE(U1_q_a[17]_PORT_A_write_enable, U1_q_a[17]_clock_0, , , );
U1_q_a[17]_clock_0 = !MIPS_clock;
U1_q_a[17]_PORT_A_data_out = MEMORY(U1_q_a[17]_PORT_A_data_in_reg, , U1_q_a[17]_PORT_A_address_reg, U1_q_a[17]_PORT_B_address_reg, U1_q_a[17]_PORT_A_write_enable_reg, , , , U1_q_a[17]_clock_0, , , , , );
U1_q_a[17] = U1_q_a[17]_PORT_A_data_out[0];


--U1_q_a[21] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[21]_PORT_A_data_in = G1L919;
U1_q_a[21]_PORT_A_data_in_reg = DFFE(U1_q_a[21]_PORT_A_data_in, U1_q_a[21]_clock_0, , , );
U1_q_a[21]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[21]_PORT_A_address_reg = DFFE(U1_q_a[21]_PORT_A_address, U1_q_a[21]_clock_0, , , );
U1_q_a[21]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[21]_PORT_B_address_reg = DFFE(U1_q_a[21]_PORT_B_address, U1_q_a[21]_clock_0, , , );
U1_q_a[21]_PORT_A_write_enable = C1L5;
U1_q_a[21]_PORT_A_write_enable_reg = DFFE(U1_q_a[21]_PORT_A_write_enable, U1_q_a[21]_clock_0, , , );
U1_q_a[21]_clock_0 = !MIPS_clock;
U1_q_a[21]_PORT_A_data_out = MEMORY(U1_q_a[21]_PORT_A_data_in_reg, , U1_q_a[21]_PORT_A_address_reg, U1_q_a[21]_PORT_B_address_reg, U1_q_a[21]_PORT_A_write_enable_reg, , , , U1_q_a[21]_clock_0, , , , , );
U1_q_a[21] = U1_q_a[21]_PORT_A_data_out[0];


--A1L157 is Mux30~430
A1L157 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & U1_q_a[17] # !M1_pixel_column[4] & (U1_q_a[21]));


--U1_q_a[9] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[9]_PORT_A_data_in = G1L1171;
U1_q_a[9]_PORT_A_data_in_reg = DFFE(U1_q_a[9]_PORT_A_data_in, U1_q_a[9]_clock_0, , , );
U1_q_a[9]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[9]_PORT_A_address_reg = DFFE(U1_q_a[9]_PORT_A_address, U1_q_a[9]_clock_0, , , );
U1_q_a[9]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[9]_PORT_B_address_reg = DFFE(U1_q_a[9]_PORT_B_address, U1_q_a[9]_clock_0, , , );
U1_q_a[9]_PORT_A_write_enable = C1L5;
U1_q_a[9]_PORT_A_write_enable_reg = DFFE(U1_q_a[9]_PORT_A_write_enable, U1_q_a[9]_clock_0, , , );
U1_q_a[9]_clock_0 = !MIPS_clock;
U1_q_a[9]_PORT_A_data_out = MEMORY(U1_q_a[9]_PORT_A_data_in_reg, , U1_q_a[9]_PORT_A_address_reg, U1_q_a[9]_PORT_B_address_reg, U1_q_a[9]_PORT_A_write_enable_reg, , , , U1_q_a[9]_clock_0, , , , , );
U1_q_a[9] = U1_q_a[9]_PORT_A_data_out[0];


--A1L158 is Mux30~431
A1L158 = M1_pixel_column[5] & (A1L157 & (U1_q_a[9]) # !A1L157 & U1_q_a[13]) # !M1_pixel_column[5] & (A1L157);


--U1_q_a[1] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[1]_PORT_A_data_in = G1L1339;
U1_q_a[1]_PORT_A_data_in_reg = DFFE(U1_q_a[1]_PORT_A_data_in, U1_q_a[1]_clock_0, , , );
U1_q_a[1]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[1]_PORT_A_address_reg = DFFE(U1_q_a[1]_PORT_A_address, U1_q_a[1]_clock_0, , , );
U1_q_a[1]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[1]_PORT_B_address_reg = DFFE(U1_q_a[1]_PORT_B_address, U1_q_a[1]_clock_0, , , );
U1_q_a[1]_PORT_A_write_enable = C1L5;
U1_q_a[1]_PORT_A_write_enable_reg = DFFE(U1_q_a[1]_PORT_A_write_enable, U1_q_a[1]_clock_0, , , );
U1_q_a[1]_clock_0 = !MIPS_clock;
U1_q_a[1]_PORT_A_data_out = MEMORY(U1_q_a[1]_PORT_A_data_in_reg, , U1_q_a[1]_PORT_A_address_reg, U1_q_a[1]_PORT_B_address_reg, U1_q_a[1]_PORT_A_write_enable_reg, , , , U1_q_a[1]_clock_0, , , , , );
U1_q_a[1] = U1_q_a[1]_PORT_A_data_out[0];


--U1_q_a[5] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[5]_PORT_A_data_in = G1L1255;
U1_q_a[5]_PORT_A_data_in_reg = DFFE(U1_q_a[5]_PORT_A_data_in, U1_q_a[5]_clock_0, , , );
U1_q_a[5]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[5]_PORT_A_address_reg = DFFE(U1_q_a[5]_PORT_A_address, U1_q_a[5]_clock_0, , , );
U1_q_a[5]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[5]_PORT_B_address_reg = DFFE(U1_q_a[5]_PORT_B_address, U1_q_a[5]_clock_0, , , );
U1_q_a[5]_PORT_A_write_enable = C1L5;
U1_q_a[5]_PORT_A_write_enable_reg = DFFE(U1_q_a[5]_PORT_A_write_enable, U1_q_a[5]_clock_0, , , );
U1_q_a[5]_clock_0 = !MIPS_clock;
U1_q_a[5]_PORT_A_data_out = MEMORY(U1_q_a[5]_PORT_A_data_in_reg, , U1_q_a[5]_PORT_A_address_reg, U1_q_a[5]_PORT_B_address_reg, U1_q_a[5]_PORT_A_write_enable_reg, , , , U1_q_a[5]_clock_0, , , , , );
U1_q_a[5] = U1_q_a[5]_PORT_A_data_out[0];


--A1L159 is Mux30~432
A1L159 = M1_pixel_column[4] & U1_q_a[1] # !M1_pixel_column[4] & (U1_q_a[5]);


--A1L160 is Mux30~433
A1L160 = M1_pixel_column[6] & (A1L159 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L158;


--U1_q_a[25] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[25]_PORT_A_data_in = G1L835;
U1_q_a[25]_PORT_A_data_in_reg = DFFE(U1_q_a[25]_PORT_A_data_in, U1_q_a[25]_clock_0, , , );
U1_q_a[25]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[25]_PORT_A_address_reg = DFFE(U1_q_a[25]_PORT_A_address, U1_q_a[25]_clock_0, , , );
U1_q_a[25]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[25]_PORT_B_address_reg = DFFE(U1_q_a[25]_PORT_B_address, U1_q_a[25]_clock_0, , , );
U1_q_a[25]_PORT_A_write_enable = C1L5;
U1_q_a[25]_PORT_A_write_enable_reg = DFFE(U1_q_a[25]_PORT_A_write_enable, U1_q_a[25]_clock_0, , , );
U1_q_a[25]_clock_0 = !MIPS_clock;
U1_q_a[25]_PORT_A_data_out = MEMORY(U1_q_a[25]_PORT_A_data_in_reg, , U1_q_a[25]_PORT_A_address_reg, U1_q_a[25]_PORT_B_address_reg, U1_q_a[25]_PORT_A_write_enable_reg, , , , U1_q_a[25]_clock_0, , , , , );
U1_q_a[25] = U1_q_a[25]_PORT_A_data_out[0];


--U1_q_a[29] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[29]_PORT_A_data_in = G1L751;
U1_q_a[29]_PORT_A_data_in_reg = DFFE(U1_q_a[29]_PORT_A_data_in, U1_q_a[29]_clock_0, , , );
U1_q_a[29]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[29]_PORT_A_address_reg = DFFE(U1_q_a[29]_PORT_A_address, U1_q_a[29]_clock_0, , , );
U1_q_a[29]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[29]_PORT_B_address_reg = DFFE(U1_q_a[29]_PORT_B_address, U1_q_a[29]_clock_0, , , );
U1_q_a[29]_PORT_A_write_enable = C1L5;
U1_q_a[29]_PORT_A_write_enable_reg = DFFE(U1_q_a[29]_PORT_A_write_enable, U1_q_a[29]_clock_0, , , );
U1_q_a[29]_clock_0 = !MIPS_clock;
U1_q_a[29]_PORT_A_data_out = MEMORY(U1_q_a[29]_PORT_A_data_in_reg, , U1_q_a[29]_PORT_A_address_reg, U1_q_a[29]_PORT_B_address_reg, U1_q_a[29]_PORT_A_write_enable_reg, , , , U1_q_a[29]_clock_0, , , , , );
U1_q_a[29] = U1_q_a[29]_PORT_A_data_out[0];


--A1L161 is Mux30~434
A1L161 = M1_pixel_column[4] & U1_q_a[25] # !M1_pixel_column[4] & (U1_q_a[29]);


--A1L162 is Mux30~435
A1L162 = A1L136 & (A1L161 # A1L59 & A1L160) # !A1L136 & A1L59 & A1L160;


--A1L206 is Mux36~1885
A1L206 = M1_pixel_row[5] & (A1L205 & (A1L162) # !A1L205 & A1L111) # !M1_pixel_row[5] & (A1L205);


--A1L20 is char_address~3141
A1L20 = A1L10 & (A1L19 # A1L225 & A1L206);


--A1L21 is char_address~3142
A1L21 = M1_pixel_row[6] & M1_pixel_column[8] & M1_pixel_column[5] & !M1_pixel_column[6];


--A1L22 is char_address~3143
A1L22 = A1L21 & (M1_pixel_column[4] & T1_q_a[9] # !M1_pixel_column[4] & (T1_q_a[13]));


--A1L23 is char_address~3144
A1L23 = A1L20 # A1L65 & A1L13 & A1L22;


--A1L179 is Mux34~2075
A1L179 = M1_pixel_column[8] & (M1_pixel_column[7] # M1_pixel_column[6] & M1_pixel_column[5]) # !M1_pixel_column[8] & (!M1_pixel_column[5] # !M1_pixel_column[6] # !M1_pixel_column[7]);


--A1L24 is char_address~3145
A1L24 = char_address[1] & A1L245 & A1L13 & A1L179;


--A1L247 is VIDEO_DISPLAY_DATA~174
A1L247 = !M1_pixel_row[8] & !M1_pixel_row[7];


--H1_PC[5] is Ifetch:IFE|PC[5]
H1_PC[5] = DFFEAS(E1L4, MIPS_clock,  ,  ,  ,  ,  ,  ,  );


--H1_PC[9] is Ifetch:IFE|PC[9]
H1_PC[9] = DFFEAS(E1L8, MIPS_clock,  ,  ,  ,  ,  ,  ,  );


--A1L25 is char_address~3146
A1L25 = M1_pixel_column[6] & H1_PC[5] # !M1_pixel_column[6] & (H1_PC[9]);


--A1L26 is char_address~3147
A1L26 = A1L247 & A1L211 & A1L25 & !A1L248;


--S1_q_a[1] is lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1]
--RAM Block Operation Mode: ROM
--Port A Depth: 60, Port A Width: 1
--Port A Logical Depth: 60, Port A Logical Width: 6
--Port A Input: Registered, Port A Output: Un-registered
S1_q_a[1]_PORT_A_address = BUS(M1_pixel_column[4], M1_pixel_column[5], M1_pixel_row[5], M1_pixel_row[6], M1_pixel_row[7], M1_pixel_row[8]);
S1_q_a[1]_PORT_A_address_reg = DFFE(S1_q_a[1]_PORT_A_address, S1_q_a[1]_clock_0, , , );
S1_q_a[1]_clock_0 = !V1__clk0;
S1_q_a[1]_PORT_A_data_out = MEMORY(, , S1_q_a[1]_PORT_A_address_reg, , , , , , S1_q_a[1]_clock_0, , , , , );
S1_q_a[1] = S1_q_a[1]_PORT_A_data_out[0];


--A1L27 is char_address~3148
A1L27 = A1L24 # A1L26 # S1_q_a[1] & !A1L245;


--A1L28 is char_address~3149
A1L28 = !A1L244 & (A1L18 # A1L23 # A1L27);


--S1_q_a[2] is lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[2]
--RAM Block Operation Mode: ROM
--Port A Depth: 60, Port A Width: 1
--Port A Logical Depth: 60, Port A Logical Width: 6
--Port A Input: Registered, Port A Output: Un-registered
S1_q_a[2]_PORT_A_address = BUS(M1_pixel_column[4], M1_pixel_column[5], M1_pixel_row[5], M1_pixel_row[6], M1_pixel_row[7], M1_pixel_row[8]);
S1_q_a[2]_PORT_A_address_reg = DFFE(S1_q_a[2]_PORT_A_address, S1_q_a[2]_clock_0, , , );
S1_q_a[2]_clock_0 = !V1__clk0;
S1_q_a[2]_PORT_A_data_out = MEMORY(, , S1_q_a[2]_PORT_A_address_reg, , , , , , S1_q_a[2]_clock_0, , , , , );
S1_q_a[2] = S1_q_a[2]_PORT_A_data_out[0];


--H1_PC[2] is Ifetch:IFE|PC[2]
H1_PC[2] = DFFEAS(E1L1, MIPS_clock,  ,  ,  ,  ,  ,  ,  );


--H1_PC[6] is Ifetch:IFE|PC[6]
H1_PC[6] = DFFEAS(E1L5, MIPS_clock,  ,  ,  ,  ,  ,  ,  );


--A1L191 is Mux35~2253
A1L191 = A1L204 & (M1_pixel_column[4] & H1_PC[2] # !M1_pixel_column[4] & (H1_PC[6]));


--A1L68 is Mux5~1199
A1L68 = M1_pixel_column[6] & (M1_pixel_column[4]) # !M1_pixel_column[6] & (M1_pixel_column[4] & T1_q_a[18] # !M1_pixel_column[4] & (T1_q_a[22]));


--A1L69 is Mux5~1200
A1L69 = M1_pixel_column[6] & (A1L68 & (T1_q_a[2]) # !A1L68 & T1_q_a[6]) # !M1_pixel_column[6] & (A1L68);


--A1L192 is Mux35~2254
A1L192 = M1_pixel_row[6] & A1L69 # !M1_pixel_row[6] & (!M1_pixel_column[4]);


--A1L193 is Mux35~2255
A1L193 = M1_pixel_column[4] & T1_q_a[10] # !M1_pixel_column[4] & (T1_q_a[14]) # !M1_pixel_row[6];


--A1L194 is Mux35~2256
A1L194 = M1_pixel_column[5] & (A1L193 & !M1_pixel_column[6]) # !M1_pixel_column[5] & A1L192;


--A1L195 is Mux35~2257
A1L195 = M1_pixel_column[4] & (T1_q_a[26] # !M1_pixel_row[6]) # !M1_pixel_column[4] & (T1_q_a[30] & M1_pixel_row[6]);


--A1L196 is Mux35~2258
A1L196 = M1_pixel_column[8] & A1L194 # !M1_pixel_column[8] & (A1L52 & A1L195);


--A1L197 is Mux35~2259
A1L197 = char_address[2] & (A1L179 # A1L65 & A1L196) # !char_address[2] & A1L65 & A1L196;


--A1L198 is Mux35~2260
A1L198 = A1L247 & (A1L191 # M1_pixel_row[5] & A1L197);


--A1L100 is Mux21~696
A1L100 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & G1L982 # !M1_pixel_column[4] & (G1L898));


--A1L101 is Mux21~697
A1L101 = M1_pixel_column[5] & (A1L100 & (G1L1150) # !A1L100 & G1L1066) # !M1_pixel_column[5] & (A1L100);


--A1L102 is Mux21~698
A1L102 = M1_pixel_column[4] & G1L1318 # !M1_pixel_column[4] & (G1L1234);


--A1L103 is Mux21~699
A1L103 = M1_pixel_column[6] & (A1L102 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L101;


--A1L104 is Mux21~700
A1L104 = M1_pixel_column[4] & G1L814 # !M1_pixel_column[4] & (G1L730);


--A1L105 is Mux21~701
A1L105 = A1L136 & (A1L104 # A1L59 & A1L103) # !A1L136 & A1L59 & A1L103;


--E1L199 is Execute:EXE|ALU_Result[14]~374
E1L199 = E1L185 & (E1_ALU_ctl[1] & E1L60 # !E1_ALU_ctl[1] & (E1L127));


--E1L203 is Execute:EXE|ALU_Result[18]~375
E1L203 = E1L185 & (E1_ALU_ctl[1] & E1L72 # !E1_ALU_ctl[1] & (E1L138));


--E1L207 is Execute:EXE|ALU_Result[22]~376
E1L207 = E1L185 & (E1_ALU_ctl[1] & E1L91 # !E1_ALU_ctl[1] & (E1L137));


--A1L124 is Mux25~406
A1L124 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & E1L203 # !M1_pixel_column[4] & (E1L207));


--E1L195 is Execute:EXE|ALU_Result[10]~377
E1L195 = E1L185 & (E1_ALU_ctl[1] & E1L48 # !E1_ALU_ctl[1] & (E1L140));


--A1L125 is Mux25~407
A1L125 = M1_pixel_column[5] & (A1L124 & (E1L195) # !A1L124 & E1L199) # !M1_pixel_column[5] & (A1L124);


--A1L126 is Mux25~408
A1L126 = A1L136 & (M1_pixel_column[4] & E1L136 # !M1_pixel_column[4] & (E1L134));


--A1L127 is Mux25~409
A1L127 = M1_pixel_column[4] & E1L145 # !M1_pixel_column[4] & (E1L163);


--A1L128 is Mux25~410
A1L128 = A1L126 # A1L242 & A1L59 & A1L127;


--A1L129 is Mux25~411
A1L129 = E1L185 & (A1L128 # A1L143 & A1L125) # !E1L185 & A1L143 & A1L125;


--A1L76 is Mux17~696
A1L76 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & G1L310 # !M1_pixel_column[4] & (G1L226));


--A1L77 is Mux17~697
A1L77 = M1_pixel_column[5] & (A1L76 & (G1L478) # !A1L76 & G1L394) # !M1_pixel_column[5] & (A1L76);


--A1L78 is Mux17~698
A1L78 = M1_pixel_column[4] & G1L646 # !M1_pixel_column[4] & (G1L562);


--A1L79 is Mux17~699
A1L79 = M1_pixel_column[6] & (A1L78 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L77;


--A1L80 is Mux17~700
A1L80 = M1_pixel_column[4] & G1L142 # !M1_pixel_column[4] & (G1L58);


--A1L81 is Mux17~701
A1L81 = A1L136 & (A1L80 # A1L59 & A1L79) # !A1L136 & A1L59 & A1L79;


--A1L199 is Mux35~2261
A1L199 = M1_pixel_row[5] & (M1_pixel_row[6]) # !M1_pixel_row[5] & (M1_pixel_row[6] & A1L129 # !M1_pixel_row[6] & (A1L81));


--U1_q_a[14] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[14]_PORT_A_data_in = G1L1066;
U1_q_a[14]_PORT_A_data_in_reg = DFFE(U1_q_a[14]_PORT_A_data_in, U1_q_a[14]_clock_0, , , );
U1_q_a[14]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[14]_PORT_A_address_reg = DFFE(U1_q_a[14]_PORT_A_address, U1_q_a[14]_clock_0, , , );
U1_q_a[14]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[14]_PORT_B_address_reg = DFFE(U1_q_a[14]_PORT_B_address, U1_q_a[14]_clock_0, , , );
U1_q_a[14]_PORT_A_write_enable = C1L5;
U1_q_a[14]_PORT_A_write_enable_reg = DFFE(U1_q_a[14]_PORT_A_write_enable, U1_q_a[14]_clock_0, , , );
U1_q_a[14]_clock_0 = !MIPS_clock;
U1_q_a[14]_PORT_A_data_out = MEMORY(U1_q_a[14]_PORT_A_data_in_reg, , U1_q_a[14]_PORT_A_address_reg, U1_q_a[14]_PORT_B_address_reg, U1_q_a[14]_PORT_A_write_enable_reg, , , , U1_q_a[14]_clock_0, , , , , );
U1_q_a[14] = U1_q_a[14]_PORT_A_data_out[0];


--U1_q_a[18] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[18]_PORT_A_data_in = G1L982;
U1_q_a[18]_PORT_A_data_in_reg = DFFE(U1_q_a[18]_PORT_A_data_in, U1_q_a[18]_clock_0, , , );
U1_q_a[18]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[18]_PORT_A_address_reg = DFFE(U1_q_a[18]_PORT_A_address, U1_q_a[18]_clock_0, , , );
U1_q_a[18]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[18]_PORT_B_address_reg = DFFE(U1_q_a[18]_PORT_B_address, U1_q_a[18]_clock_0, , , );
U1_q_a[18]_PORT_A_write_enable = C1L5;
U1_q_a[18]_PORT_A_write_enable_reg = DFFE(U1_q_a[18]_PORT_A_write_enable, U1_q_a[18]_clock_0, , , );
U1_q_a[18]_clock_0 = !MIPS_clock;
U1_q_a[18]_PORT_A_data_out = MEMORY(U1_q_a[18]_PORT_A_data_in_reg, , U1_q_a[18]_PORT_A_address_reg, U1_q_a[18]_PORT_B_address_reg, U1_q_a[18]_PORT_A_write_enable_reg, , , , U1_q_a[18]_clock_0, , , , , );
U1_q_a[18] = U1_q_a[18]_PORT_A_data_out[0];


--U1_q_a[22] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[22]_PORT_A_data_in = G1L898;
U1_q_a[22]_PORT_A_data_in_reg = DFFE(U1_q_a[22]_PORT_A_data_in, U1_q_a[22]_clock_0, , , );
U1_q_a[22]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[22]_PORT_A_address_reg = DFFE(U1_q_a[22]_PORT_A_address, U1_q_a[22]_clock_0, , , );
U1_q_a[22]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[22]_PORT_B_address_reg = DFFE(U1_q_a[22]_PORT_B_address, U1_q_a[22]_clock_0, , , );
U1_q_a[22]_PORT_A_write_enable = C1L5;
U1_q_a[22]_PORT_A_write_enable_reg = DFFE(U1_q_a[22]_PORT_A_write_enable, U1_q_a[22]_clock_0, , , );
U1_q_a[22]_clock_0 = !MIPS_clock;
U1_q_a[22]_PORT_A_data_out = MEMORY(U1_q_a[22]_PORT_A_data_in_reg, , U1_q_a[22]_PORT_A_address_reg, U1_q_a[22]_PORT_B_address_reg, U1_q_a[22]_PORT_A_write_enable_reg, , , , U1_q_a[22]_clock_0, , , , , );
U1_q_a[22] = U1_q_a[22]_PORT_A_data_out[0];


--A1L151 is Mux29~430
A1L151 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & U1_q_a[18] # !M1_pixel_column[4] & (U1_q_a[22]));


--U1_q_a[10] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[10]_PORT_A_data_in = G1L1150;
U1_q_a[10]_PORT_A_data_in_reg = DFFE(U1_q_a[10]_PORT_A_data_in, U1_q_a[10]_clock_0, , , );
U1_q_a[10]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[10]_PORT_A_address_reg = DFFE(U1_q_a[10]_PORT_A_address, U1_q_a[10]_clock_0, , , );
U1_q_a[10]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[10]_PORT_B_address_reg = DFFE(U1_q_a[10]_PORT_B_address, U1_q_a[10]_clock_0, , , );
U1_q_a[10]_PORT_A_write_enable = C1L5;
U1_q_a[10]_PORT_A_write_enable_reg = DFFE(U1_q_a[10]_PORT_A_write_enable, U1_q_a[10]_clock_0, , , );
U1_q_a[10]_clock_0 = !MIPS_clock;
U1_q_a[10]_PORT_A_data_out = MEMORY(U1_q_a[10]_PORT_A_data_in_reg, , U1_q_a[10]_PORT_A_address_reg, U1_q_a[10]_PORT_B_address_reg, U1_q_a[10]_PORT_A_write_enable_reg, , , , U1_q_a[10]_clock_0, , , , , );
U1_q_a[10] = U1_q_a[10]_PORT_A_data_out[0];


--A1L152 is Mux29~431
A1L152 = M1_pixel_column[5] & (A1L151 & (U1_q_a[10]) # !A1L151 & U1_q_a[14]) # !M1_pixel_column[5] & (A1L151);


--U1_q_a[2] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[2]_PORT_A_data_in = G1L1318;
U1_q_a[2]_PORT_A_data_in_reg = DFFE(U1_q_a[2]_PORT_A_data_in, U1_q_a[2]_clock_0, , , );
U1_q_a[2]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[2]_PORT_A_address_reg = DFFE(U1_q_a[2]_PORT_A_address, U1_q_a[2]_clock_0, , , );
U1_q_a[2]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[2]_PORT_B_address_reg = DFFE(U1_q_a[2]_PORT_B_address, U1_q_a[2]_clock_0, , , );
U1_q_a[2]_PORT_A_write_enable = C1L5;
U1_q_a[2]_PORT_A_write_enable_reg = DFFE(U1_q_a[2]_PORT_A_write_enable, U1_q_a[2]_clock_0, , , );
U1_q_a[2]_clock_0 = !MIPS_clock;
U1_q_a[2]_PORT_A_data_out = MEMORY(U1_q_a[2]_PORT_A_data_in_reg, , U1_q_a[2]_PORT_A_address_reg, U1_q_a[2]_PORT_B_address_reg, U1_q_a[2]_PORT_A_write_enable_reg, , , , U1_q_a[2]_clock_0, , , , , );
U1_q_a[2] = U1_q_a[2]_PORT_A_data_out[0];


--U1_q_a[6] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[6]_PORT_A_data_in = G1L1234;
U1_q_a[6]_PORT_A_data_in_reg = DFFE(U1_q_a[6]_PORT_A_data_in, U1_q_a[6]_clock_0, , , );
U1_q_a[6]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[6]_PORT_A_address_reg = DFFE(U1_q_a[6]_PORT_A_address, U1_q_a[6]_clock_0, , , );
U1_q_a[6]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[6]_PORT_B_address_reg = DFFE(U1_q_a[6]_PORT_B_address, U1_q_a[6]_clock_0, , , );
U1_q_a[6]_PORT_A_write_enable = C1L5;
U1_q_a[6]_PORT_A_write_enable_reg = DFFE(U1_q_a[6]_PORT_A_write_enable, U1_q_a[6]_clock_0, , , );
U1_q_a[6]_clock_0 = !MIPS_clock;
U1_q_a[6]_PORT_A_data_out = MEMORY(U1_q_a[6]_PORT_A_data_in_reg, , U1_q_a[6]_PORT_A_address_reg, U1_q_a[6]_PORT_B_address_reg, U1_q_a[6]_PORT_A_write_enable_reg, , , , U1_q_a[6]_clock_0, , , , , );
U1_q_a[6] = U1_q_a[6]_PORT_A_data_out[0];


--A1L153 is Mux29~432
A1L153 = M1_pixel_column[4] & U1_q_a[2] # !M1_pixel_column[4] & (U1_q_a[6]);


--A1L154 is Mux29~433
A1L154 = M1_pixel_column[6] & (A1L153 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L152;


--U1_q_a[26] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[26]_PORT_A_data_in = G1L814;
U1_q_a[26]_PORT_A_data_in_reg = DFFE(U1_q_a[26]_PORT_A_data_in, U1_q_a[26]_clock_0, , , );
U1_q_a[26]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[26]_PORT_A_address_reg = DFFE(U1_q_a[26]_PORT_A_address, U1_q_a[26]_clock_0, , , );
U1_q_a[26]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[26]_PORT_B_address_reg = DFFE(U1_q_a[26]_PORT_B_address, U1_q_a[26]_clock_0, , , );
U1_q_a[26]_PORT_A_write_enable = C1L5;
U1_q_a[26]_PORT_A_write_enable_reg = DFFE(U1_q_a[26]_PORT_A_write_enable, U1_q_a[26]_clock_0, , , );
U1_q_a[26]_clock_0 = !MIPS_clock;
U1_q_a[26]_PORT_A_data_out = MEMORY(U1_q_a[26]_PORT_A_data_in_reg, , U1_q_a[26]_PORT_A_address_reg, U1_q_a[26]_PORT_B_address_reg, U1_q_a[26]_PORT_A_write_enable_reg, , , , U1_q_a[26]_clock_0, , , , , );
U1_q_a[26] = U1_q_a[26]_PORT_A_data_out[0];


--U1_q_a[30] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[30]_PORT_A_data_in = G1L730;
U1_q_a[30]_PORT_A_data_in_reg = DFFE(U1_q_a[30]_PORT_A_data_in, U1_q_a[30]_clock_0, , , );
U1_q_a[30]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[30]_PORT_A_address_reg = DFFE(U1_q_a[30]_PORT_A_address, U1_q_a[30]_clock_0, , , );
U1_q_a[30]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[30]_PORT_B_address_reg = DFFE(U1_q_a[30]_PORT_B_address, U1_q_a[30]_clock_0, , , );
U1_q_a[30]_PORT_A_write_enable = C1L5;
U1_q_a[30]_PORT_A_write_enable_reg = DFFE(U1_q_a[30]_PORT_A_write_enable, U1_q_a[30]_clock_0, , , );
U1_q_a[30]_clock_0 = !MIPS_clock;
U1_q_a[30]_PORT_A_data_out = MEMORY(U1_q_a[30]_PORT_A_data_in_reg, , U1_q_a[30]_PORT_A_address_reg, U1_q_a[30]_PORT_B_address_reg, U1_q_a[30]_PORT_A_write_enable_reg, , , , U1_q_a[30]_clock_0, , , , , );
U1_q_a[30] = U1_q_a[30]_PORT_A_data_out[0];


--A1L155 is Mux29~434
A1L155 = M1_pixel_column[4] & U1_q_a[26] # !M1_pixel_column[4] & (U1_q_a[30]);


--A1L156 is Mux29~435
A1L156 = A1L136 & (A1L155 # A1L59 & A1L154) # !A1L136 & A1L59 & A1L154;


--A1L200 is Mux35~2262
A1L200 = M1_pixel_row[5] & (A1L199 & (A1L156) # !A1L199 & A1L105) # !M1_pixel_row[5] & (A1L199);


--A1L201 is Mux35~2263
A1L201 = A1L190 # A1L198 # A1L225 & A1L200;


--A1L29 is char_address~3150
A1L29 = A1L11 & (A1L201 # A1L9 & S1_q_a[2]) # !A1L11 & A1L9 & S1_q_a[2];


--S1_q_a[3] is lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[3]
--RAM Block Operation Mode: ROM
--Port A Depth: 60, Port A Width: 1
--Port A Logical Depth: 60, Port A Logical Width: 6
--Port A Input: Registered, Port A Output: Un-registered
S1_q_a[3]_PORT_A_address = BUS(M1_pixel_column[4], M1_pixel_column[5], M1_pixel_row[5], M1_pixel_row[6], M1_pixel_row[7], M1_pixel_row[8]);
S1_q_a[3]_PORT_A_address_reg = DFFE(S1_q_a[3]_PORT_A_address, S1_q_a[3]_clock_0, , , );
S1_q_a[3]_clock_0 = !V1__clk0;
S1_q_a[3]_PORT_A_data_out = MEMORY(, , S1_q_a[3]_PORT_A_address_reg, , , , , , S1_q_a[3]_clock_0, , , , , );
S1_q_a[3] = S1_q_a[3]_PORT_A_data_out[0];


--A1L30 is char_address~3151
A1L30 = S1_q_a[3] & !A1L245;


--H1_PC[3] is Ifetch:IFE|PC[3]
H1_PC[3] = DFFEAS(E1L2, MIPS_clock,  ,  ,  ,  ,  ,  ,  );


--H1_PC[7] is Ifetch:IFE|PC[7]
H1_PC[7] = DFFEAS(E1L6, MIPS_clock,  ,  ,  ,  ,  ,  ,  );


--A1L180 is Mux34~2076
A1L180 = A1L204 & (M1_pixel_column[4] & H1_PC[3] # !M1_pixel_column[4] & (H1_PC[7]));


--A1L181 is Mux34~2077
A1L181 = M1_pixel_column[4] & (T1_q_a[11] # !M1_pixel_column[5]) # !M1_pixel_column[4] & M1_pixel_column[5] & (T1_q_a[15]);


--A1L182 is Mux34~2078
A1L182 = M1_pixel_column[6] & (A1L181 & (T1_q_a[3]) # !A1L181 & T1_q_a[7]) # !M1_pixel_column[6] & (A1L181);


--A1L183 is Mux34~2079
A1L183 = M1_pixel_column[5] & (!A1L182 # !M1_pixel_column[6]) # !M1_pixel_column[5] & (M1_pixel_column[6] # T1_q_a[19] & A1L182);


--A1L184 is Mux34~2080
A1L184 = A1L182 & (M1_pixel_row[6] & A1L183) # !A1L182 & !A1L183 & (T1_q_a[23] # !M1_pixel_row[6]);


--A1L185 is Mux34~2081
A1L185 = M1_pixel_column[4] & (T1_q_a[27] # !M1_pixel_row[6]) # !M1_pixel_column[4] & (T1_q_a[31] & M1_pixel_row[6]);


--A1L186 is Mux34~2082
A1L186 = M1_pixel_column[8] & A1L184 # !M1_pixel_column[8] & (A1L52 & A1L185);


--A1L187 is Mux34~2083
A1L187 = char_address[3] & (A1L179 # A1L65 & A1L186) # !char_address[3] & A1L65 & A1L186;


--A1L188 is Mux34~2084
A1L188 = A1L247 & (A1L180 # M1_pixel_row[5] & A1L187);


--E1L200 is Execute:EXE|ALU_Result[15]~378
E1L200 = E1L185 & (E1_ALU_ctl[1] & E1L62 # !E1_ALU_ctl[1] & (E1L156));


--E1L204 is Execute:EXE|ALU_Result[19]~379
E1L204 = E1L185 & (E1_ALU_ctl[1] & E1L74 # !E1_ALU_ctl[1] & (E1L125));


--E1L208 is Execute:EXE|ALU_Result[23]~380
E1L208 = E1L185 & (E1_ALU_ctl[1] & E1L93 # !E1_ALU_ctl[1] & (E1L123));


--A1L118 is Mux24~406
A1L118 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & E1L204 # !M1_pixel_column[4] & (E1L208));


--E1L196 is Execute:EXE|ALU_Result[11]~381
E1L196 = E1L185 & (E1_ALU_ctl[1] & E1L50 # !E1_ALU_ctl[1] & (E1L129));


--A1L119 is Mux24~407
A1L119 = M1_pixel_column[5] & (A1L118 & (E1L196) # !A1L118 & E1L200) # !M1_pixel_column[5] & (A1L118);


--A1L120 is Mux24~408
A1L120 = A1L136 & (M1_pixel_column[4] & E1L122 # !M1_pixel_column[4] & (E1L112));


--A1L121 is Mux24~409
A1L121 = M1_pixel_column[4] & E1L147 # !M1_pixel_column[4] & (E1L143);


--A1L122 is Mux24~410
A1L122 = A1L120 # A1L242 & A1L59 & A1L121;


--A1L123 is Mux24~411
A1L123 = E1L185 & (A1L122 # A1L143 & A1L119) # !E1L185 & A1L143 & A1L119;


--A1L94 is Mux20~696
A1L94 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & G1L961 # !M1_pixel_column[4] & (G1L877));


--A1L95 is Mux20~697
A1L95 = M1_pixel_column[5] & (A1L94 & (G1L1129) # !A1L94 & G1L1045) # !M1_pixel_column[5] & (A1L94);


--A1L96 is Mux20~698
A1L96 = M1_pixel_column[4] & G1L1297 # !M1_pixel_column[4] & (G1L1213);


--A1L97 is Mux20~699
A1L97 = M1_pixel_column[6] & (A1L96 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L95;


--A1L98 is Mux20~700
A1L98 = M1_pixel_column[4] & G1L793 # !M1_pixel_column[4] & (G1L709);


--A1L99 is Mux20~701
A1L99 = A1L136 & (A1L98 # A1L59 & A1L97) # !A1L136 & A1L59 & A1L97;


--A1L70 is Mux16~696
A1L70 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & G1L289 # !M1_pixel_column[4] & (G1L205));


--A1L71 is Mux16~697
A1L71 = M1_pixel_column[5] & (A1L70 & (G1L457) # !A1L70 & G1L373) # !M1_pixel_column[5] & (A1L70);


--A1L72 is Mux16~698
A1L72 = M1_pixel_column[4] & G1L625 # !M1_pixel_column[4] & (G1L541);


--A1L73 is Mux16~699
A1L73 = M1_pixel_column[6] & (A1L72 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L71;


--A1L74 is Mux16~700
A1L74 = M1_pixel_column[4] & G1L121 # !M1_pixel_column[4] & (G1L37);


--A1L75 is Mux16~701
A1L75 = A1L136 & (A1L74 # A1L59 & A1L73) # !A1L136 & A1L59 & A1L73;


--A1L202 is Mux35~2264
A1L202 = M1_pixel_row[6] & (M1_pixel_row[5]) # !M1_pixel_row[6] & (M1_pixel_row[5] & A1L99 # !M1_pixel_row[5] & (A1L75));


--U1_q_a[15] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[15]_PORT_A_data_in = G1L1045;
U1_q_a[15]_PORT_A_data_in_reg = DFFE(U1_q_a[15]_PORT_A_data_in, U1_q_a[15]_clock_0, , , );
U1_q_a[15]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[15]_PORT_A_address_reg = DFFE(U1_q_a[15]_PORT_A_address, U1_q_a[15]_clock_0, , , );
U1_q_a[15]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[15]_PORT_B_address_reg = DFFE(U1_q_a[15]_PORT_B_address, U1_q_a[15]_clock_0, , , );
U1_q_a[15]_PORT_A_write_enable = C1L5;
U1_q_a[15]_PORT_A_write_enable_reg = DFFE(U1_q_a[15]_PORT_A_write_enable, U1_q_a[15]_clock_0, , , );
U1_q_a[15]_clock_0 = !MIPS_clock;
U1_q_a[15]_PORT_A_data_out = MEMORY(U1_q_a[15]_PORT_A_data_in_reg, , U1_q_a[15]_PORT_A_address_reg, U1_q_a[15]_PORT_B_address_reg, U1_q_a[15]_PORT_A_write_enable_reg, , , , U1_q_a[15]_clock_0, , , , , );
U1_q_a[15] = U1_q_a[15]_PORT_A_data_out[0];


--U1_q_a[19] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[19]_PORT_A_data_in = G1L961;
U1_q_a[19]_PORT_A_data_in_reg = DFFE(U1_q_a[19]_PORT_A_data_in, U1_q_a[19]_clock_0, , , );
U1_q_a[19]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[19]_PORT_A_address_reg = DFFE(U1_q_a[19]_PORT_A_address, U1_q_a[19]_clock_0, , , );
U1_q_a[19]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[19]_PORT_B_address_reg = DFFE(U1_q_a[19]_PORT_B_address, U1_q_a[19]_clock_0, , , );
U1_q_a[19]_PORT_A_write_enable = C1L5;
U1_q_a[19]_PORT_A_write_enable_reg = DFFE(U1_q_a[19]_PORT_A_write_enable, U1_q_a[19]_clock_0, , , );
U1_q_a[19]_clock_0 = !MIPS_clock;
U1_q_a[19]_PORT_A_data_out = MEMORY(U1_q_a[19]_PORT_A_data_in_reg, , U1_q_a[19]_PORT_A_address_reg, U1_q_a[19]_PORT_B_address_reg, U1_q_a[19]_PORT_A_write_enable_reg, , , , U1_q_a[19]_clock_0, , , , , );
U1_q_a[19] = U1_q_a[19]_PORT_A_data_out[0];


--U1_q_a[23] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[23]_PORT_A_data_in = G1L877;
U1_q_a[23]_PORT_A_data_in_reg = DFFE(U1_q_a[23]_PORT_A_data_in, U1_q_a[23]_clock_0, , , );
U1_q_a[23]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[23]_PORT_A_address_reg = DFFE(U1_q_a[23]_PORT_A_address, U1_q_a[23]_clock_0, , , );
U1_q_a[23]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[23]_PORT_B_address_reg = DFFE(U1_q_a[23]_PORT_B_address, U1_q_a[23]_clock_0, , , );
U1_q_a[23]_PORT_A_write_enable = C1L5;
U1_q_a[23]_PORT_A_write_enable_reg = DFFE(U1_q_a[23]_PORT_A_write_enable, U1_q_a[23]_clock_0, , , );
U1_q_a[23]_clock_0 = !MIPS_clock;
U1_q_a[23]_PORT_A_data_out = MEMORY(U1_q_a[23]_PORT_A_data_in_reg, , U1_q_a[23]_PORT_A_address_reg, U1_q_a[23]_PORT_B_address_reg, U1_q_a[23]_PORT_A_write_enable_reg, , , , U1_q_a[23]_clock_0, , , , , );
U1_q_a[23] = U1_q_a[23]_PORT_A_data_out[0];


--A1L145 is Mux28~430
A1L145 = M1_pixel_column[5] & (M1_pixel_column[4]) # !M1_pixel_column[5] & (M1_pixel_column[4] & U1_q_a[19] # !M1_pixel_column[4] & (U1_q_a[23]));


--U1_q_a[11] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[11]_PORT_A_data_in = G1L1129;
U1_q_a[11]_PORT_A_data_in_reg = DFFE(U1_q_a[11]_PORT_A_data_in, U1_q_a[11]_clock_0, , , );
U1_q_a[11]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[11]_PORT_A_address_reg = DFFE(U1_q_a[11]_PORT_A_address, U1_q_a[11]_clock_0, , , );
U1_q_a[11]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[11]_PORT_B_address_reg = DFFE(U1_q_a[11]_PORT_B_address, U1_q_a[11]_clock_0, , , );
U1_q_a[11]_PORT_A_write_enable = C1L5;
U1_q_a[11]_PORT_A_write_enable_reg = DFFE(U1_q_a[11]_PORT_A_write_enable, U1_q_a[11]_clock_0, , , );
U1_q_a[11]_clock_0 = !MIPS_clock;
U1_q_a[11]_PORT_A_data_out = MEMORY(U1_q_a[11]_PORT_A_data_in_reg, , U1_q_a[11]_PORT_A_address_reg, U1_q_a[11]_PORT_B_address_reg, U1_q_a[11]_PORT_A_write_enable_reg, , , , U1_q_a[11]_clock_0, , , , , );
U1_q_a[11] = U1_q_a[11]_PORT_A_data_out[0];


--A1L146 is Mux28~431
A1L146 = M1_pixel_column[5] & (A1L145 & (U1_q_a[11]) # !A1L145 & U1_q_a[15]) # !M1_pixel_column[5] & (A1L145);


--U1_q_a[3] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[3]_PORT_A_data_in = G1L1297;
U1_q_a[3]_PORT_A_data_in_reg = DFFE(U1_q_a[3]_PORT_A_data_in, U1_q_a[3]_clock_0, , , );
U1_q_a[3]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[3]_PORT_A_address_reg = DFFE(U1_q_a[3]_PORT_A_address, U1_q_a[3]_clock_0, , , );
U1_q_a[3]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[3]_PORT_B_address_reg = DFFE(U1_q_a[3]_PORT_B_address, U1_q_a[3]_clock_0, , , );
U1_q_a[3]_PORT_A_write_enable = C1L5;
U1_q_a[3]_PORT_A_write_enable_reg = DFFE(U1_q_a[3]_PORT_A_write_enable, U1_q_a[3]_clock_0, , , );
U1_q_a[3]_clock_0 = !MIPS_clock;
U1_q_a[3]_PORT_A_data_out = MEMORY(U1_q_a[3]_PORT_A_data_in_reg, , U1_q_a[3]_PORT_A_address_reg, U1_q_a[3]_PORT_B_address_reg, U1_q_a[3]_PORT_A_write_enable_reg, , , , U1_q_a[3]_clock_0, , , , , );
U1_q_a[3] = U1_q_a[3]_PORT_A_data_out[0];


--U1_q_a[7] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[7]_PORT_A_data_in = G1L1213;
U1_q_a[7]_PORT_A_data_in_reg = DFFE(U1_q_a[7]_PORT_A_data_in, U1_q_a[7]_clock_0, , , );
U1_q_a[7]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[7]_PORT_A_address_reg = DFFE(U1_q_a[7]_PORT_A_address, U1_q_a[7]_clock_0, , , );
U1_q_a[7]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[7]_PORT_B_address_reg = DFFE(U1_q_a[7]_PORT_B_address, U1_q_a[7]_clock_0, , , );
U1_q_a[7]_PORT_A_write_enable = C1L5;
U1_q_a[7]_PORT_A_write_enable_reg = DFFE(U1_q_a[7]_PORT_A_write_enable, U1_q_a[7]_clock_0, , , );
U1_q_a[7]_clock_0 = !MIPS_clock;
U1_q_a[7]_PORT_A_data_out = MEMORY(U1_q_a[7]_PORT_A_data_in_reg, , U1_q_a[7]_PORT_A_address_reg, U1_q_a[7]_PORT_B_address_reg, U1_q_a[7]_PORT_A_write_enable_reg, , , , U1_q_a[7]_clock_0, , , , , );
U1_q_a[7] = U1_q_a[7]_PORT_A_data_out[0];


--A1L147 is Mux28~432
A1L147 = M1_pixel_column[4] & U1_q_a[3] # !M1_pixel_column[4] & (U1_q_a[7]);


--A1L148 is Mux28~433
A1L148 = M1_pixel_column[6] & (A1L147 & !M1_pixel_column[5]) # !M1_pixel_column[6] & A1L146;


--U1_q_a[27] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[27]_PORT_A_data_in = G1L793;
U1_q_a[27]_PORT_A_data_in_reg = DFFE(U1_q_a[27]_PORT_A_data_in, U1_q_a[27]_clock_0, , , );
U1_q_a[27]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[27]_PORT_A_address_reg = DFFE(U1_q_a[27]_PORT_A_address, U1_q_a[27]_clock_0, , , );
U1_q_a[27]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[27]_PORT_B_address_reg = DFFE(U1_q_a[27]_PORT_B_address, U1_q_a[27]_clock_0, , , );
U1_q_a[27]_PORT_A_write_enable = C1L5;
U1_q_a[27]_PORT_A_write_enable_reg = DFFE(U1_q_a[27]_PORT_A_write_enable, U1_q_a[27]_clock_0, , , );
U1_q_a[27]_clock_0 = !MIPS_clock;
U1_q_a[27]_PORT_A_data_out = MEMORY(U1_q_a[27]_PORT_A_data_in_reg, , U1_q_a[27]_PORT_A_address_reg, U1_q_a[27]_PORT_B_address_reg, U1_q_a[27]_PORT_A_write_enable_reg, , , , U1_q_a[27]_clock_0, , , , , );
U1_q_a[27] = U1_q_a[27]_PORT_A_data_out[0];


--U1_q_a[31] is dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
U1_q_a[31]_PORT_A_data_in = G1L709;
U1_q_a[31]_PORT_A_data_in_reg = DFFE(U1_q_a[31]_PORT_A_data_in, U1_q_a[31]_clock_0, , , );
U1_q_a[31]_PORT_A_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[31]_PORT_A_address_reg = DFFE(U1_q_a[31]_PORT_A_address, U1_q_a[31]_clock_0, , , );
U1_q_a[31]_PORT_B_address = BUS(E1L184, E1L186, E1L187, E1L188, E1L189, E1L190, E1L191, E1L192);
U1_q_a[31]_PORT_B_address_reg = DFFE(U1_q_a[31]_PORT_B_address, U1_q_a[31]_clock_0, , , );
U1_q_a[31]_PORT_A_write_enable = C1L5;
U1_q_a[31]_PORT_A_write_enable_reg = DFFE(U1_q_a[31]_PORT_A_write_enable, U1_q_a[31]_clock_0, , , );
U1_q_a[31]_clock_0 = !MIPS_clock;
U1_q_a[31]_PORT_A_data_out = MEMORY(U1_q_a[31]_PORT_A_data_in_reg, , U1_q_a[31]_PORT_A_address_reg, U1_q_a[31]_PORT_B_address_reg, U1_q_a[31]_PORT_A_write_enable_reg, , , , U1_q_a[31]_clock_0, , , , , );
U1_q_a[31] = U1_q_a[31]_PORT_A_data_out[0];


--A1L149 is Mux28~434
A1L149 = M1_pixel_column[4] & U1_q_a[27] # !M1_pixel_column[4] & (U1_q_a[31]);


--A1L150 is Mux28~435
A1L150 = A1L136 & (A1L149 # A1L59 & A1L148) # !A1L136 & A1L59 & A1L148;


--A1L203 is Mux35~2265
A1L203 = M1_pixel_row[6] & (A1L202 & (A1L150) # !A1L202 & A1L123) # !M1_pixel_row[6] & (A1L202);


--A1L189 is Mux34~2085
A1L189 = A1L190 # A1L188 # A1L225 & A1L203;


--A1L31 is char_address~3152
A1L31 = !A1L244 & (A1L30 # A1L10 & A1L189);


--S1_q_a[4] is lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[4]
--RAM Block Operation Mode: ROM
--Port A Depth: 60, Port A Width: 1
--Port A Logical Depth: 60, Port A Logical Width: 6
--Port A Input: Registered, Port A Output: Un-registered
S1_q_a[4]_PORT_A_address = BUS(M1_pixel_column[4], M1_pixel_column[5], M1_pixel_row[5], M1_pixel_row[6], M1_pixel_row[7], M1_pixel_row[8]);
S1_q_a[4]_PORT_A_address_reg = DFFE(S1_q_a[4]_PORT_A_address, S1_q_a[4]_clock_0, , , );
S1_q_a[4]_clock_0 = !V1__clk0;
S1_q_a[4]_PORT_A_data_out = MEMORY(, , S1_q_a[4]_PORT_A_address_reg, , , , , , S1_q_a[4]_clock_0, , , , , );
S1_q_a[4] = S1_q_a[4]_PORT_A_data_out[0];


--A1L32 is char_address~3153
A1L32 = S1_q_a[4] & !A1L245;


--A1L172 is Mux33~1057
A1L172 = M1_pixel_row[8] & A1L51 & (!M1_pixel_row[7] # !M1_pixel_row[6]);


--A1L173 is Mux33~1058
A1L173 = M1_pixel_row[5] & !M1_pixel_row[6];


--A1L60 is Mux1~697
A1L60 = M1_pixel_column[8] & !M1_pixel_column[7] & !M1_pixel_column[9];


--A1L61 is Mux1~698
A1L61 = char_address[4] & (!M1_pixel_column[6] # !A1L50) # !char_address[4] & A1L60 & (!M1_pixel_column[6]);


--A1L62 is Mux1~699
A1L62 = A1L60 & M1_pixel_column[4] # !A1L60 & (char_address[4]);


--A1L174 is Mux33~1059
A1L174 = A1L173 & (M1_pixel_column[5] & A1L61 # !M1_pixel_column[5] & (A1L62));


--A1L175 is Mux33~1060
A1L175 = M1_pixel_column[7] & M1_pixel_column[6] & M1_pixel_column[5] & !M1_pixel_column[8] # !M1_pixel_column[7] & M1_pixel_column[8] & (!M1_pixel_column[5] # !M1_pixel_column[6]);


--A1L176 is Mux33~1061
A1L176 = char_address[4] # !M1_pixel_row[5];


--A1L177 is Mux33~1062
A1L177 = M1_pixel_row[7] # M1_pixel_row[6] & (A1L175 # A1L176);


--A1L178 is Mux33~1063
A1L178 = A1L172 # !M1_pixel_row[8] & (A1L174 # A1L177);


--A1L33 is char_address~3154
A1L33 = !A1L244 & (A1L32 # A1L10 & A1L178);


--A1L169 is Mux32~552
A1L169 = M1_pixel_row[8] & M1_pixel_row[6] # !M1_pixel_row[8] & (A1L179 & (char_address[5]) # !A1L179 & M1_pixel_row[6]);


--A1L170 is Mux32~553
A1L170 = M1_pixel_row[7] & A1L51 & (M1_pixel_row[8]) # !M1_pixel_row[7] & (M1_pixel_row[5] & !M1_pixel_row[8]);


--A1L171 is Mux32~554
A1L171 = A1L248 # A1L169 # !A1L170;


--S1_q_a[5] is lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[5]
--RAM Block Operation Mode: ROM
--Port A Depth: 60, Port A Width: 1
--Port A Logical Depth: 60, Port A Logical Width: 6
--Port A Input: Registered, Port A Output: Un-registered
S1_q_a[5]_PORT_A_address = BUS(M1_pixel_column[4], M1_pixel_column[5], M1_pixel_row[5], M1_pixel_row[6], M1_pixel_row[7], M1_pixel_row[8]);
S1_q_a[5]_PORT_A_address_reg = DFFE(S1_q_a[5]_PORT_A_address, S1_q_a[5]_clock_0, , , );
S1_q_a[5]_clock_0 = !V1__clk0;
S1_q_a[5]_PORT_A_data_out = MEMORY(, , S1_q_a[5]_PORT_A_address_reg, , , , , , S1_q_a[5]_clock_0, , , , , );
S1_q_a[5] = S1_q_a[5]_PORT_A_data_out[0];


--A1L34 is char_address~3155
A1L34 = A1L244 # A1L245 & A1L171 # !A1L245 & (S1_q_a[5]);


--M1L40 is VGA_SYNC:SYNC|h_count~251
M1L40 = M1L11 & (!M1L24 # !M1L23);


--J1_CHAR_COUNT[4] is LCD_Display:LCD|CHAR_COUNT[4]
J1_CHAR_COUNT[4] = DFFEAS(J1L16, V1__clk0,  ,  , J1L231, J1L214,  ,  , !J1_state.print_string);


--J1_CHAR_COUNT[1] is LCD_Display:LCD|CHAR_COUNT[1]
J1_CHAR_COUNT[1] = DFFEAS(J1L7, V1__clk0,  ,  , J1L231, J1L217,  ,  , !J1_state.print_string);


--J1_CHAR_COUNT[2] is LCD_Display:LCD|CHAR_COUNT[2]
J1_CHAR_COUNT[2] = DFFEAS(J1L10, V1__clk0,  ,  , J1L231, J1L216,  ,  , !J1_state.print_string);


--J1L132 is LCD_Display:LCD|Mux4~476
J1L132 = J1_CHAR_COUNT[1] & J1_CHAR_COUNT[2];


--J1_CHAR_COUNT[0] is LCD_Display:LCD|CHAR_COUNT[0]
J1_CHAR_COUNT[0] = DFFEAS(J1L4, V1__clk0,  ,  , J1L231, J1L218,  ,  , !J1_state.print_string);


--J1_CHAR_COUNT[3] is LCD_Display:LCD|CHAR_COUNT[3]
J1_CHAR_COUNT[3] = DFFEAS(J1L13, V1__clk0,  ,  , J1L231, J1L215,  ,  , !J1_state.print_string);


--J1L104 is LCD_Display:LCD|Equal3~22
J1L104 = J1_CHAR_COUNT[4] & J1L132 & J1_CHAR_COUNT[0] & J1_CHAR_COUNT[3];


--J1L103 is LCD_Display:LCD|Equal2~35
J1L103 = J1L132 & J1_CHAR_COUNT[0] & J1_CHAR_COUNT[3] & !J1_CHAR_COUNT[4];


--J1L207 is LCD_Display:LCD|Selector15~107
J1L207 = J1_state.print_string & !J1L104 & !J1L103;


--J1L107 is LCD_Display:LCD|LCD_E~91
J1L107 = !J1_state.drop_lcd_e & !J1_state.hold;


--J1_state.mode_set is LCD_Display:LCD|state.mode_set
J1_state.mode_set = DFFEAS(J1L237, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_state.line2 is LCD_Display:LCD|state.line2
J1_state.line2 = DFFEAS(J1L238, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_state.return_home is LCD_Display:LCD|state.return_home
J1_state.return_home = DFFEAS(J1L239, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L98 is LCD_Display:LCD|DATA_BUS_VALUE~1609
J1L98 = !J1_state.mode_set & !J1_state.line2 & !J1_state.return_home;


--J1L208 is LCD_Display:LCD|Selector15~108
J1L208 = J1L207 # J1_next_command.print_string & !J1L107 # !J1L98;


--J1_CLK_COUNT_400HZ[4] is LCD_Display:LCD|CLK_COUNT_400HZ[4]
J1_CLK_COUNT_400HZ[4] = DFFEAS(J1L37, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[3] is LCD_Display:LCD|CLK_COUNT_400HZ[3]
J1_CLK_COUNT_400HZ[3] = DFFEAS(J1L34, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[2] is LCD_Display:LCD|CLK_COUNT_400HZ[2]
J1_CLK_COUNT_400HZ[2] = DFFEAS(J1L31, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[1] is LCD_Display:LCD|CLK_COUNT_400HZ[1]
J1_CLK_COUNT_400HZ[1] = DFFEAS(J1L28, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1_CLK_COUNT_400HZ[0] is LCD_Display:LCD|CLK_COUNT_400HZ[0]
J1_CLK_COUNT_400HZ[0] = DFFEAS(J1L22, V1__clk0,  ,  ,  ,  ,  , J1L26,  );


--J1L22 is LCD_Display:LCD|CLK_COUNT_400HZ[0]~206
J1L22 = J1_CLK_COUNT_400HZ[0] $ VCC;

--J1L25 is LCD_Display:LCD|CLK_COUNT_400HZ[0]~321
J1L25 = CARRY(J1_CLK_COUNT_400HZ[0]);


--J1L28 is LCD_Display:LCD|CLK_COUNT_400HZ[1]~205
J1L28 = J1_CLK_COUNT_400HZ[1] & !J1L25 # !J1_CLK_COUNT_400HZ[1] & (J1L25 # GND);

--J1L29 is LCD_Display:LCD|CLK_COUNT_400HZ[1]~322
J1L29 = CARRY(!J1L25 # !J1_CLK_COUNT_400HZ[1]);


--J1L31 is LCD_Display:LCD|CLK_COUNT_400HZ[2]~204
J1L31 = J1_CLK_COUNT_400HZ[2] & (J1L29 $ GND) # !J1_CLK_COUNT_400HZ[2] & !J1L29 & VCC;

--J1L32 is LCD_Display:LCD|CLK_COUNT_400HZ[2]~323
J1L32 = CARRY(J1_CLK_COUNT_400HZ[2] & !J1L29);


--J1L34 is LCD_Display:LCD|CLK_COUNT_400HZ[3]~203
J1L34 = J1_CLK_COUNT_400HZ[3] & !J1L32 # !J1_CLK_COUNT_400HZ[3] & (J1L32 # GND);

--J1L35 is LCD_Display:LCD|CLK_COUNT_400HZ[3]~324
J1L35 = CARRY(!J1L32 # !J1_CLK_COUNT_400HZ[3]);


--J1L37 is LCD_Display:LCD|CLK_COUNT_400HZ[4]~202
J1L37 = J1_CLK_COUNT_400HZ[4] & (J1L35 $ GND) # !J1_CLK_COUNT_400HZ[4] & !J1L35 & VCC;

--J1L38 is LCD_Display:LCD|CLK_COUNT_400HZ[4]~325
J1L38 = CARRY(J1_CLK_COUNT_400HZ[4] & !J1L35);


--J1L40 is LCD_Display:LCD|CLK_COUNT_400HZ[5]~200
J1L40 = J1_CLK_COUNT_400HZ[5] & !J1L38 # !J1_CLK_COUNT_400HZ[5] & (J1L38 # GND);

--J1L41 is LCD_Display:LCD|CLK_COUNT_400HZ[5]~326
J1L41 = CARRY(!J1L38 # !J1_CLK_COUNT_400HZ[5]);


--J1L43 is LCD_Display:LCD|CLK_COUNT_400HZ[6]~201
J1L43 = J1_CLK_COUNT_400HZ[6] & (J1L41 $ GND) # !J1_CLK_COUNT_400HZ[6] & !J1L41 & VCC;

--J1L44 is LCD_Display:LCD|CLK_COUNT_400HZ[6]~327
J1L44 = CARRY(J1_CLK_COUNT_400HZ[6] & !J1L41);


--J1L46 is LCD_Display:LCD|CLK_COUNT_400HZ[7]~198
J1L46 = J1_CLK_COUNT_400HZ[7] & !J1L44 # !J1_CLK_COUNT_400HZ[7] & (J1L44 # GND);

--J1L47 is LCD_Display:LCD|CLK_COUNT_400HZ[7]~328
J1L47 = CARRY(!J1L44 # !J1_CLK_COUNT_400HZ[7]);


--J1L49 is LCD_Display:LCD|CLK_COUNT_400HZ[8]~199
J1L49 = J1_CLK_COUNT_400HZ[8] & (J1L47 $ GND) # !J1_CLK_COUNT_400HZ[8] & !J1L47 & VCC;

--J1L50 is LCD_Display:LCD|CLK_COUNT_400HZ[8]~329
J1L50 = CARRY(J1_CLK_COUNT_400HZ[8] & !J1L47);


--J1L52 is LCD_Display:LCD|CLK_COUNT_400HZ[9]~197
J1L52 = J1_CLK_COUNT_400HZ[9] & !J1L50 # !J1_CLK_COUNT_400HZ[9] & (J1L50 # GND);

--J1L53 is LCD_Display:LCD|CLK_COUNT_400HZ[9]~330
J1L53 = CARRY(!J1L50 # !J1_CLK_COUNT_400HZ[9]);


--J1L55 is LCD_Display:LCD|CLK_COUNT_400HZ[10]~196
J1L55 = J1_CLK_COUNT_400HZ[10] & (J1L53 $ GND) # !J1_CLK_COUNT_400HZ[10] & !J1L53 & VCC;

--J1L56 is LCD_Display:LCD|CLK_COUNT_400HZ[10]~331
J1L56 = CARRY(J1_CLK_COUNT_400HZ[10] & !J1L53);


--J1L58 is LCD_Display:LCD|CLK_COUNT_400HZ[11]~195
J1L58 = J1_CLK_COUNT_400HZ[11] & !J1L56 # !J1_CLK_COUNT_400HZ[11] & (J1L56 # GND);

--J1L59 is LCD_Display:LCD|CLK_COUNT_400HZ[11]~332
J1L59 = CARRY(!J1L56 # !J1_CLK_COUNT_400HZ[11]);


--J1L61 is LCD_Display:LCD|CLK_COUNT_400HZ[12]~194
J1L61 = J1_CLK_COUNT_400HZ[12] & (J1L59 $ GND) # !J1_CLK_COUNT_400HZ[12] & !J1L59 & VCC;

--J1L62 is LCD_Display:LCD|CLK_COUNT_400HZ[12]~333
J1L62 = CARRY(J1_CLK_COUNT_400HZ[12] & !J1L59);


--J1L64 is LCD_Display:LCD|CLK_COUNT_400HZ[13]~191
J1L64 = J1_CLK_COUNT_400HZ[13] & !J1L62 # !J1_CLK_COUNT_400HZ[13] & (J1L62 # GND);

--J1L65 is LCD_Display:LCD|CLK_COUNT_400HZ[13]~334
J1L65 = CARRY(!J1L62 # !J1_CLK_COUNT_400HZ[13]);


--J1L67 is LCD_Display:LCD|CLK_COUNT_400HZ[14]~192
J1L67 = J1_CLK_COUNT_400HZ[14] & (J1L65 $ GND) # !J1_CLK_COUNT_400HZ[14] & !J1L65 & VCC;

--J1L68 is LCD_Display:LCD|CLK_COUNT_400HZ[14]~335
J1L68 = CARRY(J1_CLK_COUNT_400HZ[14] & !J1L65);


--J1L70 is LCD_Display:LCD|CLK_COUNT_400HZ[15]~193
J1L70 = J1_CLK_COUNT_400HZ[15] & !J1L68 # !J1_CLK_COUNT_400HZ[15] & (J1L68 # GND);

--J1L71 is LCD_Display:LCD|CLK_COUNT_400HZ[15]~336
J1L71 = CARRY(!J1L68 # !J1_CLK_COUNT_400HZ[15]);


--J1L73 is LCD_Display:LCD|CLK_COUNT_400HZ[16]~187
J1L73 = J1_CLK_COUNT_400HZ[16] & (J1L71 $ GND) # !J1_CLK_COUNT_400HZ[16] & !J1L71 & VCC;

--J1L74 is LCD_Display:LCD|CLK_COUNT_400HZ[16]~337
J1L74 = CARRY(J1_CLK_COUNT_400HZ[16] & !J1L71);


--J1L26 is LCD_Display:LCD|CLK_COUNT_400HZ[0]~338
J1L26 = Reset # !J1L24;


--J1L76 is LCD_Display:LCD|CLK_COUNT_400HZ[17]~188
J1L76 = J1_CLK_COUNT_400HZ[17] & !J1L74 # !J1_CLK_COUNT_400HZ[17] & (J1L74 # GND);

--J1L77 is LCD_Display:LCD|CLK_COUNT_400HZ[17]~339
J1L77 = CARRY(!J1L74 # !J1_CLK_COUNT_400HZ[17]);


--J1L79 is LCD_Display:LCD|CLK_COUNT_400HZ[18]~189
J1L79 = J1_CLK_COUNT_400HZ[18] & (J1L77 $ GND) # !J1_CLK_COUNT_400HZ[18] & !J1L77 & VCC;

--J1L80 is LCD_Display:LCD|CLK_COUNT_400HZ[18]~340
J1L80 = CARRY(J1_CLK_COUNT_400HZ[18] & !J1L77);


--J1L82 is LCD_Display:LCD|CLK_COUNT_400HZ[19]~190
J1L82 = J1_CLK_COUNT_400HZ[19] $ J1L80;


--J1L158 is LCD_Display:LCD|Mux6~664
J1L158 = T1_q_a[20] & J1_CHAR_COUNT[2] # !J1_CHAR_COUNT[4];


--J1L118 is LCD_Display:LCD|Mux2~70
J1L118 = J1_CHAR_COUNT[3] & !J1_CHAR_COUNT[2] & !J1_CHAR_COUNT[0];


--J1L159 is LCD_Display:LCD|Mux6~665
J1L159 = J1_CHAR_COUNT[4] & (T1_q_a[24] # !J1_CHAR_COUNT[2]);


--J1L160 is LCD_Display:LCD|Mux6~666
J1L160 = J1_CHAR_COUNT[4] & J1_CHAR_COUNT[0] & !J1_CHAR_COUNT[2] # !J1_CHAR_COUNT[3];


--J1L161 is LCD_Display:LCD|Mux6~667
J1L161 = J1_CHAR_COUNT[3] & (J1_CHAR_COUNT[4] # J1_CHAR_COUNT[2] # J1_CHAR_COUNT[0]);


--J1L162 is LCD_Display:LCD|Mux6~668
J1L162 = J1L160 & (J1L161 & T1_q_a[4] # !J1L161 & (J1L159)) # !J1L160 & (!J1L161);


--J1L163 is LCD_Display:LCD|Mux6~669
J1L163 = J1L118 & (J1L162 & (H1_PC[4]) # !J1L162 & T1_q_a[8]) # !J1L118 & (J1L162);


--J1L164 is LCD_Display:LCD|Mux6~670
J1L164 = J1_CHAR_COUNT[0] & !J1_CHAR_COUNT[2];


--J1L165 is LCD_Display:LCD|Mux6~671
J1L165 = J1_CHAR_COUNT[4] & (T1_q_a[0] # !J1_CHAR_COUNT[3]);


--J1L166 is LCD_Display:LCD|Mux6~672
J1L166 = J1_CHAR_COUNT[2] # J1_CHAR_COUNT[4] & J1_CHAR_COUNT[3] & !J1_CHAR_COUNT[0];


--J1L167 is LCD_Display:LCD|Mux6~673
J1L167 = J1_CHAR_COUNT[2] # J1_CHAR_COUNT[4] & J1_CHAR_COUNT[0];


--J1L168 is LCD_Display:LCD|Mux6~674
J1L168 = J1L166 & (J1L167 & (J1L165) # !J1L167 & T1_q_a[16]) # !J1L166 & (!J1L167);


--J1L169 is LCD_Display:LCD|Mux6~675
J1L169 = J1L164 & (J1L168 & H1_PC[8] # !J1L168 & (T1_q_a[12])) # !J1L164 & (J1L168);


--J1L170 is LCD_Display:LCD|Mux6~676
J1L170 = J1_CHAR_COUNT[3] & J1L169 # !J1_CHAR_COUNT[3] & (J1L164 & (!J1_CHAR_COUNT[4]) # !J1L164 & J1L169);


--J1L171 is LCD_Display:LCD|Mux6~677
J1L171 = J1_CHAR_COUNT[0] & (J1_CHAR_COUNT[1] & (!J1_CHAR_COUNT[3]) # !J1_CHAR_COUNT[1] & J1_CHAR_COUNT[2]);


--J1L172 is LCD_Display:LCD|Mux6~678
J1L172 = !J1_CHAR_COUNT[1] & (J1_CHAR_COUNT[4] & !J1_CHAR_COUNT[3] # !J1L171);


--J1L173 is LCD_Display:LCD|Mux6~679
J1L173 = J1L172 & (J1L171 & T1_q_a[28] # !J1L171 & (J1L170)) # !J1L172 & (!J1L171);


--J1_Mux6 is LCD_Display:LCD|Mux6
J1_Mux6 = J1_CHAR_COUNT[1] & (J1L173 & (J1L163) # !J1L173 & J1L158) # !J1_CHAR_COUNT[1] & (J1L173);


--J1L115 is LCD_Display:LCD|Mux0~25
J1L115 = J1_CHAR_COUNT[3] # J1_CHAR_COUNT[2] & (J1_CHAR_COUNT[4] # !J1_CHAR_COUNT[1]);


--J1L119 is LCD_Display:LCD|Mux2~71
J1L119 = J1_CHAR_COUNT[2] & !J1_CHAR_COUNT[0] & (J1_CHAR_COUNT[1] $ J1_CHAR_COUNT[4]) # !J1_CHAR_COUNT[2] & (J1_CHAR_COUNT[1]);


--J1L120 is LCD_Display:LCD|Mux2~72
J1L120 = J1L119 & !J1_CHAR_COUNT[3];


--J1L121 is LCD_Display:LCD|Mux2~73
J1L121 = J1L120 # J1L118 & !J1_CHAR_COUNT[4] & !J1_CHAR_COUNT[1];


--J1L102 is LCD_Display:LCD|Equal0~79
J1L102 = J1L115 & !J1L121 & !J1L117;


--J1L133 is LCD_Display:LCD|Mux4~477
J1L133 = J1_CHAR_COUNT[4] & !J1_CHAR_COUNT[3] # !J1_CHAR_COUNT[2] # !J1_CHAR_COUNT[1];


--J1L134 is LCD_Display:LCD|Mux4~478
J1L134 = !J1_CHAR_COUNT[2] & !J1_CHAR_COUNT[3];


--J1L122 is LCD_Display:LCD|Mux3~212
J1L122 = J1_CHAR_COUNT[0] & T1_q_a[15] # !J1_CHAR_COUNT[0] & (T1_q_a[19]);


--J1L123 is LCD_Display:LCD|Mux3~213
J1L123 = J1_CHAR_COUNT[3] & !T1_q_a[3] & (!J1L131) # !J1_CHAR_COUNT[3] & (T1_q_a[31] & J1L131);


--J1L124 is LCD_Display:LCD|Mux3~214
J1L124 = J1_CHAR_COUNT[2] & J1_CHAR_COUNT[4] & (J1L131 $ !J1L123) # !J1_CHAR_COUNT[2] & (!J1L131);


--J1L135 is LCD_Display:LCD|Mux4~479
J1L135 = J1_CHAR_COUNT[1] & (J1_CHAR_COUNT[0] # !J1_CHAR_COUNT[2]);


--J1L125 is LCD_Display:LCD|Mux3~215
J1L125 = J1L135 & (T1_q_a[23] # !J1L132) # !J1L135 & T1_q_a[27] & J1L132;


--J1L126 is LCD_Display:LCD|Mux3~216
J1L126 = J1_CHAR_COUNT[0] & (J1_CHAR_COUNT[4]) # !J1_CHAR_COUNT[0] & (J1_CHAR_COUNT[4] & T1_q_a[11] # !J1_CHAR_COUNT[4] & (H1_PC[7]));


--J1L127 is LCD_Display:LCD|Mux3~217
J1L127 = J1_CHAR_COUNT[0] & (J1L126 & (T1_q_a[7]) # !J1L126 & H1_PC[3]) # !J1_CHAR_COUNT[0] & (J1L126);


--J1L128 is LCD_Display:LCD|Mux3~218
J1L128 = J1L132 # J1_CHAR_COUNT[3] & J1L127 & J1L125;


--J1L129 is LCD_Display:LCD|Mux3~219
J1L129 = J1L125 & (J1L128) # !J1L125 & !J1L128 & (J1L134 # J1L124);


--J1L148 is LCD_Display:LCD|Mux5~229
J1L148 = T1_q_a[21] & J1_CHAR_COUNT[2] # !J1_CHAR_COUNT[4];


--J1L149 is LCD_Display:LCD|Mux5~230
J1L149 = J1_CHAR_COUNT[4] & (T1_q_a[25] # !J1_CHAR_COUNT[2]);


--J1L150 is LCD_Display:LCD|Mux5~231
J1L150 = J1L160 & (J1L161 & T1_q_a[5] # !J1L161 & (J1L149)) # !J1L160 & (!J1L161);


--J1L151 is LCD_Display:LCD|Mux5~232
J1L151 = J1L118 & (J1L150 & (H1_PC[5]) # !J1L150 & T1_q_a[9]) # !J1L118 & (J1L150);


--J1L152 is LCD_Display:LCD|Mux5~233
J1L152 = T1_q_a[1] & J1_CHAR_COUNT[4] & J1_CHAR_COUNT[3];


--J1L153 is LCD_Display:LCD|Mux5~234
J1L153 = J1L166 & (J1L167 & (J1L152) # !J1L167 & T1_q_a[17]) # !J1L166 & (J1L167);


--J1L154 is LCD_Display:LCD|Mux5~235
J1L154 = J1L164 & (J1L153 & (T1_q_a[13]) # !J1L153 & H1_PC[9]) # !J1L164 & (J1L153);


--J1L155 is LCD_Display:LCD|Mux5~236
J1L155 = J1L164 & (J1_CHAR_COUNT[3] & J1L154 # !J1_CHAR_COUNT[3] & (J1_CHAR_COUNT[4])) # !J1L164 & J1L154;


--J1L156 is LCD_Display:LCD|Mux5~237
J1L156 = J1L172 & (J1L171 & T1_q_a[29] # !J1L171 & (J1L155)) # !J1L172 & (!J1L171);


--J1_Mux5 is LCD_Display:LCD|Mux5
J1_Mux5 = J1_CHAR_COUNT[1] & (J1L156 & (J1L151) # !J1L156 & J1L148) # !J1_CHAR_COUNT[1] & (J1L156);


--J1L136 is LCD_Display:LCD|Mux4~480
J1L136 = J1_CHAR_COUNT[0] & (J1_CHAR_COUNT[4]) # !J1_CHAR_COUNT[0] & (J1_CHAR_COUNT[4] & T1_q_a[10] # !J1_CHAR_COUNT[4] & (H1_PC[6]));


--J1L137 is LCD_Display:LCD|Mux4~481
J1L137 = J1_CHAR_COUNT[0] & (J1L136 & (T1_q_a[6]) # !J1L136 & H1_PC[2]) # !J1_CHAR_COUNT[0] & (J1L136);


--J1L138 is LCD_Display:LCD|Mux4~482
J1L138 = J1_CHAR_COUNT[3] & J1L137 # !J1_CHAR_COUNT[3] & (J1_CHAR_COUNT[4] & J1_CHAR_COUNT[0]);


--J1L139 is LCD_Display:LCD|Mux4~483
J1L139 = J1_CHAR_COUNT[0] & T1_q_a[14] # !J1_CHAR_COUNT[0] & (T1_q_a[18]);


--J1L140 is LCD_Display:LCD|Mux4~484
J1L140 = J1_CHAR_COUNT[3] & !T1_q_a[2] & (!J1L146) # !J1_CHAR_COUNT[3] & (T1_q_a[30] & J1L146);


--J1L141 is LCD_Display:LCD|Mux4~485
J1L141 = J1_CHAR_COUNT[2] & J1_CHAR_COUNT[4] & (J1L146 $ !J1L140) # !J1_CHAR_COUNT[2] & (!J1L146);


--J1L142 is LCD_Display:LCD|Mux4~486
J1L142 = J1L134 & (J1_CHAR_COUNT[4] $ !J1_CHAR_COUNT[0]) # !J1L134 & (J1L141);


--J1L143 is LCD_Display:LCD|Mux4~487
J1L143 = J1L135 & (J1L132) # !J1L135 & (J1L132 & T1_q_a[26] # !J1L132 & (J1L142));


--J1L144 is LCD_Display:LCD|Mux4~488
J1L144 = J1L135 & (J1L143 & (T1_q_a[22]) # !J1L143 & J1L138) # !J1L135 & (J1L143);


--J1L114 is LCD_Display:LCD|LessThan1~98
J1L114 = J1L133 & J1L129 & (J1_Mux5 # J1L144);


--J1L202 is LCD_Display:LCD|Selector9~208
J1L202 = J1_state.print_string & (J1_Mux6 $ (J1L102 & J1L114));


--J1_state.display_clear is LCD_Display:LCD|state.display_clear
J1_state.display_clear = DFFEAS(J1L240, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L203 is LCD_Display:LCD|Selector9~209
J1L203 = J1L202 # J1_state.display_clear # J1_DATA_BUS_VALUE[0] & !J1L107;


--J1L130 is LCD_Display:LCD|Mux3~220
J1L130 = J1L133 & J1L129;


--J1L145 is LCD_Display:LCD|Mux4~489
J1L145 = J1L133 & J1L144;


--J1L199 is LCD_Display:LCD|Selector8~667
J1L199 = J1L102 & J1L130 & (J1_Mux5 # J1L145);


--J1L200 is LCD_Display:LCD|Selector8~668
J1L200 = J1_state.print_string & (J1_Mux5 $ (!J1_Mux6 & J1L199));


--J1L201 is LCD_Display:LCD|Selector8~669
J1L201 = J1_state.mode_set # J1L200 # J1_DATA_BUS_VALUE[1] & !J1L107;


--J1_state.display_on is LCD_Display:LCD|state.display_on
J1_state.display_on = DFFEAS(J1L241, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L195 is LCD_Display:LCD|Selector7~649
J1L195 = J1_state.mode_set # J1_state.display_on # J1_DATA_BUS_VALUE[2] & !J1L107;


--J1L196 is LCD_Display:LCD|Selector7~650
J1L196 = J1L102 & J1L129 & !J1_Mux5;


--J1L197 is LCD_Display:LCD|Selector7~651
J1L197 = J1L133 & J1L144 & J1_state.print_string;


--J1L198 is LCD_Display:LCD|Selector7~652
J1L198 = J1L195 # J1L197 & (J1_Mux6 # !J1L196);


--J1L1 is LCD_Display:LCD|Add1~184
J1L1 = J1L130 $ (J1_Mux6 # J1_Mux5 # J1L145);


--J1L191 is LCD_Display:LCD|Selector6~231
J1L191 = J1L1 # !J1_Mux5 & !J1L144 # !J1L102;


--J1L192 is LCD_Display:LCD|Selector6~232
J1L192 = J1_state.print_string & J1L133 & J1L129 & J1L191;


--J1_state.reset3 is LCD_Display:LCD|state.reset3
J1_state.reset3 = DFFEAS(J1L242, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_state.func_set is LCD_Display:LCD|state.func_set
J1_state.func_set = DFFEAS(J1L243, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_state.reset2 is LCD_Display:LCD|state.reset2
J1_state.reset2 = DFFEAS(J1L244, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1_state.display_off is LCD_Display:LCD|state.display_off
J1_state.display_off = DFFEAS(J1L245, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L99 is LCD_Display:LCD|DATA_BUS_VALUE~1610
J1L99 = !J1_state.display_on & !J1_state.display_off;


--J1L193 is LCD_Display:LCD|Selector6~233
J1L193 = J1_state.reset3 # J1_state.func_set # J1_state.reset2 # !J1L99;


--J1_state.reset1 is LCD_Display:LCD|state.reset1
J1_state.reset1 = DFFEAS(J1L232, V1__clk0,  ,  , J1L176,  ,  ,  ,  );


--J1L194 is LCD_Display:LCD|Selector6~234
J1L194 = J1L193 # J1_DATA_BUS_VALUE[3] & !J1L107 # !J1_state.reset1;


--J1L100 is LCD_Display:LCD|DATA_BUS_VALUE~1611
J1L100 = J1_CLK_400HZ_Enable & (J1L192 # J1L194) # !J1_CLK_400HZ_Enable & J1_DATA_BUS_VALUE[3];


--J1L101 is LCD_Display:LCD|DATA_BUS_VALUE~1612
J1L101 = !J1_state.print_string & !J1_state.mode_set & !J1_state.line2 & !J1_state.return_home;


--J1L90 is LCD_Display:LCD|DATA_BUS_VALUE[4]~1613
J1L90 = !Reset & (J1_state.display_clear # !J1L101 # !J1L99);


--J1L91 is LCD_Display:LCD|DATA_BUS_VALUE[4]~1614
J1L91 = J1_state.print_string & (J1L121 # J1L94) # !J1L90;


--J1L92 is LCD_Display:LCD|DATA_BUS_VALUE[4]~1615
J1L92 = Reset # J1_CLK_400HZ_Enable & !J1_state.drop_lcd_e & !J1_state.hold;


--J1L93 is LCD_Display:LCD|DATA_BUS_VALUE[4]~1616
J1L93 = J1_state.print_string & (J1L117 # J1L94) # !J1L90;


--J1L189 is LCD_Display:LCD|Selector3~331
J1L189 = J1_state.line2 # J1_DATA_BUS_VALUE[6] & (J1_state.drop_lcd_e # J1_state.hold);


--J1L190 is LCD_Display:LCD|Selector3~332
J1L190 = J1L189 # J1_state.print_string & (J1L199 # !J1L115);


--J1L188 is LCD_Display:LCD|Selector2~43
J1L188 = J1_state.line2 # J1_state.return_home # J1_DATA_BUS_VALUE[7] & !J1L107;


--H1L11 is Ifetch:IFE|PC_plus_4_out[2]~16
H1L11 = H1_PC[2] $ VCC;

--H1L12 is Ifetch:IFE|PC_plus_4_out[2]~17
H1L12 = CARRY(H1_PC[2]);


--E1L164 is Execute:EXE|Add_Result[0]~16
E1L164 = T1_q_a[0] & (H1L11 $ VCC) # !T1_q_a[0] & H1L11 & VCC;

--E1L165 is Execute:EXE|Add_Result[0]~17
E1L165 = CARRY(T1_q_a[0] & H1L11);


--H1L1 is Ifetch:IFE|next_PC~0
H1L1 = C1L6 & (E1L247 & E1L254 # !E1L256);


--E1L1 is Execute:EXE|Add0~554
E1L1 = !Reset & (H1L1 & E1L164 # !H1L1 & (H1L11));


--H1L13 is Ifetch:IFE|PC_plus_4_out[3]~18
H1L13 = H1_PC[3] & !H1L12 # !H1_PC[3] & (H1L12 # GND);

--H1L14 is Ifetch:IFE|PC_plus_4_out[3]~19
H1L14 = CARRY(!H1L12 # !H1_PC[3]);


--E1L166 is Execute:EXE|Add_Result[1]~18
E1L166 = T1_q_a[1] & (H1L13 & E1L165 & VCC # !H1L13 & !E1L165) # !T1_q_a[1] & (H1L13 & !E1L165 # !H1L13 & (E1L165 # GND));

--E1L167 is Execute:EXE|Add_Result[1]~19
E1L167 = CARRY(T1_q_a[1] & !H1L13 & !E1L165 # !T1_q_a[1] & (!E1L165 # !H1L13));


--E1L2 is Execute:EXE|Add0~555
E1L2 = !Reset & (H1L1 & E1L166 # !H1L1 & (H1L13));


--H1L15 is Ifetch:IFE|PC_plus_4_out[4]~20
H1L15 = H1_PC[4] & (H1L14 $ GND) # !H1_PC[4] & !H1L14 & VCC;

--H1L16 is Ifetch:IFE|PC_plus_4_out[4]~21
H1L16 = CARRY(H1_PC[4] & !H1L14);


--E1L168 is Execute:EXE|Add_Result[2]~20
E1L168 = (T1_q_a[2] $ H1L15 $ !E1L167) # GND;

--E1L169 is Execute:EXE|Add_Result[2]~21
E1L169 = CARRY(T1_q_a[2] & (H1L15 # !E1L167) # !T1_q_a[2] & H1L15 & !E1L167);


--E1L3 is Execute:EXE|Add0~556
E1L3 = !Reset & (H1L1 & E1L168 # !H1L1 & (H1L15));


--H1L17 is Ifetch:IFE|PC_plus_4_out[5]~22
H1L17 = H1_PC[5] & !H1L16 # !H1_PC[5] & (H1L16 # GND);

--H1L18 is Ifetch:IFE|PC_plus_4_out[5]~23
H1L18 = CARRY(!H1L16 # !H1_PC[5]);


--E1L170 is Execute:EXE|Add_Result[3]~22
E1L170 = T1_q_a[3] & (H1L17 & E1L169 & VCC # !H1L17 & !E1L169) # !T1_q_a[3] & (H1L17 & !E1L169 # !H1L17 & (E1L169 # GND));

--E1L171 is Execute:EXE|Add_Result[3]~23
E1L171 = CARRY(T1_q_a[3] & !H1L17 & !E1L169 # !T1_q_a[3] & (!E1L169 # !H1L17));


--E1L4 is Execute:EXE|Add0~557
E1L4 = !Reset & (H1L1 & E1L170 # !H1L1 & (H1L17));


--H1L19 is Ifetch:IFE|PC_plus_4_out[6]~24
H1L19 = H1_PC[6] & (H1L18 $ GND) # !H1_PC[6] & !H1L18 & VCC;

--H1L20 is Ifetch:IFE|PC_plus_4_out[6]~25
H1L20 = CARRY(H1_PC[6] & !H1L18);


--E1L172 is Execute:EXE|Add_Result[4]~24
E1L172 = (T1_q_a[4] $ H1L19 $ !E1L171) # GND;

--E1L173 is Execute:EXE|Add_Result[4]~25
E1L173 = CARRY(T1_q_a[4] & (H1L19 # !E1L171) # !T1_q_a[4] & H1L19 & !E1L171);


--E1L5 is Execute:EXE|Add0~558
E1L5 = !Reset & (H1L1 & E1L172 # !H1L1 & (H1L19));


--H1L21 is Ifetch:IFE|PC_plus_4_out[7]~26
H1L21 = H1_PC[7] & !H1L20 # !H1_PC[7] & (H1L20 # GND);

--H1L22 is Ifetch:IFE|PC_plus_4_out[7]~27
H1L22 = CARRY(!H1L20 # !H1_PC[7]);


--E1L174 is Execute:EXE|Add_Result[5]~26
E1L174 = T1_q_a[5] & (H1L21 & E1L173 & VCC # !H1L21 & !E1L173) # !T1_q_a[5] & (H1L21 & !E1L173 # !H1L21 & (E1L173 # GND));

--E1L175 is Execute:EXE|Add_Result[5]~27
E1L175 = CARRY(T1_q_a[5] & !H1L21 & !E1L173 # !T1_q_a[5] & (!E1L173 # !H1L21));


--E1L6 is Execute:EXE|Add0~559
E1L6 = !Reset & (H1L1 & E1L174 # !H1L1 & (H1L21));


--H1L23 is Ifetch:IFE|PC_plus_4_out[8]~28
H1L23 = H1_PC[8] & (H1L22 $ GND) # !H1_PC[8] & !H1L22 & VCC;

--H1L24 is Ifetch:IFE|PC_plus_4_out[8]~29
H1L24 = CARRY(H1_PC[8] & !H1L22);


--E1L176 is Execute:EXE|Add_Result[6]~28
E1L176 = (T1_q_a[6] $ H1L23 $ !E1L175) # GND;

--E1L177 is Execute:EXE|Add_Result[6]~29
E1L177 = CARRY(T1_q_a[6] & (H1L23 # !E1L175) # !T1_q_a[6] & H1L23 & !E1L175);


--E1L7 is Execute:EXE|Add0~560
E1L7 = !Reset & (H1L1 & E1L176 # !H1L1 & (H1L23));


--H1L25 is Ifetch:IFE|PC_plus_4_out[9]~30
H1L25 = H1_PC[9] $ H1L24;


--E1L178 is Execute:EXE|Add_Result[7]~30
E1L178 = T1_q_a[7] $ H1L25 $ E1L177;


--E1L8 is Execute:EXE|Add0~561
E1L8 = !Reset & (H1L1 & E1L178 # !H1L1 & (H1L25));


--G1L2417 is Idecode:ID|register_array~43154
G1L2417 = !Reset & (C1L4 & U1_q_a[16] # !C1L4 & (E1L201));


--G1L2466 is Idecode:ID|write_register_address[4]~455
G1L2466 = C1L2 & T1_q_a[15] # !C1L2 & (T1_q_a[20]);


--G1L2463 is Idecode:ID|write_register_address[1]~456
G1L2463 = C1L2 & T1_q_a[12] # !C1L2 & (T1_q_a[17]);


--G1L2462 is Idecode:ID|write_register_address[0]~457
G1L2462 = C1L2 & T1_q_a[11] # !C1L2 & (T1_q_a[16]);


--G1L2464 is Idecode:ID|write_register_address[2]~458
G1L2464 = C1L2 & T1_q_a[13] # !C1L2 & (T1_q_a[18]);


--G1L2465 is Idecode:ID|write_register_address[3]~459
G1L2465 = C1L2 & T1_q_a[14] # !C1L2 & (T1_q_a[19]);


--G1L1361 is Idecode:ID|process0~191
G1L1361 = G1L2463 # G1L2462 # G1L2464 # G1L2465;


--G1L1362 is Idecode:ID|process0~192
G1L1362 = C1L2 & (G1L2466 # G1L1361) # !C1L2 & C1L4 & (G1L2466 # G1L1361);


--G1L1 is Idecode:ID|Decoder0~395
G1L1 = G1L2462 & !G1L2463 & G1L2464 & !G1L2465;


--G1L2071 is Idecode:ID|register_array[21][26]~43155
G1L2071 = Reset # G1L2466 & G1L1362 & G1L1;


--G1L2 is Idecode:ID|Decoder0~396
G1L2 = G1L2462 & G1L2463 & !G1L2464 & !G1L2465;


--G1L2003 is Idecode:ID|register_array[19][26]~43156
G1L2003 = Reset # G1L2466 & G1L1362 & G1L2;


--G1L3 is Idecode:ID|Decoder0~397
G1L3 = G1L2462 & !G1L2463 & !G1L2464 & !G1L2465;


--G1L1918 is Idecode:ID|register_array[17][9]~43157
G1L1918 = Reset # G1L2466 & G1L1362 & G1L3;


--G1L4 is Idecode:ID|Decoder0~398
G1L4 = G1L2462 & G1L2463 & G1L2464 & !G1L2465;


--G1L2123 is Idecode:ID|register_array[23][10]~43158
G1L2123 = Reset # G1L2466 & G1L1362 & G1L4;


--G1L5 is Idecode:ID|Decoder0~399
G1L5 = G1L2462 & G1L2463 & !G1L2464 & G1L2465;


--G1L1731 is Idecode:ID|register_array[11][26]~43159
G1L1731 = Reset # !G1L2466 & G1L1362 & G1L5;


--G1L6 is Idecode:ID|Decoder0~400
G1L6 = G1L2462 & !G1L2463 & G1L2464 & G1L2465;


--G1L1799 is Idecode:ID|register_array[13][26]~43160
G1L1799 = Reset # !G1L2466 & G1L1362 & G1L6;


--G1L7 is Idecode:ID|Decoder0~401
G1L7 = G1L2462 & !G1L2463 & !G1L2464 & G1L2465;


--G1L1665 is Idecode:ID|register_array[9][28]~43161
G1L1665 = Reset # !G1L2466 & G1L1362 & G1L7;


--G1L8 is Idecode:ID|Decoder0~402
G1L8 = G1L2462 & G1L2463 & G1L2464 & G1L2465;


--G1L1867 is Idecode:ID|register_array[15][26]~43162
G1L1867 = Reset # !G1L2466 & G1L1362 & G1L8;


--G1L1438 is Idecode:ID|register_array[3][5]~43163
G1L1438 = Reset # !G1L2466 & G1L1362 & G1L2;


--G1L1505 is Idecode:ID|register_array[5][4]~43164
G1L1505 = Reset # !G1L2466 & G1L1362 & G1L1;


--G1L1376 is Idecode:ID|register_array[1][11]~43165
G1L1376 = Reset # !G1L2466 & G1L1362 & G1L3;


--G1L1574 is Idecode:ID|register_array[7][5]~43166
G1L1574 = Reset # !G1L2466 & G1L1362 & G1L4;


--G1L2324 is Idecode:ID|register_array[29][7]~43167
G1L2324 = Reset # G1L2466 & G1L1362 & G1L6;


--G1L2275 is Idecode:ID|register_array[27][26]~43168
G1L2275 = Reset # G1L2466 & G1L1362 & G1L5;


--G1L2199 is Idecode:ID|register_array[25][18]~43169
G1L2199 = Reset # G1L2466 & G1L1362 & G1L7;


--G1L2403 is Idecode:ID|register_array[31][18]~43170
G1L2403 = Reset # G1L2466 & G1L1362 & G1L8;


--G1L9 is Idecode:ID|Decoder0~403
G1L9 = !G1L2462 & !G1L2463 & G1L2464 & G1L2465;


--G1L1765 is Idecode:ID|register_array[12][26]~43171
G1L1765 = Reset # !G1L2466 & G1L1362 & G1L9;


--G1L10 is Idecode:ID|Decoder0~404
G1L10 = !G1L2462 & !G1L2463 & G1L2464 & !G1L2465;


--G1L2037 is Idecode:ID|register_array[20][26]~43172
G1L2037 = Reset # G1L2466 & G1L1362 & G1L10;


--G1L1469 is Idecode:ID|register_array[4][2]~43173
G1L1469 = Reset # !G1L2466 & G1L1362 & G1L10;


--G1L2302 is Idecode:ID|register_array[28][19]~43174
G1L2302 = Reset # G1L2466 & G1L1362 & G1L9;


--G1L11 is Idecode:ID|Decoder0~405
G1L11 = !G1L2462 & G1L2463 & !G1L2464 & !G1L2465;


--G1L1969 is Idecode:ID|register_array[18][26]~43175
G1L1969 = Reset # G1L2466 & G1L1362 & G1L11;


--G1L12 is Idecode:ID|Decoder0~406
G1L12 = !G1L2462 & G1L2463 & !G1L2464 & G1L2465;


--G1L1690 is Idecode:ID|register_array[10][19]~43176
G1L1690 = Reset # !G1L2466 & G1L1362 & G1L12;


--G1L1409 is Idecode:ID|register_array[2][10]~43177
G1L1409 = Reset # !G1L2466 & G1L1362 & G1L11;


--G1L2223 is Idecode:ID|register_array[26][8]~43178
G1L2223 = Reset # G1L2466 & G1L1362 & G1L12;


--G1L13 is Idecode:ID|Decoder0~407
G1L13 = !G1L2462 & !G1L2463 & !G1L2464 & G1L2465;


--G1L2167 is Idecode:ID|register_array[24][20]~43179
G1L2167 = Reset # G1L2466 & G1L1362 & G1L13;


--G1L14 is Idecode:ID|Decoder0~408
G1L14 = !G1L2462 & !G1L2463 & !G1L2464 & !G1L2465;


--G1L1904 is Idecode:ID|register_array[16][29]~43180
G1L1904 = Reset # G1L2466 & G1L1362 & G1L14;


--G1L1605 is Idecode:ID|register_array[8][2]~43181
G1L1605 = Reset # !G1L2466 & G1L1362 & G1L13;


--G1L15 is Idecode:ID|Decoder0~409
G1L15 = !G1L2462 & G1L2463 & G1L2464 & G1L2465;


--G1L1833 is Idecode:ID|register_array[14][26]~43182
G1L1833 = Reset # !G1L2466 & G1L1362 & G1L15;


--G1L16 is Idecode:ID|Decoder0~410
G1L16 = !G1L2462 & G1L2463 & G1L2464 & !G1L2465;


--G1L2101 is Idecode:ID|register_array[22][22]~43183
G1L2101 = Reset # G1L2466 & G1L1362 & G1L16;


--G1L1566 is Idecode:ID|register_array[6][31]~43184
G1L1566 = Reset # !G1L2466 & G1L1362 & G1L16;


--G1L2358 is Idecode:ID|register_array[30][7]~43185
G1L2358 = Reset # G1L2466 & G1L1362 & G1L15;


--G1L2418 is Idecode:ID|register_array~43186
G1L2418 = !Reset & (C1L4 & U1_q_a[12] # !C1L4 & (E1L197));


--G1L2419 is Idecode:ID|register_array~43187
G1L2419 = !Reset & (C1L4 & U1_q_a[20] # !C1L4 & (E1L205));


--G1L2420 is Idecode:ID|register_array~43188
G1L2420 = !Reset & (C1L4 & U1_q_a[8] # !C1L4 & (E1L193));


--G1L2421 is Idecode:ID|register_array~43189
G1L2421 = !Reset & (C1L4 & U1_q_a[11] # !C1L4 & (E1L196));


--G1L2422 is Idecode:ID|register_array~43190
G1L2422 = !Reset & (C1L4 & U1_q_a[10] # !C1L4 & (E1L195));


--G1L2423 is Idecode:ID|register_array~43191
G1L2423 = !Reset & (C1L4 & U1_q_a[9] # !C1L4 & (E1L194));


--E1L192 is Execute:EXE|ALU_Result[7]~382
E1L192 = E1L185 & (E1_ALU_ctl[1] & E1L42 # !E1_ALU_ctl[1] & (E1L142));


--G1L2424 is Idecode:ID|register_array~43192
G1L2424 = !Reset & (C1L4 & U1_q_a[7] # !C1L4 & (E1L192));


--E1L191 is Execute:EXE|ALU_Result[6]~383
E1L191 = E1L185 & (E1_ALU_ctl[1] & E1L40 # !E1_ALU_ctl[1] & (E1L162));


--G1L2425 is Idecode:ID|register_array~43193
G1L2425 = !Reset & (C1L4 & U1_q_a[6] # !C1L4 & (E1L191));


--E1L190 is Execute:EXE|ALU_Result[5]~384
E1L190 = E1L185 & (E1_ALU_ctl[1] & E1L38 # !E1_ALU_ctl[1] & (E1L160));


--G1L2426 is Idecode:ID|register_array~43194
G1L2426 = !Reset & (C1L4 & U1_q_a[5] # !C1L4 & (E1L190));


--G1L2427 is Idecode:ID|register_array~43195
G1L2427 = Reset # C1L4 & U1_q_a[4] # !C1L4 & (E1L189);


--G1L2428 is Idecode:ID|register_array~43196
G1L2428 = !Reset & (C1L4 & U1_q_a[4] # !C1L4 & (E1L189));


--E1L188 is Execute:EXE|ALU_Result[3]~385
E1L188 = E1L185 & (E1_ALU_ctl[1] & E1L34 # !E1_ALU_ctl[1] & (E1L146));


--G1L2429 is Idecode:ID|register_array~43197
G1L2429 = !Reset & (C1L4 & U1_q_a[3] # !C1L4 & (E1L188));


--G1L2430 is Idecode:ID|register_array~43198
G1L2430 = Reset # C1L4 & U1_q_a[3] # !C1L4 & (E1L188);


--E1L187 is Execute:EXE|ALU_Result[2]~386
E1L187 = E1L185 & (E1_ALU_ctl[1] & E1L32 # !E1_ALU_ctl[1] & (E1L144));


--G1L2431 is Idecode:ID|register_array~43199
G1L2431 = Reset # C1L4 & U1_q_a[2] # !C1L4 & (E1L187);


--G1L2432 is Idecode:ID|register_array~43200
G1L2432 = !Reset & (C1L4 & U1_q_a[2] # !C1L4 & (E1L187));


--E1L186 is Execute:EXE|ALU_Result[1]~387
E1L186 = E1L185 & (E1_ALU_ctl[1] & E1L30 # !E1_ALU_ctl[1] & (E1L131));


--G1L2433 is Idecode:ID|register_array~43201
G1L2433 = Reset # C1L4 & U1_q_a[1] # !C1L4 & (E1L186);


--G1L2434 is Idecode:ID|register_array~43202
G1L2434 = !Reset & (C1L4 & U1_q_a[1] # !C1L4 & (E1L186));


--G1L2435 is Idecode:ID|register_array~43203
G1L2435 = Reset # C1L4 & U1_q_a[0] # !C1L4 & (E1L184);


--G1L2436 is Idecode:ID|register_array~43204
G1L2436 = !Reset & (C1L4 & U1_q_a[0] # !C1L4 & (E1L184));


--G1L2437 is Idecode:ID|register_array~43205
G1L2437 = !Reset & (C1L4 & U1_q_a[15] # !C1L4 & (E1L200));


--G1L2438 is Idecode:ID|register_array~43206
G1L2438 = !Reset & (C1L4 & U1_q_a[14] # !C1L4 & (E1L199));


--G1L2439 is Idecode:ID|register_array~43207
G1L2439 = !Reset & (C1L4 & U1_q_a[13] # !C1L4 & (E1L198));


--G1L2440 is Idecode:ID|register_array~43208
G1L2440 = !Reset & (C1L4 & U1_q_a[19] # !C1L4 & (E1L204));


--G1L2441 is Idecode:ID|register_array~43209
G1L2441 = !Reset & (C1L4 & U1_q_a[18] # !C1L4 & (E1L203));


--G1L2442 is Idecode:ID|register_array~43210
G1L2442 = !Reset & (C1L4 & U1_q_a[17] # !C1L4 & (E1L202));


--G1L2443 is Idecode:ID|register_array~43211
G1L2443 = C1L4 & U1_q_a[31] # !C1L4 & (E1L112 & E1L185);


--G1L2444 is Idecode:ID|register_array~43212
G1L2444 = G1L2443 & !Reset;


--G1L2445 is Idecode:ID|register_array~43213
G1L2445 = C1L4 & U1_q_a[30] # !C1L4 & (E1L185 & E1L134);


--G1L2446 is Idecode:ID|register_array~43214
G1L2446 = G1L2445 & !Reset;


--G1L2447 is Idecode:ID|register_array~43215
G1L2447 = C1L4 & U1_q_a[29] # !C1L4 & (E1L185 & E1L149);


--G1L2448 is Idecode:ID|register_array~43216
G1L2448 = G1L2447 & !Reset;


--G1L2449 is Idecode:ID|register_array~43217
G1L2449 = C1L4 & U1_q_a[28] # !C1L4 & (E1L185 & E1L120);


--G1L2450 is Idecode:ID|register_array~43218
G1L2450 = G1L2449 & !Reset;


--G1L2451 is Idecode:ID|register_array~43219
G1L2451 = C1L4 & U1_q_a[27] # !C1L4 & (E1L185 & E1L122);


--G1L2452 is Idecode:ID|register_array~43220
G1L2452 = G1L2451 & !Reset;


--G1L2453 is Idecode:ID|register_array~43221
G1L2453 = C1L4 & U1_q_a[26] # !C1L4 & (E1L185 & E1L136);


--G1L2454 is Idecode:ID|register_array~43222
G1L2454 = G1L2453 & !Reset;


--G1L2455 is Idecode:ID|register_array~43223
G1L2455 = C1L4 & U1_q_a[25] # !C1L4 & (E1L185 & E1L151);


--G1L2456 is Idecode:ID|register_array~43224
G1L2456 = G1L2455 & !Reset;


--G1L2457 is Idecode:ID|register_array~43225
G1L2457 = C1L4 & U1_q_a[24] # !C1L4 & (E1L185 & E1L116);


--G1L2458 is Idecode:ID|register_array~43226
G1L2458 = G1L2457 & !Reset;


--G1L2459 is Idecode:ID|register_array~43227
G1L2459 = !Reset & (C1L4 & U1_q_a[23] # !C1L4 & (E1L208));


--G1L2460 is Idecode:ID|register_array~43228
G1L2460 = !Reset & (C1L4 & U1_q_a[22] # !C1L4 & (E1L207));


--G1L2461 is Idecode:ID|register_array~43229
G1L2461 = !Reset & (C1L4 & U1_q_a[21] # !C1L4 & (E1L206));


--L1_PB_single_pulse is onepulse:SP1|PB_single_pulse
L1_PB_single_pulse = DFFEAS(L1L3, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--A1L58 is MIPS_clock~5
A1L58 = MIPS_clock $ L1_PB_single_pulse;


--J1L4 is LCD_Display:LCD|CHAR_COUNT[0]~53
J1L4 = J1_CHAR_COUNT[0] $ VCC;

--J1L5 is LCD_Display:LCD|CHAR_COUNT[0]~170
J1L5 = CARRY(J1_CHAR_COUNT[0]);


--J1L7 is LCD_Display:LCD|CHAR_COUNT[1]~54
J1L7 = J1_CHAR_COUNT[1] & !J1L5 # !J1_CHAR_COUNT[1] & (J1L5 # GND);

--J1L8 is LCD_Display:LCD|CHAR_COUNT[1]~171
J1L8 = CARRY(!J1L5 # !J1_CHAR_COUNT[1]);


--J1L10 is LCD_Display:LCD|CHAR_COUNT[2]~55
J1L10 = J1_CHAR_COUNT[2] & (J1L8 $ GND) # !J1_CHAR_COUNT[2] & !J1L8 & VCC;

--J1L11 is LCD_Display:LCD|CHAR_COUNT[2]~172
J1L11 = CARRY(J1_CHAR_COUNT[2] & !J1L8);


--J1L13 is LCD_Display:LCD|CHAR_COUNT[3]~56
J1L13 = J1_CHAR_COUNT[3] & !J1L11 # !J1_CHAR_COUNT[3] & (J1L11 # GND);

--J1L14 is LCD_Display:LCD|CHAR_COUNT[3]~173
J1L14 = CARRY(!J1L11 # !J1_CHAR_COUNT[3]);


--J1L16 is LCD_Display:LCD|CHAR_COUNT[4]~57
J1L16 = J1_CHAR_COUNT[4] $ !J1L14;


--J1L214 is LCD_Display:LCD|Selector22~17
J1L214 = J1_CHAR_COUNT[4] & J1_state.reset1;


--J1L231 is LCD_Display:LCD|state.reset1~607
J1L231 = J1_CLK_400HZ_Enable & !Reset;


--J1L217 is LCD_Display:LCD|Selector25~17
J1L217 = J1_CHAR_COUNT[1] & J1_state.reset1;


--J1L216 is LCD_Display:LCD|Selector24~17
J1L216 = J1_CHAR_COUNT[2] & J1_state.reset1;


--J1L218 is LCD_Display:LCD|Selector26~17
J1L218 = J1_CHAR_COUNT[0] & J1_state.reset1;


--J1L215 is LCD_Display:LCD|Selector23~17
J1L215 = J1_CHAR_COUNT[3] & J1_state.reset1;


--J1_next_command.mode_set is LCD_Display:LCD|next_command.mode_set
J1_next_command.mode_set = DFFEAS(J1L206, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L237 is LCD_Display:LCD|state~318
J1L237 = J1_state.hold & J1_next_command.mode_set;


--J1_next_command.line2 is LCD_Display:LCD|next_command.line2
J1_next_command.line2 = DFFEAS(J1L209, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L238 is LCD_Display:LCD|state~319
J1L238 = J1_state.hold & J1_next_command.line2;


--J1_next_command.return_home is LCD_Display:LCD|next_command.return_home
J1_next_command.return_home = DFFEAS(J1L210, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L239 is LCD_Display:LCD|state~320
J1L239 = J1_state.hold & J1_next_command.return_home;


--J1_next_command.display_clear is LCD_Display:LCD|next_command.display_clear
J1_next_command.display_clear = DFFEAS(J1L213, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L240 is LCD_Display:LCD|state~321
J1L240 = J1_state.hold & J1_next_command.display_clear;


--J1_next_command.display_on is LCD_Display:LCD|next_command.display_on
J1_next_command.display_on = DFFEAS(J1L205, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L241 is LCD_Display:LCD|state~322
J1L241 = J1_state.hold & J1_next_command.display_on;


--J1_next_command.reset3 is LCD_Display:LCD|next_command.reset3
J1_next_command.reset3 = DFFEAS(J1L211, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L242 is LCD_Display:LCD|state~323
J1L242 = J1_state.hold & J1_next_command.reset3;


--J1_next_command.func_set is LCD_Display:LCD|next_command.func_set
J1_next_command.func_set = DFFEAS(J1L204, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L243 is LCD_Display:LCD|state~324
J1L243 = J1_state.hold & J1_next_command.func_set;


--J1_next_command.reset2 is LCD_Display:LCD|next_command.reset2
J1_next_command.reset2 = DFFEAS(J1L186, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--J1L244 is LCD_Display:LCD|state~325
J1L244 = !J1_next_command.reset2 & J1_state.hold;


--J1_next_command.display_off is LCD_Display:LCD|next_command.display_off
J1_next_command.display_off = DFFEAS(J1L212, V1__clk0,  ,  , J1L176,  ,  , Reset,  );


--J1L245 is LCD_Display:LCD|state~326
J1L245 = J1_state.hold & J1_next_command.display_off;


--PBSWITCH_7_debounced_Sync is PBSWITCH_7_debounced_Sync
PBSWITCH_7_debounced_Sync = DFFEAS(D1_pb_debounced, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--L1_PB_debounced_delay is onepulse:SP1|PB_debounced_delay
L1_PB_debounced_delay = DFFEAS(PBSWITCH_7_debounced_Sync, V1__clk0,  ,  ,  ,  ,  ,  ,  );


--L1L3 is onepulse:SP1|process0~0
L1L3 = PBSWITCH_7_debounced_Sync & !L1_PB_debounced_delay;


--J1L206 is LCD_Display:LCD|Selector14~38
J1L206 = J1_state.display_on # J1_next_command.mode_set & (J1_state.drop_lcd_e # J1_state.hold);


--J1L209 is LCD_Display:LCD|Selector16~40
J1L209 = J1_state.print_string & (J1L103 # J1_next_command.line2 & !J1L107) # !J1_state.print_string & (J1_next_command.line2 & !J1L107);


--J1L210 is LCD_Display:LCD|Selector17~40
J1L210 = J1_state.print_string & (J1L104 # J1_next_command.return_home & !J1L107) # !J1_state.print_string & (J1_next_command.return_home & !J1L107);


--J1L213 is LCD_Display:LCD|Selector21~38
J1L213 = J1_state.display_off # J1_next_command.display_clear & (J1_state.drop_lcd_e # J1_state.hold);


--J1L205 is LCD_Display:LCD|Selector13~38
J1L205 = J1_state.display_clear # J1_next_command.display_on & (J1_state.drop_lcd_e # J1_state.hold);


--J1L211 is LCD_Display:LCD|Selector19~38
J1L211 = J1_state.reset2 # J1_next_command.reset3 & (J1_state.drop_lcd_e # J1_state.hold);


--J1L204 is LCD_Display:LCD|Selector12~38
J1L204 = J1_state.reset3 # J1_next_command.func_set & (J1_state.drop_lcd_e # J1_state.hold);


--J1L185 is LCD_Display:LCD|next_command~342
J1L185 = Reset # J1_CLK_400HZ_Enable & !J1_state.reset1;


--J1L186 is LCD_Display:LCD|next_command~343
J1L186 = !J1L185 & (J1_next_command.reset2 # J1L107 & J1_CLK_400HZ_Enable);


--J1L212 is LCD_Display:LCD|Selector20~38
J1L212 = J1_state.func_set # J1_next_command.display_off & (J1_state.drop_lcd_e # J1_state.hold);


--D1_pb_debounced is debounce:DB1|pb_debounced
D1_pb_debounced = DFFEAS(D1L1, M1_vert_sync_out,  ,  ,  ,  ,  ,  ,  );


--D1_SHIFT_PB[0] is debounce:DB1|SHIFT_PB[0]
D1_SHIFT_PB[0] = DFFEAS(D1_SHIFT_PB[1], M1_vert_sync_out,  ,  ,  ,  ,  ,  ,  );


--D1_SHIFT_PB[1] is debounce:DB1|SHIFT_PB[1]
D1_SHIFT_PB[1] = DFFEAS(D1_SHIFT_PB[2], M1_vert_sync_out,  ,  ,  ,  ,  ,  ,  );


--D1_SHIFT_PB[2] is debounce:DB1|SHIFT_PB[2]
D1_SHIFT_PB[2] = DFFEAS(D1_SHIFT_PB[3], M1_vert_sync_out,  ,  ,  ,  ,  ,  ,  );


--D1_SHIFT_PB[3] is debounce:DB1|SHIFT_PB[3]
D1_SHIFT_PB[3] = DFFEAS(D1L8, M1_vert_sync_out,  ,  ,  ,  ,  ,  ,  );


--D1L1 is debounce:DB1|Equal0~34
D1L1 = D1_SHIFT_PB[0] # D1_SHIFT_PB[1] # D1_SHIFT_PB[2] # D1_SHIFT_PB[3];


--A1L35 is char_address~3156
A1L35 = T1_q_a[26] & T1_q_a[29] & C1L3 & A1L51;


--A1L248 is VIDEO_DISPLAY_DATA~175
A1L248 = A1L246 # M1_pixel_column[6] & !M1_pixel_column[5] & A1L50;


--A1L204 is Mux35~2266
A1L204 = M1_pixel_column[6] & !M1_pixel_column[5] & A1L210;


--J1L131 is LCD_Display:LCD|Mux3~221
J1L131 = J1_CHAR_COUNT[4] & (J1_CHAR_COUNT[2] & J1_CHAR_COUNT[0] # !J1_CHAR_COUNT[2] & (!J1L122)) # !J1_CHAR_COUNT[4] & J1_CHAR_COUNT[0];


--J1L146 is LCD_Display:LCD|Mux4~490
J1L146 = J1_CHAR_COUNT[4] & (J1_CHAR_COUNT[2] & J1_CHAR_COUNT[0] # !J1_CHAR_COUNT[2] & (!J1L139)) # !J1_CHAR_COUNT[4] & J1_CHAR_COUNT[0];


--J1L94 is LCD_Display:LCD|DATA_BUS_VALUE[4]~1617
J1L94 = J1L115 & !J1L121 & !J1L117 & !J1L114;


--J1L116 is LCD_Display:LCD|Mux1~57
J1L116 = J1_CHAR_COUNT[4] & (J1_CHAR_COUNT[1] # J1_CHAR_COUNT[0]) # !J1_CHAR_COUNT[4] & !J1_CHAR_COUNT[1] & (!J1_CHAR_COUNT[0] # !J1_CHAR_COUNT[3]);


--J1L117 is LCD_Display:LCD|Mux1~58
J1L117 = J1L116 & (J1_CHAR_COUNT[3] & (J1_CHAR_COUNT[2] # !J1_CHAR_COUNT[4]) # !J1_CHAR_COUNT[3] & (J1_CHAR_COUNT[4] $ J1_CHAR_COUNT[2])) # !J1L116 & J1_CHAR_COUNT[2] & (J1_CHAR_COUNT[3] $ J1_CHAR_COUNT[4]);


--A1L229 is Reset~86
A1L229 = !SW8;


--J1L232 is LCD_Display:LCD|state.reset1~608
J1L232 = !Reset;


--D1L8 is debounce:DB1|SHIFT_PB[3]~8
D1L8 = !PBSWITCH_7;


--DIPSwitch_1 is DIPSwitch_1
--operation mode is input

DIPSwitch_1 = INPUT();


--DIPSwitch_2 is DIPSwitch_2
--operation mode is input

DIPSwitch_2 = INPUT();


--DIPSwitch_4 is DIPSwitch_4
--operation mode is input

DIPSwitch_4 = INPUT();


--Clock_48Mhz is Clock_48Mhz
--operation mode is input

Clock_48Mhz = INPUT();


--DIPSwitch_3 is DIPSwitch_3
--operation mode is input

DIPSwitch_3 = INPUT();


--SW8 is SW8
--operation mode is input

SW8 = INPUT();


--PBSWITCH_7 is PBSWITCH_7
--operation mode is input

PBSWITCH_7 = INPUT();


--VGA_Red is VGA_Red
--operation mode is output

VGA_Red = OUTPUT(M1_red_out);


--VGA_Green is VGA_Green
--operation mode is output

VGA_Green = OUTPUT(M1_red_out);


--VGA_Blue is VGA_Blue
--operation mode is output

VGA_Blue = OUTPUT(M1_blue_out);


--VGA_Hsync is VGA_Hsync
--operation mode is output

VGA_Hsync = OUTPUT(M1_horiz_sync_out);


--VGA_Vsync is VGA_Vsync
--operation mode is output

VGA_Vsync = OUTPUT(M1_vert_sync_out);


--Video_blank_out is Video_blank_out
--operation mode is output

Video_blank_out = OUTPUT(M1_video_blank_out);


--Video_clock_out is Video_clock_out
--operation mode is output

Video_clock_out = OUTPUT(V1__clk0);


--LCD_RS is LCD_RS
--operation mode is output

LCD_RS = OUTPUT(J1_LCD_RS);


--LCD_E is LCD_E
--operation mode is output

LCD_E = OUTPUT(J1_LCD_E);


--LCD_RW is LCD_RW
--operation mode is output

LCD_RW = OUTPUT(J1_LCD_RW_INT);


--LCD_ON is LCD_ON
--operation mode is output

LCD_ON = OUTPUT(VCC);


--DATA_BUS[0] is DATA_BUS[0]
--operation mode is bidir

DATA_BUS[0]_tri_out = TRI(J1_DATA_BUS_VALUE[0], !J1_LCD_RW_INT);
DATA_BUS[0] = BIDIR(DATA_BUS[0]_tri_out);


--DATA_BUS[1] is DATA_BUS[1]
--operation mode is bidir

DATA_BUS[1]_tri_out = TRI(J1_DATA_BUS_VALUE[1], !J1_LCD_RW_INT);
DATA_BUS[1] = BIDIR(DATA_BUS[1]_tri_out);


--DATA_BUS[2] is DATA_BUS[2]
--operation mode is bidir

DATA_BUS[2]_tri_out = TRI(J1_DATA_BUS_VALUE[2], !J1_LCD_RW_INT);
DATA_BUS[2] = BIDIR(DATA_BUS[2]_tri_out);


--DATA_BUS[3] is DATA_BUS[3]
--operation mode is bidir

DATA_BUS[3]_tri_out = TRI(J1_DATA_BUS_VALUE[3], !J1_LCD_RW_INT);
DATA_BUS[3] = BIDIR(DATA_BUS[3]_tri_out);


--DATA_BUS[4] is DATA_BUS[4]
--operation mode is bidir

DATA_BUS[4]_tri_out = TRI(J1_DATA_BUS_VALUE[4], !J1_LCD_RW_INT);
DATA_BUS[4] = BIDIR(DATA_BUS[4]_tri_out);


--DATA_BUS[5] is DATA_BUS[5]
--operation mode is bidir

DATA_BUS[5]_tri_out = TRI(J1_DATA_BUS_VALUE[5], !J1_LCD_RW_INT);
DATA_BUS[5] = BIDIR(DATA_BUS[5]_tri_out);


--DATA_BUS[6] is DATA_BUS[6]
--operation mode is bidir

DATA_BUS[6]_tri_out = TRI(J1_DATA_BUS_VALUE[6], !J1_LCD_RW_INT);
DATA_BUS[6] = BIDIR(DATA_BUS[6]_tri_out);


--DATA_BUS[7] is DATA_BUS[7]
--operation mode is bidir

DATA_BUS[7]_tri_out = TRI(J1_DATA_BUS_VALUE[7], !J1_LCD_RW_INT);
DATA_BUS[7] = BIDIR(DATA_BUS[7]_tri_out);


