// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1695\sampleModel1695_4_sub\Mysubsystem_10.v
// Created: 2024-08-13 17:17:40
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_10
// Source Path: sampleModel1695_4_sub/Subsystem/Mysubsystem_10
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_10
          (In1,
           In2,
           y);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  y;


  reg [7:0] cfblk78_out1;  // uint8
  wire cfblk166_out1;
  wire cfblk6_out1;
  reg [8:0] cfblk78_div_temp;  // ufix9
  reg [8:0] cfblk78_t_0_0;  // ufix9


  always @(In1, In2) begin
    cfblk78_div_temp = 9'b000000000;
    cfblk78_t_0_0 = 9'b000000000;
    if (In2 == 8'b00000000) begin
      cfblk78_out1 = 8'b11111111;
    end
    else begin
      cfblk78_t_0_0 = {1'b0, In1};
      cfblk78_div_temp = cfblk78_t_0_0 / In2;
      if (cfblk78_div_temp[8] != 1'b0) begin
        cfblk78_out1 = 8'b11111111;
      end
      else begin
        cfblk78_out1 = cfblk78_div_temp[7:0];
      end
    end
  end



  assign cfblk166_out1 = (cfblk78_out1 != 8'b00000000 ? 1'b1 :
              1'b0);



  assign cfblk6_out1 = 1'b0;



  assign y = cfblk6_out1;

endmodule  // Mysubsystem_10

