// Seed: 3428517659
module module_0 (
    input wor id_0,
    output uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output wire id_5,
    input wor id_6,
    input wor id_7,
    input supply1 id_8,
    output tri id_9,
    output wor id_10,
    input supply0 id_11,
    output supply0 id_12,
    input supply0 id_13,
    input tri0 id_14,
    output tri0 module_0,
    input uwire id_16,
    input wire id_17,
    input wire id_18,
    output uwire id_19,
    output tri id_20,
    input tri id_21,
    output supply1 id_22,
    input supply1 id_23
    , id_46,
    input supply1 id_24,
    output tri0 id_25,
    input wand id_26,
    output wire id_27
    , id_47,
    output uwire id_28,
    input wor id_29,
    input uwire id_30,
    output wand id_31,
    input supply1 id_32,
    input wire id_33,
    output wire id_34,
    output wand id_35,
    output supply0 id_36,
    output supply1 id_37,
    input supply0 id_38,
    input supply1 id_39,
    input uwire id_40,
    output uwire id_41,
    input wor id_42,
    input supply0 id_43,
    input supply0 id_44
);
  assign id_5 = 1;
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    input  tri1  id_2,
    output uwire id_3
);
  logic [1  -  -1 : -1 'b0] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_3,
      id_1,
      id_2,
      id_2,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_5 = (-1);
  wire id_7;
endmodule
