# Advanced Synthesis and STA with DC

## Introduction to Course

## Agenda 

![image](https://github.com/user-attachments/assets/465e7ccd-0e4f-49a3-8499-9ac8be780f3b)

## Tools Used

![image](https://github.com/user-attachments/assets/c39fbdc8-eb36-461b-afae-dcfc6a5b533b)

## Prerequisites required

![image](https://github.com/user-attachments/assets/4c74f209-d0e4-4c10-b9fb-1f3ef7c845ec)

## Outcomes of the course

![image](https://github.com/user-attachments/assets/c4630ed1-c4f6-452c-8f39-a79e89545f7a)

# Basics of Digital Logic Design and Synthesis

![image](https://github.com/user-attachments/assets/6739f061-1dc8-4d20-b09d-ed649f272e4c)

## The specifications are written in Hardware Description Language

![image](https://github.com/user-attachments/assets/c7514fe8-8341-488d-8690-ca332dce3413)

### Every design starts with target specification. This decides the architecture of the chip.

### This specification represented in programming language is the RTL (Register Transfer Logic)

### Example of RTL. It is nothing but a code

![image](https://github.com/user-attachments/assets/3ab0f50f-b4dc-4b00-b811-17e1be156847)

# What is Synthesis?

![image](https://github.com/user-attachments/assets/9133ceaa-a321-438d-8404-a0b80b180d65)

# What is .lib?

![image](https://github.com/user-attachments/assets/a4722537-28b5-409b-9b93-52caa6356201)

# Why different flavours of gate?

![image](https://github.com/user-attachments/assets/d7d91bd4-58b8-486f-9cbc-a04ae6c4a959)

# Why we need Slow cells?

![image](https://github.com/user-attachments/assets/1318fc94-8234-4f5c-8267-17c5f00d8955)

# Faster Cells Vs Slower Cells

![image](https://github.com/user-attachments/assets/3c1dde0a-8c17-4a6f-8ab3-76504a89c8ad)








