#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Sep 15 14:25:40 2023
# Process ID: 8008
# Current directory: Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.runs/synth_1
# Command line: vivado.exe -log Edge_Det_and_Synch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Edge_Det_and_Synch.tcl
# Log file: Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.runs/synth_1/Edge_Det_and_Synch.vds
# Journal file: Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.runs/synth_1\vivado.jou
# Running On: TXAVM001, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 17179 MB
#-----------------------------------------------------------
source Edge_Det_and_Synch.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 433.625 ; gain = 163.055
Command: read_checkpoint -auto_incremental -incremental {Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.srcs/utils_1/imports/synth_1/Edge_Det_and_Synch.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.srcs/utils_1/imports/synth_1/Edge_Det_and_Synch.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Edge_Det_and_Synch -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8420
INFO: [Synth 8-11241] undeclared symbol 'w_clock_5hz_out', assumed default net type 'wire' [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.srcs/sources_1/new/Edge_Det_and_Synch.v:47]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.895 ; gain = 409.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Edge_Det_and_Synch' [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.srcs/sources_1/new/Edge_Det_and_Synch.v:24]
INFO: [Synth 8-6157] synthesizing module 'Freq_Div' [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Freq_Div/Freq_Div.srcs/sources_1/new/Freq_Div.v:24]
	Parameter divisor_size bound to: 27 - type: integer 
	Parameter divisor bound to: 27'b111011100110101100101000000 
INFO: [Synth 8-6155] done synthesizing module 'Freq_Div' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Freq_Div/Freq_Div.srcs/sources_1/new/Freq_Div.v:24]
INFO: [Synth 8-6157] synthesizing module 'Freq_Div__parameterized0' [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Freq_Div/Freq_Div.srcs/sources_1/new/Freq_Div.v:24]
	Parameter divisor_size bound to: 25 - type: integer 
	Parameter divisor bound to: 25'b1011111010111100001000000 
INFO: [Synth 8-6155] done synthesizing module 'Freq_Div__parameterized0' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Freq_Div/Freq_Div.srcs/sources_1/new/Freq_Div.v:24]
INFO: [Synth 8-6157] synthesizing module 'D_FF' [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.srcs/sources_1/new/D_FF.v:25]
INFO: [Synth 8-6155] done synthesizing module 'D_FF' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.srcs/sources_1/new/D_FF.v:25]
INFO: [Synth 8-6157] synthesizing module 'Edge_Det' [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.srcs/sources_1/new/Edge_Det.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Edge_Det' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.srcs/sources_1/new/Edge_Det.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Edge_Det_and_Synch' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.srcs/sources_1/new/Edge_Det_and_Synch.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1343.758 ; gain = 500.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1343.758 ; gain = 500.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1343.758 ; gain = 500.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1343.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Activities/Master_Constraints/zybo_z7_master.xdc]
Finished Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Activities/Master_Constraints/zybo_z7_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/School/ECE 530 - Digital Hardware Design/Activities/Master_Constraints/zybo_z7_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Edge_Det_and_Synch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Edge_Det_and_Synch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1391.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1391.992 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |    50|
|4     |LUT2   |    52|
|5     |LUT4   |    11|
|6     |LUT6   |     3|
|7     |FDCE   |    22|
|8     |FDPE   |    33|
|9     |IBUF   |     3|
|10    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1391.992 ; gain = 549.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1391.992 ; gain = 500.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1391.992 ; gain = 549.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1391.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1391.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5b27534b
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1391.992 ; gain = 934.508
INFO: [Common 17-1381] The checkpoint 'Y:/School/ECE 530 - Digital Hardware Design/Activities/02/Edge_Det_and_Synch/Edge_Det_and_Synch.runs/synth_1/Edge_Det_and_Synch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Edge_Det_and_Synch_utilization_synth.rpt -pb Edge_Det_and_Synch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 14:26:50 2023...
