begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2014 Ruslan Bukin<br@bsdpad.com>  * All rights reserved.  *  * This software was developed by SRI International and the University of  * Cambridge Computer Laboratory under DARPA/AFRL contract (FA8750-10-C-0237)  * ("CTSRD"), as part of the DARPA CRASH research programme.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * SOCFPGA Reset Manager.  * Chapter 3, Cyclone V Device Handbook (CV-5V2 2014.07.22)  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/timeet.h>
end_include

begin_include
include|#
directive|include
file|<sys/timetc.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<dev/fdt/fdt_common.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/fdt.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<arm/altera/socfpga/socfpga_common.h>
end_include

begin_include
include|#
directive|include
file|<arm/altera/socfpga/socfpga_rstmgr.h>
end_include

begin_include
include|#
directive|include
file|<arm/altera/socfpga/socfpga_l3regs.h>
end_include

begin_struct
struct|struct
name|rstmgr_softc
block|{
name|struct
name|resource
modifier|*
name|res
index|[
literal|1
index|]
decl_stmt|;
name|bus_space_tag_t
name|bst
decl_stmt|;
name|bus_space_handle_t
name|bsh
decl_stmt|;
name|device_t
name|dev
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
name|struct
name|rstmgr_softc
modifier|*
name|rstmgr_sc
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|resource_spec
name|rstmgr_spec
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_enum
enum|enum
block|{
name|RSTMGR_SYSCTL_FPGA2HPS
block|,
name|RSTMGR_SYSCTL_LWHPS2FPGA
block|,
name|RSTMGR_SYSCTL_HPS2FPGA
block|}
enum|;
end_enum

begin_function
specifier|static
name|int
name|l3remap
parameter_list|(
name|struct
name|rstmgr_softc
modifier|*
name|sc
parameter_list|,
name|int
name|remap
parameter_list|,
name|int
name|enable
parameter_list|)
block|{
name|uint32_t
name|addr
decl_stmt|,
name|paddr
decl_stmt|;
name|bus_addr_t
name|vaddr
decl_stmt|;
name|phandle_t
name|node
decl_stmt|;
name|int
name|reg
decl_stmt|;
comment|/* 	 * Control whether bridge is visible to L3 masters or not. 	 * Register is write-only. 	 */
name|reg
operator|=
name|REMAP_MPUZERO
expr_stmt|;
if|if
condition|(
name|enable
condition|)
name|reg
operator||=
operator|(
name|remap
operator|)
expr_stmt|;
else|else
name|reg
operator|&=
operator|~
operator|(
name|remap
operator|)
expr_stmt|;
name|node
operator|=
name|OF_finddevice
argument_list|(
literal|"l3regs"
argument_list|)
expr_stmt|;
if|if
condition|(
name|node
operator|==
operator|-
literal|1
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Can't find l3regs node\n"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|1
operator|)
return|;
block|}
if|if
condition|(
operator|(
name|OF_getprop
argument_list|(
name|node
argument_list|,
literal|"reg"
argument_list|,
operator|&
name|paddr
argument_list|,
sizeof|sizeof
argument_list|(
name|paddr
argument_list|)
argument_list|)
operator|)
operator|>
literal|0
condition|)
block|{
name|addr
operator|=
name|fdt32_to_cpu
argument_list|(
name|paddr
argument_list|)
expr_stmt|;
if|if
condition|(
name|bus_space_map
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|addr
argument_list|,
literal|0x4
argument_list|,
literal|0
argument_list|,
operator|&
name|vaddr
argument_list|)
operator|==
literal|0
condition|)
block|{
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr
argument_list|,
name|L3REGS_REMAP
argument_list|,
name|reg
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
block|}
return|return
operator|(
literal|1
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|rstmgr_sysctl
parameter_list|(
name|SYSCTL_HANDLER_ARGS
parameter_list|)
block|{
name|struct
name|rstmgr_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|enable
decl_stmt|;
name|int
name|remap
decl_stmt|;
name|int
name|err
decl_stmt|;
name|int
name|reg
decl_stmt|;
name|int
name|bit
decl_stmt|;
name|sc
operator|=
name|arg1
expr_stmt|;
switch|switch
condition|(
name|arg2
condition|)
block|{
case|case
name|RSTMGR_SYSCTL_FPGA2HPS
case|:
name|bit
operator|=
name|BRGMODRST_FPGA2HPS
expr_stmt|;
name|remap
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|RSTMGR_SYSCTL_LWHPS2FPGA
case|:
name|bit
operator|=
name|BRGMODRST_LWHPS2FPGA
expr_stmt|;
name|remap
operator|=
name|REMAP_LWHPS2FPGA
expr_stmt|;
break|break;
case|case
name|RSTMGR_SYSCTL_HPS2FPGA
case|:
name|bit
operator|=
name|BRGMODRST_HPS2FPGA
expr_stmt|;
name|remap
operator|=
name|REMAP_HPS2FPGA
expr_stmt|;
break|break;
default|default:
return|return
operator|(
literal|1
operator|)
return|;
block|}
empty_stmt|;
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|RSTMGR_BRGMODRST
argument_list|)
expr_stmt|;
name|enable
operator|=
name|reg
operator|&
name|bit
condition|?
literal|0
else|:
literal|1
expr_stmt|;
name|err
operator|=
name|sysctl_handle_int
argument_list|(
name|oidp
argument_list|,
operator|&
name|enable
argument_list|,
literal|0
argument_list|,
name|req
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|||
operator|!
name|req
operator|->
name|newptr
condition|)
return|return
operator|(
name|err
operator|)
return|;
if|if
condition|(
name|enable
operator|==
literal|1
condition|)
name|reg
operator|&=
operator|~
operator|(
name|bit
operator|)
expr_stmt|;
elseif|else
if|if
condition|(
name|enable
operator|==
literal|0
condition|)
name|reg
operator||=
operator|(
name|bit
operator|)
expr_stmt|;
else|else
return|return
operator|(
name|EINVAL
operator|)
return|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|RSTMGR_BRGMODRST
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|l3remap
argument_list|(
name|sc
argument_list|,
name|remap
argument_list|,
name|enable
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|rstmgr_warmreset
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|rstmgr_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|rstmgr_sc
expr_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
literal|1
operator|)
return|;
comment|/* Request warm reset */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|RSTMGR_CTRL
argument_list|,
name|CTRL_SWWARMRSTREQ
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|rstmgr_add_sysctl
parameter_list|(
name|struct
name|rstmgr_softc
modifier|*
name|sc
parameter_list|)
block|{
name|struct
name|sysctl_oid_list
modifier|*
name|children
decl_stmt|;
name|struct
name|sysctl_ctx_list
modifier|*
name|ctx
decl_stmt|;
name|ctx
operator|=
name|device_get_sysctl_ctx
argument_list|(
name|sc
operator|->
name|dev
argument_list|)
expr_stmt|;
name|children
operator|=
name|SYSCTL_CHILDREN
argument_list|(
name|device_get_sysctl_tree
argument_list|(
name|sc
operator|->
name|dev
argument_list|)
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_PROC
argument_list|(
name|ctx
argument_list|,
name|children
argument_list|,
name|OID_AUTO
argument_list|,
literal|"fpga2hps"
argument_list|,
name|CTLTYPE_UINT
operator||
name|CTLFLAG_RW
argument_list|,
name|sc
argument_list|,
name|RSTMGR_SYSCTL_FPGA2HPS
argument_list|,
name|rstmgr_sysctl
argument_list|,
literal|"I"
argument_list|,
literal|"Enable fpga2hps bridge"
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_PROC
argument_list|(
name|ctx
argument_list|,
name|children
argument_list|,
name|OID_AUTO
argument_list|,
literal|"lwhps2fpga"
argument_list|,
name|CTLTYPE_UINT
operator||
name|CTLFLAG_RW
argument_list|,
name|sc
argument_list|,
name|RSTMGR_SYSCTL_LWHPS2FPGA
argument_list|,
name|rstmgr_sysctl
argument_list|,
literal|"I"
argument_list|,
literal|"Enable lwhps2fpga bridge"
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_PROC
argument_list|(
name|ctx
argument_list|,
name|children
argument_list|,
name|OID_AUTO
argument_list|,
literal|"hps2fpga"
argument_list|,
name|CTLTYPE_UINT
operator||
name|CTLFLAG_RW
argument_list|,
name|sc
argument_list|,
name|RSTMGR_SYSCTL_HPS2FPGA
argument_list|,
name|rstmgr_sysctl
argument_list|,
literal|"I"
argument_list|,
literal|"Enable hps2fpga bridge"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|rstmgr_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"altr,rst-mgr"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Reset Manager"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|rstmgr_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|rstmgr_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
if|if
condition|(
name|bus_alloc_resources
argument_list|(
name|dev
argument_list|,
name|rstmgr_spec
argument_list|,
name|sc
operator|->
name|res
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not allocate resources\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Memory interface */
name|sc
operator|->
name|bst
operator|=
name|rman_get_bustag
argument_list|(
name|sc
operator|->
name|res
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bsh
operator|=
name|rman_get_bushandle
argument_list|(
name|sc
operator|->
name|res
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|rstmgr_sc
operator|=
name|sc
expr_stmt|;
name|rstmgr_add_sysctl
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|rstmgr_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|rstmgr_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|rstmgr_attach
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|rstmgr_driver
init|=
block|{
literal|"rstmgr"
block|,
name|rstmgr_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|rstmgr_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|rstmgr_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|rstmgr
argument_list|,
name|simplebus
argument_list|,
name|rstmgr_driver
argument_list|,
name|rstmgr_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

