$date
	Sun Oct 23 00:22:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#241465
b100 !
1"
#241466
b100 &
b100 %
1$
#241467
0"
#241470
b10 &
b10 %
#241474
b1 &
b1 %
1#
#241478
b0 &
0#
b0 %
0$
#1334427
b1101 !
1"
#1334430
b1101 &
b1101 %
1$
#1334431
0"
#1334434
b101000 &
b101000 %
#1334438
b10100 &
b10100 %
#1334442
b1010 &
b1010 %
#1334446
b101 &
b101 %
#1334450
b10000 &
b10000 %
#1334454
b1000 &
b1000 %
#1334458
b100 &
b100 %
#1334462
b10 &
b10 %
#1334466
b1 &
b1 %
1#
#1334470
b0 &
0#
b0 %
0$
#2319290
b10111 &
b10111 %
1$
b10111 !
1"
#2319291
0"
#2319294
b1000110 &
b1000110 %
#2319298
b100011 &
b100011 %
#2319302
b1101010 &
b1101010 %
#2319306
b110101 &
b110101 %
#2319310
b10100000 &
b10100000 %
#2319314
b1010000 &
b1010000 %
#2319318
b101000 &
b101000 %
#2319322
b10100 &
b10100 %
#2319326
b1010 &
b1010 %
#2319330
b101 &
b101 %
#2319334
b10000 &
b10000 %
#2319338
b1000 &
b1000 %
#2319342
b100 &
b100 %
#2319346
b10 &
b10 %
#2319350
b1 &
1#
b1 %
#2319354
b0 &
b0 %
0#
0$
#4500012
