// Generated for: spectre
// Generated on: Mar  7 01:02:09 2015
// Design library name: 16nm_Tests
// Design cell name: 6T_MultiBank_32K_Test
// Design view name: config
simulator lang=spectre
global 0 vdd! vcc!
parameters vdd=.675 vcc=vdd
include "/software/cadence/ncsu-FreePDK15/hspice_16nm_hp.include"
// BEGIN Flat Interface Elements
// Flattened IE at /~WriteEn uses port path 99999
// Flattened IE at /~W_Address<6> uses port path 99998
// Flattened IE at /~W_Address<7> uses port path 99997
// Flattened IE at /~W_Address<8> uses port path 99996
// Flattened IE at /~W_Address<9> uses port path 99995
// Flattened IE at /~W_Address<10> uses port path 99994
// Flattened IE at /~W_Address<11> uses port path 99993
// Flattened IE at /~W_Address<0> uses port path 99992
// Flattened IE at /~ReadEn uses port path 99991
// Flattened IE at /~W_Address<1> uses port path 99990
// Flattened IE at /~W_Address<2> uses port path 99989
// Flattened IE at /~W_Address<3> uses port path 99988
// Flattened IE at /~W_Address<4> uses port path 99987
// Flattened IE at /~W_Address<5> uses port path 99986
// Flattened IE at /~RData<13> uses port path 99985
// Flattened IE at /~RData<14> uses port path 99984
// Flattened IE at /~RData<15> uses port path 99983
// Flattened IE at /~RData<16> uses port path 99982
// Flattened IE at /~RData<17> uses port path 99981
// Flattened IE at /~RData<18> uses port path 99980
// Flattened IE at /~RData<19> uses port path 99979
// Flattened IE at /~RData<20> uses port path 99978
// Flattened IE at /~RData<21> uses port path 99977
// Flattened IE at /~RData<22> uses port path 99976
// Flattened IE at /~RData<23> uses port path 99975
// Flattened IE at /~RData<24> uses port path 99974
// Flattened IE at /~RData<25> uses port path 99973
// Flattened IE at /~RData<26> uses port path 99972
// Flattened IE at /~RData<27> uses port path 99971
// Flattened IE at /~RData<28> uses port path 99970
// Flattened IE at /~RData<29> uses port path 99969
// Flattened IE at /~RData<30> uses port path 99968
// Flattened IE at /~RData<31> uses port path 99967
// Flattened IE at /~RData<32> uses port path 99966
// Flattened IE at /~RData<33> uses port path 99965
// Flattened IE at /~RData<34> uses port path 99964
// Flattened IE at /~RData<35> uses port path 99963
// Flattened IE at /~RData<36> uses port path 99962
// Flattened IE at /~RData<37> uses port path 99961
// Flattened IE at /~RData<38> uses port path 99960
// Flattened IE at /~RData<39> uses port path 99959
// Flattened IE at /~RData<40> uses port path 99958
// Flattened IE at /~RData<41> uses port path 99957
// Flattened IE at /~RData<42> uses port path 99956
// Flattened IE at /~RData<43> uses port path 99955
// Flattened IE at /~RData<44> uses port path 99954
// Flattened IE at /~RData<45> uses port path 99953
// Flattened IE at /~RData<46> uses port path 99952
// Flattened IE at /~RData<47> uses port path 99951
// Flattened IE at /~RData<48> uses port path 99950
// Flattened IE at /~RData<49> uses port path 99949
// Flattened IE at /~RData<50> uses port path 99948
// Flattened IE at /~RData<51> uses port path 99947
// Flattened IE at /~RData<52> uses port path 99946
// Flattened IE at /~RData<53> uses port path 99945
// Flattened IE at /~RData<54> uses port path 99944
// Flattened IE at /~RData<55> uses port path 99943
// Flattened IE at /~RData<56> uses port path 99942
// Flattened IE at /~RData<57> uses port path 99941
// Flattened IE at /~RData<58> uses port path 99940
// Flattened IE at /~RData<59> uses port path 99939
// Flattened IE at /~RData<60> uses port path 99938
// Flattened IE at /~RData<61> uses port path 99937
// Flattened IE at /~RData<62> uses port path 99936
// Flattened IE at /~RData<63> uses port path 99935
// Flattened IE at /~RData<0> uses port path 99934
// Flattened IE at /~WDataAck<9> uses port path 99933
// Flattened IE at /~WDataAck<10> uses port path 99932
// Flattened IE at /~WDataAck<11> uses port path 99931
// Flattened IE at /~WDataAck<12> uses port path 99930
// Flattened IE at /~WDataAck<13> uses port path 99929
// Flattened IE at /~WDataAck<14> uses port path 99928
// Flattened IE at /~WDataAck<15> uses port path 99927
// Flattened IE at /~WDataAck<16> uses port path 99926
// Flattened IE at /~WDataAck<17> uses port path 99925
// Flattened IE at /~WDataAck<18> uses port path 99924
// Flattened IE at /~WDataAck<19> uses port path 99923
// Flattened IE at /~WDataAck<20> uses port path 99922
// Flattened IE at /~WDataAck<21> uses port path 99921
// Flattened IE at /~WDataAck<22> uses port path 99920
// Flattened IE at /~WDataAck<23> uses port path 99919
// Flattened IE at /~WDataAck<24> uses port path 99918
// Flattened IE at /~WDataAck<25> uses port path 99917
// Flattened IE at /~WDataAck<26> uses port path 99916
// Flattened IE at /~WDataAck<27> uses port path 99915
// Flattened IE at /~WDataAck<28> uses port path 99914
// Flattened IE at /~RData<6> uses port path 99913
// Flattened IE at /~RData<7> uses port path 99912
// Flattened IE at /~RData<8> uses port path 99911
// Flattened IE at /~RData<9> uses port path 99910
// Flattened IE at /~RData<10> uses port path 99909
// Flattened IE at /~RData<11> uses port path 99908
// Flattened IE at /~RData<12> uses port path 99907
// Flattened IE at /~WData<56> uses port path 99906
// Flattened IE at /~WData<57> uses port path 99905
// Flattened IE at /~WData<58> uses port path 99904
// Flattened IE at /~WData<59> uses port path 99903
// Flattened IE at /~WData<60> uses port path 99902
// Flattened IE at /~WData<61> uses port path 99901
// Flattened IE at /~WData<62> uses port path 99900
// Flattened IE at /~WData<63> uses port path 99899
// Flattened IE at /~R_Address<0> uses port path 99898
// Flattened IE at /~R_Address<1> uses port path 99897
// Flattened IE at /~R_Address<2> uses port path 99896
// Flattened IE at /~R_Address<3> uses port path 99895
// Flattened IE at /~R_Address<4> uses port path 99894
// Flattened IE at /~R_Address<5> uses port path 99893
// Flattened IE at /~R_Address<6> uses port path 99892
// Flattened IE at /~R_Address<7> uses port path 99891
// Flattened IE at /~R_Address<8> uses port path 99890
// Flattened IE at /~R_Address<9> uses port path 99889
// Flattened IE at /~R_Address<10> uses port path 99888
// Flattened IE at /~R_Address<11> uses port path 99887
// Flattened IE at /~WData<25> uses port path 99886
// Flattened IE at /~RData<3> uses port path 99885
// Flattened IE at /~RData<5> uses port path 99884
// Flattened IE at /~RData<1> uses port path 99883
// Flattened IE at /~WData<24> uses port path 99882
// Flattened IE at /~WData<23> uses port path 99881
// Flattened IE at /~WData<22> uses port path 99880
// Flattened IE at /~WData<21> uses port path 99879
// Flattened IE at /~WData<19> uses port path 99878
// Flattened IE at /~WData<18> uses port path 99877
// Flattened IE at /~RData<4> uses port path 99876
// Flattened IE at /~RData<2> uses port path 99875
// Flattened IE at /~WData<26> uses port path 99874
// Flattened IE at /~WData<17> uses port path 99873
// Flattened IE at /~WData<16> uses port path 99872
// Flattened IE at /~WData<55> uses port path 99871
// Flattened IE at /~WData<20> uses port path 99870
// Flattened IE at /~WDataAck<6> uses port path 99869
// Flattened IE at /~WDataAck<7> uses port path 99868
// Flattened IE at /~WDataAck<8> uses port path 99867
// Flattened IE at /~WDataAck<1> uses port path 99866
// Flattened IE at /~WDataAck<0> uses port path 99865
// Flattened IE at /~WDataAck<3> uses port path 99864
// Flattened IE at /~WDataAck<2> uses port path 99863
// Flattened IE at /~WDataAck<4> uses port path 99862
// Flattened IE at /~WDataAck<5> uses port path 99861
// Flattened IE at /~WData<11> uses port path 99860
// Flattened IE at /~WData<12> uses port path 99859
// Flattened IE at /~WData<13> uses port path 99858
// Flattened IE at /~WData<14> uses port path 99857
// Flattened IE at /~WData<15> uses port path 99856
// Flattened IE at /~WData<10> uses port path 99855
// Flattened IE at /~WData<9> uses port path 99854
// Flattened IE at /~WData<4> uses port path 99853
// Flattened IE at /~WData<5> uses port path 99852
// Flattened IE at /~WData<6> uses port path 99851
// Flattened IE at /~WData<7> uses port path 99850
// Flattened IE at /~WData<8> uses port path 99849
// Flattened IE at /~WData<3> uses port path 99848
// Flattened IE at /~WData<45> uses port path 99847
// Flattened IE at /~WData<46> uses port path 99846
// Flattened IE at /~WData<47> uses port path 99845
// Flattened IE at /~WData<48> uses port path 99844
// Flattened IE at /~WData<49> uses port path 99843
// Flattened IE at /~WData<50> uses port path 99842
// Flattened IE at /~WData<51> uses port path 99841
// Flattened IE at /~WData<52> uses port path 99840
// Flattened IE at /~WData<53> uses port path 99839
// Flattened IE at /~WData<54> uses port path 99838
// Flattened IE at /~WData<41> uses port path 99837
// Flattened IE at /~WData<31> uses port path 99836
// Flattened IE at /~WData<30> uses port path 99835
// Flattened IE at /~WData<29> uses port path 99834
// Flattened IE at /~WData<28> uses port path 99833
// Flattened IE at /~WData<27> uses port path 99832
// Flattened IE at /~WData<40> uses port path 99831
// Flattened IE at /~WData<35> uses port path 99830
// Flattened IE at /~WData<36> uses port path 99829
// Flattened IE at /~WData<37> uses port path 99828
// Flattened IE at /~WData<38> uses port path 99827
// Flattened IE at /~WData<39> uses port path 99826
// Flattened IE at /~WData<0> uses port path 99825
// Flattened IE at /~WData<1> uses port path 99824
// Flattened IE at /~WData<2> uses port path 99823
// Flattened IE at /~WData<34> uses port path 99822
// Flattened IE at /~WData<33> uses port path 99821
// Flattened IE at /~WData<32> uses port path 99820
// Flattened IE at /~WData<44> uses port path 99819
// Flattened IE at /~WData<43> uses port path 99818
// Flattened IE at /~WData<42> uses port path 99817
// Flattened IE at /~WDataAck<29> uses port path 99816
// Flattened IE at /~WDataAck<30> uses port path 99815
// Flattened IE at /~WDataAck<31> uses port path 99814
// Flattened IE at /~WAck uses port path 99813
// Flattened IE at /~RAck uses port path 99812
// END Flat Interface Elements

// Library name: 16nm
// Cell name: inv_1xt
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt inv_1xt A Y
    M0 (Y A 0 0) nfet w=288n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 degradation=no
    M1 (Y A vcc! vcc!) pfet w=90n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 degradation=no
ends inv_1xt
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub69 A B0 B1
    M5 (Q0 Q1 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M4 (Q1 Q0 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M1 (Q1 A B1 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M0 (Q0 A B0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M3 (Q0 Q1 vdd! vdd!) pfet w=40n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M2 (Q1 Q0 vdd! vdd!) pfet w=40n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
ends _sub69
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_4x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub70 A_3 A_2 A_1 A_0 B0 B1
    I3 (A_0 B0 B1) _sub69
    I2 (A_1 B0 B1) _sub69
    I1 (A_2 B0 B1) _sub69
    I0 (A_3 B0 B1) _sub69
ends _sub70
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_32x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub71 A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 \
        A_20 A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 \
        A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0 B0 B1
    I7 (A_3 A_2 A_1 A_0 B0 B1) _sub70
    I6 (A_7 A_6 A_5 A_4 B0 B1) _sub70
    I5 (A_11 A_10 A_9 A_8 B0 B1) _sub70
    I4 (A_15 A_14 A_13 A_12 B0 B1) _sub70
    I3 (A_19 A_18 A_17 A_16 B0 B1) _sub70
    I2 (A_23 A_22 A_21 A_20 B0 B1) _sub70
    I1 (A_27 A_26 A_25 A_24 B0 B1) _sub70
    I0 (A_31 A_30 A_29 A_28 B0 B1) _sub70
ends _sub71
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_32x_CTRL
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub72 B0 B1 S W0 W1
    M10 (B1 B0 net22 vdd!) pfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M9 (net22 W0 vdd! vdd!) pfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M8 (B0 B1 net23 vdd!) pfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M7 (net23 W1 vdd! vdd!) pfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M2 (B1 S vdd! vdd!) pfet w=40n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0 (B0 S vdd! vdd!) pfet w=40n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M6 (B1 W0 net24 0) nfet w=80n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M5 (net24 S 0 0) nfet w=80n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M4 (net25 S 0 0) nfet w=80n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M3 (B0 W1 net25 0) nfet w=80n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
ends _sub72
// End of subcircuit definition.

// Library name: 16nm
// Cell name: nand4_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt nand4_1x A B C D Y
    M5 (Y D vdd! vdd!) pfet w=90n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 region=sat degradation=no
    M4 (Y C vdd! vdd!) pfet w=90n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 region=sat degradation=no
    M1 (Y B vdd! vdd!) pfet w=90n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 region=sat degradation=no
    M0 (Y A vdd! vdd!) pfet w=90n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 region=sat degradation=no
    M7 (net23 D 0 0) nfet w=288n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 region=sat degradation=no
    M6 (net25 C net23 0) nfet w=288n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n ld=105n ls=105n m=1 region=sat degradation=no
    M3 (net24 B net25 0) nfet w=288n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n ld=105n ls=105n m=1 region=sat degradation=no
    M2 (Y A net24 0) nfet w=288n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 region=sat degradation=no
ends nand4_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_32x4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub73 A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 \
        A_20 A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 \
        A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0 B0 B1 S_3 S_2 S_1 S_0 W0 W1 SM0 \
        SM1
    I3 (A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 \
        A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 \
        A_6 A_5 A_4 A_3 A_2 A_1 A_0 B0P4 B1P4) _sub71
    I1 (A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 \
        A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 \
        A_6 A_5 A_4 A_3 A_2 A_1 A_0 B0P2 B1P2) _sub71
    I2 (A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 \
        A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 \
        A_6 A_5 A_4 A_3 A_2 A_1 A_0 B0P3 B1P3) _sub71
    I0 (A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 \
        A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 \
        A_6 A_5 A_4 A_3 A_2 A_1 A_0 B0P1 B1P1) _sub71
    M0 (B0P1 B0 net67 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M1 (net67 S_0 0 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M2 (net66 S_0 0 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M8 (B1P2 B1 net65 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M9 (net65 S_1 0 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M10 (net64 S_1 0 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M11 (B0P2 B0 net64 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M12 (B0P3 B0 net63 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M13 (net63 S_2 0 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M14 (net62 S_2 0 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M15 (B1P3 B1 net62 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M16 (B1P4 B1 net61 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M17 (net61 S_3 0 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M18 (net60 S_3 0 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M19 (B0P4 B0 net60 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M3 (B1P1 B1 net66 0) nfet w=40n l=20n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    I4 (B0P1 B1P1 S_0 W0 W1) _sub72
    I5 (B0P2 B1P2 S_1 W0 W1) _sub72
    I6 (B0P3 B1P3 S_2 W0 W1) _sub72
    I7 (B0P4 B1P4 S_3 W0 W1) _sub72
    I11 (B1P1 B1P2 B1P3 B1P4 SM1) nand4_1x
    I10 (B0P1 B0P2 B0P3 B0P4 SM0) nand4_1x
    C7 (B1P4 0) capacitor c=106.7a m=1
    C6 (B1P2 0) capacitor c=106.7a m=1
    C5 (B1P3 0) capacitor c=106.7a m=1
    C4 (B0P4 0) capacitor c=106.7a m=1
    C3 (B0P3 0) capacitor c=106.7a m=1
    C2 (B0P2 0) capacitor c=106.7a m=1
    C1 (B1P1 0) capacitor c=106.7a m=1
    C0 (B0P1 0) capacitor c=106.7a m=1
ends _sub73
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_SetRead
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub74 Go SM0_0 SM0_1 SM1_0 SM1_1 \~R0 \~R1
    M6 (net18 Go 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M5 (\~R0 SM0_0 net18 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M3 (\~R0 SM0_1 net18 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M2 (net12 Go 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M1 (\~R1 SM1_1 net12 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0 (\~R1 SM1_0 net12 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
ends _sub74
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_CHUNK
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub75 A_63 A_62 A_61 A_60 A_59 A_58 A_57 A_56 A_55 A_54 A_53 \
        A_52 A_51 A_50 A_49 A_48 A_47 A_46 A_45 A_44 A_43 A_42 A_41 \
        A_40 A_39 A_38 A_37 A_36 A_35 A_34 A_33 A_32 A_31 A_30 A_29 \
        A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 A_19 A_18 A_17 \
        A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 A_6 A_5 A_4 A_3 \
        A_2 A_1 A_0 B0_3 B0_2 B0_1 B0_0 B1_3 B1_2 B1_1 B1_0 Go S_7 S_6 \
        S_5 S_4 S_3 S_2 S_1 S_0 W0_3 W0_2 W0_1 W0_0 W1_3 W1_2 W1_1 W1_0 \
        \~R0_3 \~R0_2 \~R0_1 \~R0_0 \~R1_3 \~R1_2 \~R1_1 \~R1_0
    I11 (A_63 A_62 A_61 A_60 A_59 A_58 A_57 A_56 A_55 A_54 A_53 A_52 \
        A_51 A_50 A_49 A_48 A_47 A_46 A_45 A_44 A_43 A_42 A_41 A_40 \
        A_39 A_38 A_37 A_36 A_35 A_34 A_33 A_32 B0_3 B1_3 S_7 S_6 S_5 \
        S_4 W0_3 W1_3 SM0_1_bit3 SM1_1_bit3) _sub73
    I10 (A_63 A_62 A_61 A_60 A_59 A_58 A_57 A_56 A_55 A_54 A_53 A_52 \
        A_51 A_50 A_49 A_48 A_47 A_46 A_45 A_44 A_43 A_42 A_41 A_40 \
        A_39 A_38 A_37 A_36 A_35 A_34 A_33 A_32 B0_2 B1_2 S_7 S_6 S_5 \
        S_4 W0_2 W1_2 SM0_1_bit2 SM1_1_bit2) _sub73
    I9 (A_63 A_62 A_61 A_60 A_59 A_58 A_57 A_56 A_55 A_54 A_53 A_52 \
        A_51 A_50 A_49 A_48 A_47 A_46 A_45 A_44 A_43 A_42 A_41 A_40 \
        A_39 A_38 A_37 A_36 A_35 A_34 A_33 A_32 B0_1 B1_1 S_7 S_6 S_5 \
        S_4 W0_1 W1_1 SM0_1_bit1 SM1_1_bit1) _sub73
    I8 (A_63 A_62 A_61 A_60 A_59 A_58 A_57 A_56 A_55 A_54 A_53 A_52 \
        A_51 A_50 A_49 A_48 A_47 A_46 A_45 A_44 A_43 A_42 A_41 A_40 \
        A_39 A_38 A_37 A_36 A_35 A_34 A_33 A_32 B0_0 B1_0 S_7 S_6 S_5 \
        S_4 W0_0 W1_0 SM0_1_bit0 SM1_1_bit0) _sub73
    I3 (A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 \
        A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 \
        A_6 A_5 A_4 A_3 A_2 A_1 A_0 B0_3 B1_3 S_3 S_2 S_1 S_0 W0_3 W1_3 \
        SM0_0_bit3 SM1_0_bit3) _sub73
    I2 (A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 \
        A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 \
        A_6 A_5 A_4 A_3 A_2 A_1 A_0 B0_2 B1_2 S_3 S_2 S_1 S_0 W0_2 W1_2 \
        SM0_0_bit2 SM1_0_bit2) _sub73
    I1 (A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 \
        A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 \
        A_6 A_5 A_4 A_3 A_2 A_1 A_0 B0_1 B1_1 S_3 S_2 S_1 S_0 W0_1 W1_1 \
        SM0_0_bit1 SM1_0_bit1) _sub73
    I0 (A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 \
        A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 \
        A_6 A_5 A_4 A_3 A_2 A_1 A_0 B0_0 B1_0 S_3 S_2 S_1 S_0 W0_0 W1_0 \
        SM0_0_bit0 SM1_0_bit0) _sub73
    I7 (Go SM0_0_bit3 SM0_1_bit3 SM1_0_bit3 SM1_1_bit3 \~R0_3 \~R1_3) \
        _sub74
    I6 (Go SM0_0_bit2 SM0_1_bit2 SM1_0_bit2 SM1_1_bit2 \~R0_2 \~R1_2) \
        _sub74
    I5 (Go SM0_0_bit1 SM0_1_bit1 SM1_0_bit1 SM1_1_bit1 \~R0_1 \~R1_1) \
        _sub74
    I4 (Go SM0_0_bit0 SM0_1_bit0 SM1_0_bit0 SM1_1_bit0 \~R0_0 \~R1_0) \
        _sub74
ends _sub75
// End of subcircuit definition.

// Library name: 16nm
// Cell name: inv_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt inv_1x A Y
    M0 (Y A 0 0) nfet w=288n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 degradation=no
    M1 (Y A vdd! vdd!) pfet w=90n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 degradation=no
ends inv_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: and4_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt and4_1x A B C D Y
    I15 (A B C D net1) nand4_1x
    I16 (net1 Y) inv_1x
ends and4_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: Demux_2e1of4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt Demux_2e1of4 _1of4_1_3 _1of4_1_2 _1of4_1_1 _1of4_1_0 _1of4_2_3 \
        _1of4_2_2 _1of4_2_1 _1of4_2_0 A_15 A_14 A_13 A_12 A_11 A_10 A_9 \
        A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0 En EnOut
    I15 (_1of4_1_3 _1of4_2_3 EnOut En A_15) and4_1x
    I14 (_1of4_1_2 _1of4_2_3 EnOut En A_14) and4_1x
    I13 (_1of4_1_1 _1of4_2_3 EnOut En A_13) and4_1x
    I12 (_1of4_1_0 _1of4_2_3 EnOut En A_12) and4_1x
    I11 (_1of4_1_3 _1of4_2_2 EnOut En A_11) and4_1x
    I10 (_1of4_1_2 _1of4_2_2 EnOut En A_10) and4_1x
    I9 (_1of4_1_1 _1of4_2_2 EnOut En A_9) and4_1x
    I8 (_1of4_1_0 _1of4_2_2 EnOut En A_8) and4_1x
    I7 (_1of4_1_3 _1of4_2_1 EnOut En A_7) and4_1x
    I6 (_1of4_1_2 _1of4_2_1 EnOut En A_6) and4_1x
    I5 (_1of4_1_1 _1of4_2_1 EnOut En A_5) and4_1x
    I4 (_1of4_1_0 _1of4_2_1 EnOut En A_4) and4_1x
    I3 (_1of4_1_3 _1of4_2_0 EnOut En A_3) and4_1x
    I2 (_1of4_1_2 _1of4_2_0 EnOut En A_2) and4_1x
    I1 (_1of4_1_1 _1of4_2_0 EnOut En A_1) and4_1x
    I0 (_1of4_1_0 _1of4_2_0 EnOut En A_0) and4_1x
ends Demux_2e1of4
// End of subcircuit definition.

// Library name: 16nm
// Cell name: nand_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt nand_1x A B Y
    M1 (Y B vdd! vdd!) pfet w=90n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 region=off degradation=no
    M0 (Y A vdd! vdd!) pfet w=90n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 region=off degradation=no
    M3 (net22 B 0 0) nfet w=288n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 degradation=no
    M2 (Y A net22 0) nfet w=288n l=20n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n ld=105n ls=105n m=1 degradation=no
ends nand_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: nor4_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt nor4_1x A B C D Y
    M5 (net017 C net21 vdd!) pfet w=360n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M4 (Y D net017 vdd!) pfet w=360n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M3 (net21 B net018 vdd!) pfet w=360n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M2 (net018 A vdd! vdd!) pfet w=360n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M7 (Y D 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M6 (Y C 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M1 (Y A 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M0 (Y B 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
ends nor4_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: or32_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt or32_1x X_31 X_30 X_29 X_28 X_27 X_26 X_25 X_24 X_23 X_22 X_21 \
        X_20 X_19 X_18 X_17 X_16 X_15 X_14 X_13 X_12 X_11 X_10 X_9 X_8 \
        X_7 X_6 X_5 X_4 X_3 X_2 X_1 X_0 Y
    I5 (net15 net14 Y) nand_1x
    I0 (X_0 X_1 X_2 X_3 net13) nor4_1x
    I1 (X_4 X_5 X_6 X_7 net9) nor4_1x
    I3 (X_8 X_9 X_10 X_11 net8) nor4_1x
    I4 (X_12 X_13 X_14 X_15 net12) nor4_1x
    I6 (X_16 X_17 X_18 X_19 net11) nor4_1x
    I7 (X_20 X_21 X_22 X_23 net7) nor4_1x
    I9 (X_24 X_25 X_26 X_27 net6) nor4_1x
    I10 (X_28 X_29 X_30 X_31 net10) nor4_1x
    I2 (net13 net9 net8 net12 net15) and4_1x
    I8 (net11 net7 net6 net10 net14) and4_1x
ends or32_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: Demux_3e1of4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt Demux_3e1of4 _1of4_1_3 _1of4_1_2 _1of4_1_1 _1of4_1_0 _1of4_2_3 \
        _1of4_2_2 _1of4_2_1 _1of4_2_0 _1of4_3_3 _1of4_3_2 _1of4_3_1 \
        _1of4_3_0 A_63 A_62 A_61 A_60 A_59 A_58 A_57 A_56 A_55 A_54 \
        A_53 A_52 A_51 A_50 A_49 A_48 A_47 A_46 A_45 A_44 A_43 A_42 \
        A_41 A_40 A_39 A_38 A_37 A_36 A_35 A_34 A_33 A_32 A_31 A_30 \
        A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 A_19 A_18 \
        A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 A_6 A_5 A_4 \
        A_3 A_2 A_1 A_0 En Valid_1 Valid_0
    I3 (_1of4_1_3 _1of4_1_2 _1of4_1_1 _1of4_1_0 _1of4_2_3 _1of4_2_2 \
        _1of4_2_1 _1of4_2_0 A_63 A_62 A_61 A_60 A_59 A_58 A_57 A_56 \
        A_55 A_54 A_53 A_52 A_51 A_50 A_49 A_48 En _1of4_3_3) \
        Demux_2e1of4
    I2 (_1of4_1_3 _1of4_1_2 _1of4_1_1 _1of4_1_0 _1of4_2_3 _1of4_2_2 \
        _1of4_2_1 _1of4_2_0 A_47 A_46 A_45 A_44 A_43 A_42 A_41 A_40 \
        A_39 A_38 A_37 A_36 A_35 A_34 A_33 A_32 En _1of4_3_2) \
        Demux_2e1of4
    I1 (_1of4_1_3 _1of4_1_2 _1of4_1_1 _1of4_1_0 _1of4_2_3 _1of4_2_2 \
        _1of4_2_1 _1of4_2_0 A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 \
        A_23 A_22 A_21 A_20 A_19 A_18 A_17 A_16 En _1of4_3_1) \
        Demux_2e1of4
    I0 (_1of4_1_3 _1of4_1_2 _1of4_1_1 _1of4_1_0 _1of4_2_3 _1of4_2_2 \
        _1of4_2_1 _1of4_2_0 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 \
        A_6 A_5 A_4 A_3 A_2 A_1 A_0 En _1of4_3_0) Demux_2e1of4
    I5 (A_63 A_62 A_61 A_60 A_59 A_58 A_57 A_56 A_55 A_54 A_53 A_52 \
        A_51 A_50 A_49 A_48 A_47 A_46 A_45 A_44 A_43 A_42 A_41 A_40 \
        A_39 A_38 A_37 A_36 A_35 A_34 A_33 A_32 Valid_1) or32_1x
    I4 (A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 \
        A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 \
        A_6 A_5 A_4 A_3 A_2 A_1 A_0 Valid_0) or32_1x
ends Demux_3e1of4
// End of subcircuit definition.

// Library name: 16nm
// Cell name: nor_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt nor_1x A B Y
    M3 (Y B or_pd_ps vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M2 (or_pd_ps A vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M1 (Y B 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M0 (Y A 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
ends nor_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: or2_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt or2_1x A B Y
    I6 (A B AnorB) nor_1x
    I7 (AnorB Y) inv_1x
ends or2_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: nand3_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt nand3_1x A B C Y
    M4 (Y C vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1 region=off
    M1 (Y B vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1 region=off
    M0 (Y A vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1 region=off
    M6 (net026 C 0 0) nfet w=120n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M3 (net22 B net026 0) nfet w=120n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M2 (Y A net22 0) nfet w=120n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
ends nand3_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: and3
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt and3 A B C Y
    I6 (A B C net1) nand3_1x
    I7 (net1 Y) inv_1x
ends and3
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_DEMUX
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub76 _1of4_1_3 _1of4_1_2 _1of4_1_1 _1of4_1_0 _1of4_2_3 \
        _1of4_2_2 _1of4_2_1 _1of4_2_0 _1of4_3_3 _1of4_3_2 _1of4_3_1 \
        _1of4_3_0 _1of4_4_3 _1of4_4_2 _1of4_4_1 _1of4_4_0 A_63 A_62 \
        A_61 A_60 A_59 A_58 A_57 A_56 A_55 A_54 A_53 A_52 A_51 A_50 \
        A_49 A_48 A_47 A_46 A_45 A_44 A_43 A_42 A_41 A_40 A_39 A_38 \
        A_37 A_36 A_35 A_34 A_33 A_32 A_31 A_30 A_29 A_28 A_27 A_26 \
        A_25 A_24 A_23 A_22 A_21 A_20 A_19 A_18 A_17 A_16 A_15 A_14 \
        A_13 A_12 A_11 A_10 A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0 En \
        S_7 S_6 S_5 S_4 S_3 S_2 S_1 S_0 Ack
    I0 (_1of4_1_3 _1of4_1_2 _1of4_1_1 _1of4_1_0 _1of4_2_3 _1of4_2_2 \
        _1of4_2_1 _1of4_2_0 _1of4_3_3 _1of4_3_2 _1of4_3_1 _1of4_3_0 \
        A_63 A_62 A_61 A_60 A_59 A_58 A_57 A_56 A_55 A_54 A_53 A_52 \
        A_51 A_50 A_49 A_48 A_47 A_46 A_45 A_44 A_43 A_42 A_41 A_40 \
        A_39 A_38 A_37 A_36 A_35 A_34 A_33 A_32 A_31 A_30 A_29 A_28 \
        A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 A_19 A_18 A_17 A_16 \
        A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 \
        A_1 A_0 En Valid_1 Valid_0) Demux_3e1of4
    I3 (Valid_1 Valid_0 Ack) or2_1x
    I1_3 (_1of4_4_3 Valid_0 En S_3) and3
    I1_2 (_1of4_4_2 Valid_0 En S_2) and3
    I1_1 (_1of4_4_1 Valid_0 En S_1) and3
    I1_0 (_1of4_4_0 Valid_0 En S_0) and3
    I2_3 (_1of4_4_3 Valid_1 En S_7) and3
    I2_2 (_1of4_4_2 Valid_1 En S_6) and3
    I2_1 (_1of4_4_1 Valid_1 En S_5) and3
    I2_0 (_1of4_4_0 Valid_1 En S_4) and3
ends _sub76
// End of subcircuit definition.

// Library name: 16nm
// Cell name: TH22~
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub77 A B Y
    I6 (net010 Y) inv_1x
    M5 (net010 net5 0 0) nfet w=48n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M4 (net5 net010 net9 0) nfet w=48n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M3 (net9 B 0 0) nfet w=48n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M2 (net9 A 0 0) nfet w=48n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M1 (net5 B net17 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0 (net17 A 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M11 (net010 net5 vdd! vdd!) pfet w=80n l=16n as=9.45e-15 \
        ad=9.45e-15 ps=300n pd=300n m=1
    M10 (net5 B net032 vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M9 (net032 A vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M8 (net037 B vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M7 (net037 A vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M6 (net5 net010 net037 vdd!) pfet w=80n l=16n as=9.45e-15 \
        ad=9.45e-15 ps=300n pd=300n m=1
ends _sub77
// End of subcircuit definition.

// Library name: 16nm
// Cell name: WCHB
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt WCHB L0 L1 Lack R0 R1 Rack \~R0 \~R1
    I2 (\~R1 \~R0 net21) nand_1x
    I5 (net21 Lack) inv_1x
    I4 (\~R1 R1) inv_1x
    I3 (\~R0 R0) inv_1x
    I1 (Rack L1 \~R1) _sub77
    I0 (L0 Rack \~R0) _sub77
ends WCHB
// End of subcircuit definition.

// Library name: 16nm
// Cell name: TH44
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt TH44 A B C D Y
    M19 (net13 A 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M18 (net13 B 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M17 (net13 C 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M16 (net13 D 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M15 (Y net19 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M14 (net42 A 0 0) nfet w=160n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M13 (net43 B net42 0) nfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M12 (net44 C net43 0) nfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M11 (net19 D net44 0) nfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M10 (net19 Y net13 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M9 (Y net19 vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M8 (net19 Y net15 vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M7 (net15 D vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M6 (net15 C vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M5 (net15 B vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M4 (net15 A vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M3 (net19 D net45 vdd!) pfet w=320n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M2 (net45 C net46 vdd!) pfet w=320n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M1 (net46 B net47 vdd!) pfet w=320n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0 (net47 A vdd! vdd!) pfet w=320n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
ends TH44
// End of subcircuit definition.

// Library name: 16nm
// Cell name: and_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt and_1x A B Y
    I7 (A B ntYbar) nand_1x
    I6 (ntYbar Y) inv_1x
ends and_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: TH22
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt TH22 A B Y
    M5 (Y net5 0 0) nfet w=48n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M4 (net5 Y net9 0) nfet w=48n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M3 (net9 B 0 0) nfet w=48n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M2 (net9 A 0 0) nfet w=48n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M1 (net5 B net17 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0 (net17 A 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M11 (Y net5 vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M10 (net5 B net032 vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M9 (net032 A vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M8 (net037 B vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M7 (net037 A vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M6 (net5 Y net037 vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
ends TH22
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_DATA
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub78 Ack B0_3 B0_2 B0_1 B0_0 B1_3 B1_2 B1_1 B1_0 Go R1_1of4_3 \
        R1_1of4_2 R1_1of4_1 R1_1of4_0 R2_1of4_3 R2_1of4_2 R2_1of4_1 \
        R2_1of4_0 RW_1 RW_0 Reset ValAddr W0_3 W0_2 W0_1 W0_0 W1_3 W1_2 \
        W1_1 W1_0 W1_1of4_3 W1_1of4_2 W1_1of4_1 W1_1of4_0 W2_1of4_3 \
        W2_1of4_2 W2_1of4_1 W2_1of4_0 AckThruBot AckThruTop RAck_1 \
        RAck_0 WAck_1 WAck_0 \~R0_3 \~R0_2 \~R0_1 \~R0_0 \~R1_3 \~R1_2 \
        \~R1_1 \~R1_0
    I45 (net030 RW_0 net047) nand_1x
    I46 (net047 net046 Ack) nand_1x
    I44 (RW_1 net054 net046) nand_1x
    I54 (Out0_2 Out1_3 R2_1of4_2) nor_1x
    I53 (Out0_3 Out0_2 R2_1of4_3) nor_1x
    I52 (Out0_3 Out1_2 R2_1of4_1) nor_1x
    I51 (Out1_3 Out1_2 R2_1of4_0) nor_1x
    I50 (Out0_1 Out0_0 R1_1of4_3) nor_1x
    I49 (Out1_1 Out0_0 R1_1of4_2) nor_1x
    I47 (Out1_1 Out1_0 R1_1of4_0) nor_1x
    I48 (Out1_0 Out0_1 R1_1of4_1) nor_1x
    I67_3 (net057_0 net058_0 Lack_3 net059_0 net060_0 Rack_3 Out0_3 \
        Out1_3) WCHB
    I67_2 (net057_1 net058_1 Lack_2 net059_1 net060_1 Rack_2 Out0_2 \
        Out1_2) WCHB
    I67_1 (net057_2 net058_2 Lack_1 net059_2 net060_2 Rack_1 Out0_1 \
        Out1_1) WCHB
    I67_0 (net057_3 net058_3 Lack_0 net059_3 net060_3 Rack_0 Out0_0 \
        Out1_0) WCHB
    I21 (nOr_1 nOr_0 wack_0 B0_0 B1_0 net036 net064 net065) WCHB
    I24 (nOr_7 nOr_6 wack_3 B0_3 B1_3 net036 net066 net067) WCHB
    I23 (nOr_5 nOr_4 wack_2 B0_2 B1_2 net036 net068 net069) WCHB
    I22 (nOr_3 nOr_2 wack_1 B0_1 B1_1 net036 net070 net071) WCHB
    I43 (Lack_3 Lack_2 Lack_1 Lack_0 net054) TH44
    I29 (wack_3 wack_2 wack_1 wack_0 net030) TH44
    I65 (RW_0 ValAddr net036) and_1x
    I37_3 (B0_3 net036 W0_3) and_1x
    I37_2 (B0_2 net036 W0_2) and_1x
    I37_1 (B0_1 net036 W0_1) and_1x
    I37_0 (B0_0 net036 W0_0) and_1x
    I36_3 (net036 B1_3 W1_3) and_1x
    I36_2 (net036 B1_2 W1_2) and_1x
    I36_1 (net036 B1_1 W1_1) and_1x
    I36_0 (net036 B1_0 W1_0) and_1x
    I38 (ValAddr RW_1 Go) and_1x
    M1_3 (\~R1_3 Go vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M1_2 (\~R1_2 Go vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M1_1 (\~R1_1 Go vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M1_0 (\~R1_0 Go vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0_3 (\~R0_3 Go vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0_2 (\~R0_2 Go vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0_1 (\~R0_1 Go vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0_0 (\~R0_0 Go vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    I35_3 (\~R1_3 net058_0) inv_1x
    I35_2 (\~R1_2 net058_1) inv_1x
    I35_1 (\~R1_1 net058_2) inv_1x
    I35_0 (\~R1_0 net058_3) inv_1x
    I34_3 (\~R0_3 net057_0) inv_1x
    I34_2 (\~R0_2 net057_1) inv_1x
    I34_1 (\~R0_1 net057_2) inv_1x
    I34_0 (\~R0_0 net057_3) inv_1x
    I64 (RAck_0 Rack_0) iprobe
    I63 (RAck_0 Rack_1) iprobe
    I62 (RAck_1 Rack_2) iprobe
    I56 (AckThruBot AckThruTop) iprobe
    I61 (RAck_1 Rack_3) iprobe
    I58 (wack_1 wack_0 WAck_0) TH22
    I57 (wack_2 wack_3 WAck_1) TH22
    I18 (W2_1of4_2 W2_1of4_3 nOr_7) or2_1x
    I17 (W2_1of4_0 W2_1of4_1 nOr_6) or2_1x
    I11 (W1_1of4_2 W1_1of4_3 nOr_3) or2_1x
    I10 (W1_1of4_0 W1_1of4_1 nOr_2) or2_1x
    I16 (W2_1of4_1 W2_1of4_3 nOr_5) or2_1x
    I15 (W2_1of4_0 W2_1of4_2 nOr_4) or2_1x
    I1 (W1_1of4_1 W1_1of4_3 nOr_1) or2_1x
    I0 (W1_1of4_0 W1_1of4_2 nOr_0) or2_1x
ends _sub78
// End of subcircuit definition.

// Library name: 16nm
// Cell name: or16_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt or16_1x Y X_15 X_14 X_13 X_12 X_11 X_10 X_9 X_8 X_7 X_6 X_5 X_4 \
        X_3 X_2 X_1 X_0
    I2 (nX30 nX74 nX118 nX1512 Y) nand4_1x
    I0 (X_0 X_1 X_2 X_3 nX30) nor4_1x
    I1 (X_4 X_5 X_6 X_7 nX74) nor4_1x
    I3 (X_8 X_9 X_10 X_11 nX118) nor4_1x
    I4 (X_12 X_13 X_14 X_15 nX1512) nor4_1x
ends or16_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: or4_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt or4_1x A B C D Y
    I0 (A B C D net11) nor4_1x
    I1 (net11 Y) inv_1x
ends or4_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_CONTROL
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub79 A_3 A_2 A_1 A_0 A_7 A_6 A_5 A_4 A_11 A_10 A_9 A_8 A_15 \
        A_14 A_13 A_12 A_19 A_18 A_17 A_16 InAck_1 InAck_0 InAck_3 \
        InAck_2 OutAck RW_1 RW_0 Reset ValAddr
    I17 (net8 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 A_6 A_5 A_4 A_3 \
        A_2 A_1 A_0) or16_1x
    I15 (A_16 A_17 A_18 A_19 net7) or4_1x
    I16 (net8 net7 ValAddr) or2_1x
    I14 (InAck_0 InAck_1 InAck_2 InAck_3 OutAck) TH44
ends _sub79
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_BANK
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub80 A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 \
        A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0 Ack Ctrl_Ack_4 Ctrl_Ack_3 \
        Ctrl_Ack_2 Ctrl_Ack_1 Ctrl_Ack_0 RD_8of32_31 RD_8of32_30 \
        RD_8of32_29 RD_8of32_28 RD_8of32_27 RD_8of32_26 RD_8of32_25 \
        RD_8of32_24 RD_8of32_23 RD_8of32_22 RD_8of32_21 RD_8of32_20 \
        RD_8of32_19 RD_8of32_18 RD_8of32_17 RD_8of32_16 RD_8of32_15 \
        RD_8of32_14 RD_8of32_13 RD_8of32_12 RD_8of32_11 RD_8of32_10 \
        RD_8of32_9 RD_8of32_8 RD_8of32_7 RD_8of32_6 RD_8of32_5 \
        RD_8of32_4 RD_8of32_3 RD_8of32_2 RD_8of32_1 RD_8of32_0 RD_Ack_7 \
        RD_Ack_6 RD_Ack_5 RD_Ack_4 RD_Ack_3 RD_Ack_2 RD_Ack_1 RD_Ack_0 \
        RW_1 RW_0 WD_8of32_31 WD_8of32_30 WD_8of32_29 WD_8of32_28 \
        WD_8of32_27 WD_8of32_26 WD_8of32_25 WD_8of32_24 WD_8of32_23 \
        WD_8of32_22 WD_8of32_21 WD_8of32_20 WD_8of32_19 WD_8of32_18 \
        WD_8of32_17 WD_8of32_16 WD_8of32_15 WD_8of32_14 WD_8of32_13 \
        WD_8of32_12 WD_8of32_11 WD_8of32_10 WD_8of32_9 WD_8of32_8 \
        WD_8of32_7 WD_8of32_6 WD_8of32_5 WD_8of32_4 WD_8of32_3 \
        WD_8of32_2 WD_8of32_1 WD_8of32_0 WD_Ack_7 WD_Ack_6 WD_Ack_5 \
        WD_Ack_4 WD_Ack_3 WD_Ack_2 WD_Ack_1 WD_Ack_0
    I15 (net096_0 net096_1 net096_2 net096_3 net096_4 net096_5 net096_6 \
        net096_7 net096_8 net096_9 net096_10 net096_11 net096_12 \
        net096_13 net096_14 net096_15 net096_16 net096_17 net096_18 \
        net096_19 net096_20 net096_21 net096_22 net096_23 net096_24 \
        net096_25 net096_26 net096_27 net096_28 net096_29 net096_30 \
        net096_31 net096_32 net096_33 net096_34 net096_35 net096_36 \
        net096_37 net096_38 net096_39 net096_40 net096_41 net096_42 \
        net096_43 net096_44 net096_45 net096_46 net096_47 net096_48 \
        net096_49 net096_50 net096_51 net096_52 net096_53 net096_54 \
        net096_55 net096_56 net096_57 net096_58 net096_59 net096_60 \
        net096_61 net096_62 net096_63 B0_4_3 B0_4_2 B0_4_1 B0_4_0 \
        B1_4_3 B1_4_2 B1_4_1 B1_4_0 G04 net068_0 net068_1 net068_2 \
        net068_3 net068_4 net068_5 net068_6 net068_7 W0_4_3 W0_4_2 \
        W0_4_1 W0_4_0 W1_4_3 W1_4_2 W1_4_1 W1_4_0 \~R0_4_3 \~R0_4_2 \
        \~R0_4_1 \~R0_4_0 \~R1_4_3 \~R1_4_2 \~R1_4_1 \~R1_4_0) _sub75
    I14 (net0157_0 net0157_1 net0157_2 net0157_3 net0157_4 net0157_5 \
        net0157_6 net0157_7 net0157_8 net0157_9 net0157_10 net0157_11 \
        net0157_12 net0157_13 net0157_14 net0157_15 net0157_16 \
        net0157_17 net0157_18 net0157_19 net0157_20 net0157_21 \
        net0157_22 net0157_23 net0157_24 net0157_25 net0157_26 \
        net0157_27 net0157_28 net0157_29 net0157_30 net0157_31 \
        net0157_32 net0157_33 net0157_34 net0157_35 net0157_36 \
        net0157_37 net0157_38 net0157_39 net0157_40 net0157_41 \
        net0157_42 net0157_43 net0157_44 net0157_45 net0157_46 \
        net0157_47 net0157_48 net0157_49 net0157_50 net0157_51 \
        net0157_52 net0157_53 net0157_54 net0157_55 net0157_56 \
        net0157_57 net0157_58 net0157_59 net0157_60 net0157_61 \
        net0157_62 net0157_63 B0_4_3 B0_4_2 B0_4_1 B0_4_0 B1_4_3 B1_4_2 \
        B1_4_1 B1_4_0 G04 net0131_0 net0131_1 net0131_2 net0131_3 \
        net0131_4 net0131_5 net0131_6 net0131_7 W0_4_3 W0_4_2 W0_4_1 \
        W0_4_0 W1_4_3 W1_4_2 W1_4_1 W1_4_0 \~R0_4_3 \~R0_4_2 \~R0_4_1 \
        \~R0_4_0 \~R1_4_3 \~R1_4_2 \~R1_4_1 \~R1_4_0) _sub75
    I13 (net087_0 net087_1 net087_2 net087_3 net087_4 net087_5 net087_6 \
        net087_7 net087_8 net087_9 net087_10 net087_11 net087_12 \
        net087_13 net087_14 net087_15 net087_16 net087_17 net087_18 \
        net087_19 net087_20 net087_21 net087_22 net087_23 net087_24 \
        net087_25 net087_26 net087_27 net087_28 net087_29 net087_30 \
        net087_31 net087_32 net087_33 net087_34 net087_35 net087_36 \
        net087_37 net087_38 net087_39 net087_40 net087_41 net087_42 \
        net087_43 net087_44 net087_45 net087_46 net087_47 net087_48 \
        net087_49 net087_50 net087_51 net087_52 net087_53 net087_54 \
        net087_55 net087_56 net087_57 net087_58 net087_59 net087_60 \
        net087_61 net087_62 net087_63 B0_4_3 B0_4_2 B0_4_1 B0_4_0 \
        B1_4_3 B1_4_2 B1_4_1 B1_4_0 G04 net059_0 net059_1 net059_2 \
        net059_3 net059_4 net059_5 net059_6 net059_7 W0_4_3 W0_4_2 \
        W0_4_1 W0_4_0 W1_4_3 W1_4_2 W1_4_1 W1_4_0 \~R0_4_3 \~R0_4_2 \
        \~R0_4_1 \~R0_4_0 \~R1_4_3 \~R1_4_2 \~R1_4_1 \~R1_4_0) _sub75
    I12 (A_1_63 A_1_62 A_1_61 A_1_60 A_1_59 A_1_58 A_1_57 A_1_56 A_1_55 \
        A_1_54 A_1_53 A_1_52 A_1_51 A_1_50 A_1_49 A_1_48 A_1_47 A_1_46 \
        A_1_45 A_1_44 A_1_43 A_1_42 A_1_41 A_1_40 A_1_39 A_1_38 A_1_37 \
        A_1_36 A_1_35 A_1_34 A_1_33 A_1_32 A_1_31 A_1_30 A_1_29 A_1_28 \
        A_1_27 A_1_26 A_1_25 A_1_24 A_1_23 A_1_22 A_1_21 A_1_20 A_1_19 \
        A_1_18 A_1_17 A_1_16 A_1_15 A_1_14 A_1_13 A_1_12 A_1_11 A_1_10 \
        A_1_9 A_1_8 A_1_7 A_1_6 A_1_5 A_1_4 A_1_3 A_1_2 A_1_1 A_1_0 \
        B0_4_3 B0_4_2 B0_4_1 B0_4_0 B1_4_3 B1_4_2 B1_4_1 B1_4_0 G04 \
        S_1_7 S_1_6 S_1_5 S_1_4 S_1_3 S_1_2 S_1_1 S_1_0 W0_4_3 W0_4_2 \
        W0_4_1 W0_4_0 W1_4_3 W1_4_2 W1_4_1 W1_4_0 \~R0_4_3 \~R0_4_2 \
        \~R0_4_1 \~R0_4_0 \~R1_4_3 \~R1_4_2 \~R1_4_1 \~R1_4_0) _sub75
    I11 (net096_0 net096_1 net096_2 net096_3 net096_4 net096_5 net096_6 \
        net096_7 net096_8 net096_9 net096_10 net096_11 net096_12 \
        net096_13 net096_14 net096_15 net096_16 net096_17 net096_18 \
        net096_19 net096_20 net096_21 net096_22 net096_23 net096_24 \
        net096_25 net096_26 net096_27 net096_28 net096_29 net096_30 \
        net096_31 net096_32 net096_33 net096_34 net096_35 net096_36 \
        net096_37 net096_38 net096_39 net096_40 net096_41 net096_42 \
        net096_43 net096_44 net096_45 net096_46 net096_47 net096_48 \
        net096_49 net096_50 net096_51 net096_52 net096_53 net096_54 \
        net096_55 net096_56 net096_57 net096_58 net096_59 net096_60 \
        net096_61 net096_62 net096_63 B0_3_3 B0_3_2 B0_3_1 B0_3_0 \
        B1_3_3 B1_3_2 B1_3_1 B1_3_0 G03 net068_0 net068_1 net068_2 \
        net068_3 net068_4 net068_5 net068_6 net068_7 W0_3_3 W0_3_2 \
        W0_3_1 W0_3_0 W1_3_3 W1_3_2 W1_3_1 W1_3_0 \~R0_3_3 \~R0_3_2 \
        \~R0_3_1 \~R0_3_0 \~R1_3_3 \~R1_3_2 \~R1_3_1 \~R1_3_0) _sub75
    I10 (net0157_0 net0157_1 net0157_2 net0157_3 net0157_4 net0157_5 \
        net0157_6 net0157_7 net0157_8 net0157_9 net0157_10 net0157_11 \
        net0157_12 net0157_13 net0157_14 net0157_15 net0157_16 \
        net0157_17 net0157_18 net0157_19 net0157_20 net0157_21 \
        net0157_22 net0157_23 net0157_24 net0157_25 net0157_26 \
        net0157_27 net0157_28 net0157_29 net0157_30 net0157_31 \
        net0157_32 net0157_33 net0157_34 net0157_35 net0157_36 \
        net0157_37 net0157_38 net0157_39 net0157_40 net0157_41 \
        net0157_42 net0157_43 net0157_44 net0157_45 net0157_46 \
        net0157_47 net0157_48 net0157_49 net0157_50 net0157_51 \
        net0157_52 net0157_53 net0157_54 net0157_55 net0157_56 \
        net0157_57 net0157_58 net0157_59 net0157_60 net0157_61 \
        net0157_62 net0157_63 B0_3_3 B0_3_2 B0_3_1 B0_3_0 B1_3_3 B1_3_2 \
        B1_3_1 B1_3_0 G03 net0131_0 net0131_1 net0131_2 net0131_3 \
        net0131_4 net0131_5 net0131_6 net0131_7 W0_3_3 W0_3_2 W0_3_1 \
        W0_3_0 W1_3_3 W1_3_2 W1_3_1 W1_3_0 \~R0_3_3 \~R0_3_2 \~R0_3_1 \
        \~R0_3_0 \~R1_3_3 \~R1_3_2 \~R1_3_1 \~R1_3_0) _sub75
    I9 (net087_0 net087_1 net087_2 net087_3 net087_4 net087_5 net087_6 \
        net087_7 net087_8 net087_9 net087_10 net087_11 net087_12 \
        net087_13 net087_14 net087_15 net087_16 net087_17 net087_18 \
        net087_19 net087_20 net087_21 net087_22 net087_23 net087_24 \
        net087_25 net087_26 net087_27 net087_28 net087_29 net087_30 \
        net087_31 net087_32 net087_33 net087_34 net087_35 net087_36 \
        net087_37 net087_38 net087_39 net087_40 net087_41 net087_42 \
        net087_43 net087_44 net087_45 net087_46 net087_47 net087_48 \
        net087_49 net087_50 net087_51 net087_52 net087_53 net087_54 \
        net087_55 net087_56 net087_57 net087_58 net087_59 net087_60 \
        net087_61 net087_62 net087_63 B0_3_3 B0_3_2 B0_3_1 B0_3_0 \
        B1_3_3 B1_3_2 B1_3_1 B1_3_0 G03 net059_0 net059_1 net059_2 \
        net059_3 net059_4 net059_5 net059_6 net059_7 W0_3_3 W0_3_2 \
        W0_3_1 W0_3_0 W1_3_3 W1_3_2 W1_3_1 W1_3_0 \~R0_3_3 \~R0_3_2 \
        \~R0_3_1 \~R0_3_0 \~R1_3_3 \~R1_3_2 \~R1_3_1 \~R1_3_0) _sub75
    I8 (A_1_63 A_1_62 A_1_61 A_1_60 A_1_59 A_1_58 A_1_57 A_1_56 A_1_55 \
        A_1_54 A_1_53 A_1_52 A_1_51 A_1_50 A_1_49 A_1_48 A_1_47 A_1_46 \
        A_1_45 A_1_44 A_1_43 A_1_42 A_1_41 A_1_40 A_1_39 A_1_38 A_1_37 \
        A_1_36 A_1_35 A_1_34 A_1_33 A_1_32 A_1_31 A_1_30 A_1_29 A_1_28 \
        A_1_27 A_1_26 A_1_25 A_1_24 A_1_23 A_1_22 A_1_21 A_1_20 A_1_19 \
        A_1_18 A_1_17 A_1_16 A_1_15 A_1_14 A_1_13 A_1_12 A_1_11 A_1_10 \
        A_1_9 A_1_8 A_1_7 A_1_6 A_1_5 A_1_4 A_1_3 A_1_2 A_1_1 A_1_0 \
        B0_3_3 B0_3_2 B0_3_1 B0_3_0 B1_3_3 B1_3_2 B1_3_1 B1_3_0 G03 \
        S_1_7 S_1_6 S_1_5 S_1_4 S_1_3 S_1_2 S_1_1 S_1_0 W0_3_3 W0_3_2 \
        W0_3_1 W0_3_0 W1_3_3 W1_3_2 W1_3_1 W1_3_0 \~R0_3_3 \~R0_3_2 \
        \~R0_3_1 \~R0_3_0 \~R1_3_3 \~R1_3_2 \~R1_3_1 \~R1_3_0) _sub75
    I7 (net096_0 net096_1 net096_2 net096_3 net096_4 net096_5 net096_6 \
        net096_7 net096_8 net096_9 net096_10 net096_11 net096_12 \
        net096_13 net096_14 net096_15 net096_16 net096_17 net096_18 \
        net096_19 net096_20 net096_21 net096_22 net096_23 net096_24 \
        net096_25 net096_26 net096_27 net096_28 net096_29 net096_30 \
        net096_31 net096_32 net096_33 net096_34 net096_35 net096_36 \
        net096_37 net096_38 net096_39 net096_40 net096_41 net096_42 \
        net096_43 net096_44 net096_45 net096_46 net096_47 net096_48 \
        net096_49 net096_50 net096_51 net096_52 net096_53 net096_54 \
        net096_55 net096_56 net096_57 net096_58 net096_59 net096_60 \
        net096_61 net096_62 net096_63 B0_2_3 B0_2_2 B0_2_1 B0_2_0 \
        B1_2_3 B1_2_2 B1_2_1 B1_2_0 G02 net068_0 net068_1 net068_2 \
        net068_3 net068_4 net068_5 net068_6 net068_7 W0_2_3 W0_2_2 \
        W0_2_1 W0_2_0 W1_2_3 W1_2_2 W1_2_1 W1_2_0 \~R0_2_3 \~R0_2_2 \
        \~R0_2_1 \~R0_2_0 \~R1_2_3 \~R1_2_2 \~R1_2_1 \~R1_2_0) _sub75
    I6 (net0157_0 net0157_1 net0157_2 net0157_3 net0157_4 net0157_5 \
        net0157_6 net0157_7 net0157_8 net0157_9 net0157_10 net0157_11 \
        net0157_12 net0157_13 net0157_14 net0157_15 net0157_16 \
        net0157_17 net0157_18 net0157_19 net0157_20 net0157_21 \
        net0157_22 net0157_23 net0157_24 net0157_25 net0157_26 \
        net0157_27 net0157_28 net0157_29 net0157_30 net0157_31 \
        net0157_32 net0157_33 net0157_34 net0157_35 net0157_36 \
        net0157_37 net0157_38 net0157_39 net0157_40 net0157_41 \
        net0157_42 net0157_43 net0157_44 net0157_45 net0157_46 \
        net0157_47 net0157_48 net0157_49 net0157_50 net0157_51 \
        net0157_52 net0157_53 net0157_54 net0157_55 net0157_56 \
        net0157_57 net0157_58 net0157_59 net0157_60 net0157_61 \
        net0157_62 net0157_63 B0_2_3 B0_2_2 B0_2_1 B0_2_0 B1_2_3 B1_2_2 \
        B1_2_1 B1_2_0 G02 net0131_0 net0131_1 net0131_2 net0131_3 \
        net0131_4 net0131_5 net0131_6 net0131_7 W0_2_3 W0_2_2 W0_2_1 \
        W0_2_0 W1_2_3 W1_2_2 W1_2_1 W1_2_0 \~R0_2_3 \~R0_2_2 \~R0_2_1 \
        \~R0_2_0 \~R1_2_3 \~R1_2_2 \~R1_2_1 \~R1_2_0) _sub75
    I5 (net087_0 net087_1 net087_2 net087_3 net087_4 net087_5 net087_6 \
        net087_7 net087_8 net087_9 net087_10 net087_11 net087_12 \
        net087_13 net087_14 net087_15 net087_16 net087_17 net087_18 \
        net087_19 net087_20 net087_21 net087_22 net087_23 net087_24 \
        net087_25 net087_26 net087_27 net087_28 net087_29 net087_30 \
        net087_31 net087_32 net087_33 net087_34 net087_35 net087_36 \
        net087_37 net087_38 net087_39 net087_40 net087_41 net087_42 \
        net087_43 net087_44 net087_45 net087_46 net087_47 net087_48 \
        net087_49 net087_50 net087_51 net087_52 net087_53 net087_54 \
        net087_55 net087_56 net087_57 net087_58 net087_59 net087_60 \
        net087_61 net087_62 net087_63 B0_2_3 B0_2_2 B0_2_1 B0_2_0 \
        B1_2_3 B1_2_2 B1_2_1 B1_2_0 G02 net059_0 net059_1 net059_2 \
        net059_3 net059_4 net059_5 net059_6 net059_7 W0_2_3 W0_2_2 \
        W0_2_1 W0_2_0 W1_2_3 W1_2_2 W1_2_1 W1_2_0 \~R0_2_3 \~R0_2_2 \
        \~R0_2_1 \~R0_2_0 \~R1_2_3 \~R1_2_2 \~R1_2_1 \~R1_2_0) _sub75
    I4 (A_1_63 A_1_62 A_1_61 A_1_60 A_1_59 A_1_58 A_1_57 A_1_56 A_1_55 \
        A_1_54 A_1_53 A_1_52 A_1_51 A_1_50 A_1_49 A_1_48 A_1_47 A_1_46 \
        A_1_45 A_1_44 A_1_43 A_1_42 A_1_41 A_1_40 A_1_39 A_1_38 A_1_37 \
        A_1_36 A_1_35 A_1_34 A_1_33 A_1_32 A_1_31 A_1_30 A_1_29 A_1_28 \
        A_1_27 A_1_26 A_1_25 A_1_24 A_1_23 A_1_22 A_1_21 A_1_20 A_1_19 \
        A_1_18 A_1_17 A_1_16 A_1_15 A_1_14 A_1_13 A_1_12 A_1_11 A_1_10 \
        A_1_9 A_1_8 A_1_7 A_1_6 A_1_5 A_1_4 A_1_3 A_1_2 A_1_1 A_1_0 \
        B0_2_3 B0_2_2 B0_2_1 B0_2_0 B1_2_3 B1_2_2 B1_2_1 B1_2_0 G02 \
        S_1_7 S_1_6 S_1_5 S_1_4 S_1_3 S_1_2 S_1_1 S_1_0 W0_2_3 W0_2_2 \
        W0_2_1 W0_2_0 W1_2_3 W1_2_2 W1_2_1 W1_2_0 \~R0_2_3 \~R0_2_2 \
        \~R0_2_1 \~R0_2_0 \~R1_2_3 \~R1_2_2 \~R1_2_1 \~R1_2_0) _sub75
    I3 (net096_0 net096_1 net096_2 net096_3 net096_4 net096_5 net096_6 \
        net096_7 net096_8 net096_9 net096_10 net096_11 net096_12 \
        net096_13 net096_14 net096_15 net096_16 net096_17 net096_18 \
        net096_19 net096_20 net096_21 net096_22 net096_23 net096_24 \
        net096_25 net096_26 net096_27 net096_28 net096_29 net096_30 \
        net096_31 net096_32 net096_33 net096_34 net096_35 net096_36 \
        net096_37 net096_38 net096_39 net096_40 net096_41 net096_42 \
        net096_43 net096_44 net096_45 net096_46 net096_47 net096_48 \
        net096_49 net096_50 net096_51 net096_52 net096_53 net096_54 \
        net096_55 net096_56 net096_57 net096_58 net096_59 net096_60 \
        net096_61 net096_62 net096_63 B0_1_3 B0_1_2 B0_1_1 B0_1_0 \
        B1_1_3 B1_1_2 B1_1_1 B1_1_0 G01 net068_0 net068_1 net068_2 \
        net068_3 net068_4 net068_5 net068_6 net068_7 W0_1_3 W0_1_2 \
        W0_1_1 W0_1_0 W1_1_3 W1_1_2 W1_1_1 W1_1_0 \~R0_1_3 \~R0_1_2 \
        \~R0_1_1 \~R0_1_0 \~R1_1_3 \~R1_1_2 \~R1_1_1 \~R1_1_0) _sub75
    I2 (net0157_0 net0157_1 net0157_2 net0157_3 net0157_4 net0157_5 \
        net0157_6 net0157_7 net0157_8 net0157_9 net0157_10 net0157_11 \
        net0157_12 net0157_13 net0157_14 net0157_15 net0157_16 \
        net0157_17 net0157_18 net0157_19 net0157_20 net0157_21 \
        net0157_22 net0157_23 net0157_24 net0157_25 net0157_26 \
        net0157_27 net0157_28 net0157_29 net0157_30 net0157_31 \
        net0157_32 net0157_33 net0157_34 net0157_35 net0157_36 \
        net0157_37 net0157_38 net0157_39 net0157_40 net0157_41 \
        net0157_42 net0157_43 net0157_44 net0157_45 net0157_46 \
        net0157_47 net0157_48 net0157_49 net0157_50 net0157_51 \
        net0157_52 net0157_53 net0157_54 net0157_55 net0157_56 \
        net0157_57 net0157_58 net0157_59 net0157_60 net0157_61 \
        net0157_62 net0157_63 B0_1_3 B0_1_2 B0_1_1 B0_1_0 B1_1_3 B1_1_2 \
        B1_1_1 B1_1_0 G01 net0131_0 net0131_1 net0131_2 net0131_3 \
        net0131_4 net0131_5 net0131_6 net0131_7 W0_1_3 W0_1_2 W0_1_1 \
        W0_1_0 W1_1_3 W1_1_2 W1_1_1 W1_1_0 \~R0_1_3 \~R0_1_2 \~R0_1_1 \
        \~R0_1_0 \~R1_1_3 \~R1_1_2 \~R1_1_1 \~R1_1_0) _sub75
    I1 (net087_0 net087_1 net087_2 net087_3 net087_4 net087_5 net087_6 \
        net087_7 net087_8 net087_9 net087_10 net087_11 net087_12 \
        net087_13 net087_14 net087_15 net087_16 net087_17 net087_18 \
        net087_19 net087_20 net087_21 net087_22 net087_23 net087_24 \
        net087_25 net087_26 net087_27 net087_28 net087_29 net087_30 \
        net087_31 net087_32 net087_33 net087_34 net087_35 net087_36 \
        net087_37 net087_38 net087_39 net087_40 net087_41 net087_42 \
        net087_43 net087_44 net087_45 net087_46 net087_47 net087_48 \
        net087_49 net087_50 net087_51 net087_52 net087_53 net087_54 \
        net087_55 net087_56 net087_57 net087_58 net087_59 net087_60 \
        net087_61 net087_62 net087_63 B0_1_3 B0_1_2 B0_1_1 B0_1_0 \
        B1_1_3 B1_1_2 B1_1_1 B1_1_0 G01 net059_0 net059_1 net059_2 \
        net059_3 net059_4 net059_5 net059_6 net059_7 W0_1_3 W0_1_2 \
        W0_1_1 W0_1_0 W1_1_3 W1_1_2 W1_1_1 W1_1_0 \~R0_1_3 \~R0_1_2 \
        \~R0_1_1 \~R0_1_0 \~R1_1_3 \~R1_1_2 \~R1_1_1 \~R1_1_0) _sub75
    I0 (A_1_63 A_1_62 A_1_61 A_1_60 A_1_59 A_1_58 A_1_57 A_1_56 A_1_55 \
        A_1_54 A_1_53 A_1_52 A_1_51 A_1_50 A_1_49 A_1_48 A_1_47 A_1_46 \
        A_1_45 A_1_44 A_1_43 A_1_42 A_1_41 A_1_40 A_1_39 A_1_38 A_1_37 \
        A_1_36 A_1_35 A_1_34 A_1_33 A_1_32 A_1_31 A_1_30 A_1_29 A_1_28 \
        A_1_27 A_1_26 A_1_25 A_1_24 A_1_23 A_1_22 A_1_21 A_1_20 A_1_19 \
        A_1_18 A_1_17 A_1_16 A_1_15 A_1_14 A_1_13 A_1_12 A_1_11 A_1_10 \
        A_1_9 A_1_8 A_1_7 A_1_6 A_1_5 A_1_4 A_1_3 A_1_2 A_1_1 A_1_0 \
        B0_1_3 B0_1_2 B0_1_1 B0_1_0 B1_1_3 B1_1_2 B1_1_1 B1_1_0 G01 \
        S_1_7 S_1_6 S_1_5 S_1_4 S_1_3 S_1_2 S_1_1 S_1_0 W0_1_3 W0_1_2 \
        W0_1_1 W0_1_0 W1_1_3 W1_1_2 W1_1_1 W1_1_0 \~R0_1_3 \~R0_1_2 \
        \~R0_1_1 \~R0_1_0 \~R1_1_3 \~R1_1_2 \~R1_1_1 \~R1_1_0) _sub75
    I19 (A_3 A_2 A_1 A_0 A_7 A_6 A_5 A_4 A_11 A_10 A_9 A_8 A_15 A_14 \
        A_13 A_12 net096_0 net096_1 net096_2 net096_3 net096_4 net096_5 \
        net096_6 net096_7 net096_8 net096_9 net096_10 net096_11 \
        net096_12 net096_13 net096_14 net096_15 net096_16 net096_17 \
        net096_18 net096_19 net096_20 net096_21 net096_22 net096_23 \
        net096_24 net096_25 net096_26 net096_27 net096_28 net096_29 \
        net096_30 net096_31 net096_32 net096_33 net096_34 net096_35 \
        net096_36 net096_37 net096_38 net096_39 net096_40 net096_41 \
        net096_42 net096_43 net096_44 net096_45 net096_46 net096_47 \
        net096_48 net096_49 net096_50 net096_51 net096_52 net096_53 \
        net096_54 net096_55 net096_56 net096_57 net096_58 net096_59 \
        net096_60 net096_61 net096_62 net096_63 A_19 net068_0 net068_1 \
        net068_2 net068_3 net068_4 net068_5 net068_6 net068_7 net0252) \
        _sub76
    I18 (A_3 A_2 A_1 A_0 A_7 A_6 A_5 A_4 A_11 A_10 A_9 A_8 A_15 A_14 \
        A_13 A_12 net0157_0 net0157_1 net0157_2 net0157_3 net0157_4 \
        net0157_5 net0157_6 net0157_7 net0157_8 net0157_9 net0157_10 \
        net0157_11 net0157_12 net0157_13 net0157_14 net0157_15 \
        net0157_16 net0157_17 net0157_18 net0157_19 net0157_20 \
        net0157_21 net0157_22 net0157_23 net0157_24 net0157_25 \
        net0157_26 net0157_27 net0157_28 net0157_29 net0157_30 \
        net0157_31 net0157_32 net0157_33 net0157_34 net0157_35 \
        net0157_36 net0157_37 net0157_38 net0157_39 net0157_40 \
        net0157_41 net0157_42 net0157_43 net0157_44 net0157_45 \
        net0157_46 net0157_47 net0157_48 net0157_49 net0157_50 \
        net0157_51 net0157_52 net0157_53 net0157_54 net0157_55 \
        net0157_56 net0157_57 net0157_58 net0157_59 net0157_60 \
        net0157_61 net0157_62 net0157_63 A_18 net0131_0 net0131_1 \
        net0131_2 net0131_3 net0131_4 net0131_5 net0131_6 net0131_7 \
        net0256) _sub76
    I17 (A_3 A_2 A_1 A_0 A_7 A_6 A_5 A_4 A_11 A_10 A_9 A_8 A_15 A_14 \
        A_13 A_12 net087_0 net087_1 net087_2 net087_3 net087_4 net087_5 \
        net087_6 net087_7 net087_8 net087_9 net087_10 net087_11 \
        net087_12 net087_13 net087_14 net087_15 net087_16 net087_17 \
        net087_18 net087_19 net087_20 net087_21 net087_22 net087_23 \
        net087_24 net087_25 net087_26 net087_27 net087_28 net087_29 \
        net087_30 net087_31 net087_32 net087_33 net087_34 net087_35 \
        net087_36 net087_37 net087_38 net087_39 net087_40 net087_41 \
        net087_42 net087_43 net087_44 net087_45 net087_46 net087_47 \
        net087_48 net087_49 net087_50 net087_51 net087_52 net087_53 \
        net087_54 net087_55 net087_56 net087_57 net087_58 net087_59 \
        net087_60 net087_61 net087_62 net087_63 A_17 net059_0 net059_1 \
        net059_2 net059_3 net059_4 net059_5 net059_6 net059_7 net0260) \
        _sub76
    I16 (A_3 A_2 A_1 A_0 A_7 A_6 A_5 A_4 A_11 A_10 A_9 A_8 A_15 A_14 \
        A_13 A_12 A_1_63 A_1_62 A_1_61 A_1_60 A_1_59 A_1_58 A_1_57 \
        A_1_56 A_1_55 A_1_54 A_1_53 A_1_52 A_1_51 A_1_50 A_1_49 A_1_48 \
        A_1_47 A_1_46 A_1_45 A_1_44 A_1_43 A_1_42 A_1_41 A_1_40 A_1_39 \
        A_1_38 A_1_37 A_1_36 A_1_35 A_1_34 A_1_33 A_1_32 A_1_31 A_1_30 \
        A_1_29 A_1_28 A_1_27 A_1_26 A_1_25 A_1_24 A_1_23 A_1_22 A_1_21 \
        A_1_20 A_1_19 A_1_18 A_1_17 A_1_16 A_1_15 A_1_14 A_1_13 A_1_12 \
        A_1_11 A_1_10 A_1_9 A_1_8 A_1_7 A_1_6 A_1_5 A_1_4 A_1_3 A_1_2 \
        A_1_1 A_1_0 A_16 S_1_7 S_1_6 S_1_5 S_1_4 S_1_3 S_1_2 S_1_1 \
        S_1_0 net0264) _sub76
    I25 (net042 B0_4_3 B0_4_2 B0_4_1 B0_4_0 B1_4_3 B1_4_2 B1_4_1 B1_4_0 \
        G04 RD_8of32_27 RD_8of32_26 RD_8of32_25 RD_8of32_24 RD_8of32_31 \
        RD_8of32_30 RD_8of32_29 RD_8of32_28 RW_1 RW_0 Reset ValAddr \
        W0_4_3 W0_4_2 W0_4_1 W0_4_0 W1_4_3 W1_4_2 W1_4_1 W1_4_0 \
        WD_8of32_27 WD_8of32_26 WD_8of32_25 WD_8of32_24 WD_8of32_31 \
        WD_8of32_30 WD_8of32_29 WD_8of32_28 0 net0170 RD_Ack_7 RD_Ack_6 \
        WD_Ack_7 WD_Ack_6 \~R0_4_3 \~R0_4_2 \~R0_4_1 \~R0_4_0 \~R1_4_3 \
        \~R1_4_2 \~R1_4_1 \~R1_4_0) _sub78
    I22 (ck_2 B0_3_3 B0_3_2 B0_3_1 B0_3_0 B1_3_3 B1_3_2 B1_3_1 B1_3_0 \
        G03 RD_8of32_19 RD_8of32_18 RD_8of32_17 RD_8of32_16 RD_8of32_23 \
        RD_8of32_22 RD_8of32_21 RD_8of32_20 RW_1 RW_0 Reset ValAddr \
        W0_3_3 W0_3_2 W0_3_1 W0_3_0 W1_3_3 W1_3_2 W1_3_1 W1_3_0 \
        WD_8of32_19 WD_8of32_18 WD_8of32_17 WD_8of32_16 WD_8of32_23 \
        WD_8of32_22 WD_8of32_21 WD_8of32_20 net042 ck_3 RD_Ack_5 \
        RD_Ack_4 WD_Ack_5 WD_Ack_4 \~R0_3_3 \~R0_3_2 \~R0_3_1 \~R0_3_0 \
        \~R1_3_3 \~R1_3_2 \~R1_3_1 \~R1_3_0) _sub78
    I21 (ck_0 B0_2_3 B0_2_2 B0_2_1 B0_2_0 B1_2_3 B1_2_2 B1_2_1 B1_2_0 \
        G02 RD_8of32_11 RD_8of32_10 RD_8of32_9 RD_8of32_8 RD_8of32_15 \
        RD_8of32_14 RD_8of32_13 RD_8of32_12 RW_1 RW_0 Reset ValAddr \
        W0_2_3 W0_2_2 W0_2_1 W0_2_0 W1_2_3 W1_2_2 W1_2_1 W1_2_0 \
        WD_8of32_11 WD_8of32_10 WD_8of32_9 WD_8of32_8 WD_8of32_15 \
        WD_8of32_14 WD_8of32_13 WD_8of32_12 ck_1 net027 RD_Ack_3 \
        RD_Ack_2 WD_Ack_3 WD_Ack_2 \~R0_2_3 \~R0_2_2 \~R0_2_1 \~R0_2_0 \
        \~R1_2_3 \~R1_2_2 \~R1_2_1 \~R1_2_0) _sub78
    I20 (net027 B0_1_3 B0_1_2 B0_1_1 B0_1_0 B1_1_3 B1_1_2 B1_1_1 B1_1_0 \
        G01 RD_8of32_3 RD_8of32_2 RD_8of32_1 RD_8of32_0 RD_8of32_7 \
        RD_8of32_6 RD_8of32_5 RD_8of32_4 RW_1 RW_0 Reset ValAddr W0_1_3 \
        W0_1_2 W0_1_1 W0_1_0 W1_1_3 W1_1_2 W1_1_1 W1_1_0 WD_8of32_3 \
        WD_8of32_2 WD_8of32_1 WD_8of32_0 WD_8of32_7 WD_8of32_6 \
        WD_8of32_5 WD_8of32_4 net0173 0 RD_Ack_1 RD_Ack_0 WD_Ack_1 \
        WD_Ack_0 \~R0_1_3 \~R0_1_2 \~R0_1_1 \~R0_1_0 \~R1_1_3 \~R1_1_2 \
        \~R1_1_1 \~R1_1_0) _sub78
    I24 (A_3 A_2 A_1 A_0 A_7 A_6 A_5 A_4 A_11 A_10 A_9 A_8 A_15 A_14 \
        A_13 A_12 A_19 A_18 A_17 A_16 ck_1 ck_0 ck_3 ck_2 Ack RW_1 RW_0 \
        Reset ValAddr) _sub79
    I29_4 (Ack Ctrl_Ack_4) inv_1x
    I29_3 (Ack Ctrl_Ack_3) inv_1x
    I29_2 (Ack Ctrl_Ack_2) inv_1x
    I29_1 (Ack Ctrl_Ack_1) inv_1x
    I29_0 (Ack Ctrl_Ack_0) inv_1x
ends _sub80
// End of subcircuit definition.

// Library name: 16nm
// Cell name: TH33~
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub81 A B C Y
    M19 (net13 A 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M18 (net13 B 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M17 (net13 C 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M15 (net09 net44 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M14 (net42 A 0 0) nfet w=120n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M13 (net43 B net42 0) nfet w=120n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M12 (net44 C net43 0) nfet w=120n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M10 (net44 net09 net13 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    I6 (net09 Y) inv_1x
    M9 (net09 net44 vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M8 (net44 net09 net15 vdd!) pfet w=160n l=16n as=9.45e-15 \
        ad=9.45e-15 ps=300n pd=300n m=1
    M6 (net15 C vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M5 (net15 B vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M4 (net15 A vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M2 (net44 C net46 vdd!) pfet w=240n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M1 (net46 B net47 vdd!) pfet w=240n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0 (net47 A vdd! vdd!) pfet w=240n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
ends _sub81
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_1of4Merge
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub82 a_3 a_2 a_1 a_0 a_ack ack asel b_3 b_2 b_1 b_0 b_ack bsel \
        out_3 out_2 out_1 out_0
    I13 (net31 net29 net27 net25 b_ack) nand4_1x
    I12 (net26 net28 net30 net32 a_ack) nand4_1x
    I11 (net42 ack out_0) TH22
    I10 (net41 ack out_1) TH22
    I9 (net40 ack out_2) TH22
    I8 (net39 ack out_3) TH22
    I7 (b_0 bsel net21 net31) _sub81
    I6 (b_1 bsel net22 net29) _sub81
    I5 (b_2 bsel net23 net27) _sub81
    I4 (b_3 bsel net24 net25) _sub81
    I3 (a_3 asel net24 net32) _sub81
    I2 (a_2 asel net23 net30) _sub81
    I1 (a_1 asel net22 net28) _sub81
    I0 (a_0 asel net21 net26) _sub81
    I17 (net32 net25 net39) nand_1x
    I16 (net30 net27 net40) nand_1x
    I15 (net28 net29 net41) nand_1x
    I14 (net26 net31 net42) nand_1x
    I21 (out_0 net21) inv_1x
    I20 (out_1 net22) inv_1x
    I19 (out_2 net23) inv_1x
    I18 (out_3 net24) inv_1x
ends _sub82
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_4of16Merge
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub83 A1_1of4_3 A1_1of4_2 A1_1of4_1 A1_1of4_0 A2_1of4_3 \
        A2_1of4_2 A2_1of4_1 A2_1of4_0 A3_1of4_3 A3_1of4_2 A3_1of4_1 \
        A3_1of4_0 A4_1of4_3 A4_1of4_2 A4_1of4_1 A4_1of4_0 A_Ack_3 \
        A_Ack_2 A_Ack_1 A_Ack_0 Asel B1_1of4_3 B1_1of4_2 B1_1of4_1 \
        B1_1of4_0 B2_1of4_3 B2_1of4_2 B2_1of4_1 B2_1of4_0 B3_1of4_3 \
        B3_1of4_2 B3_1of4_1 B3_1of4_0 B4_1of4_3 B4_1of4_2 B4_1of4_1 \
        B4_1of4_0 B_Ack_3 B_Ack_2 B_Ack_1 B_Ack_0 Bsel C1_1of4_3 \
        C1_1of4_2 C1_1of4_1 C1_1of4_0 C2_1of4_3 C2_1of4_2 C2_1of4_1 \
        C2_1of4_0 C3_1of4_3 C3_1of4_2 C3_1of4_1 C3_1of4_0 C4_1of4_3 \
        C4_1of4_2 C4_1of4_1 C4_1of4_0 C_Ack_3 C_Ack_2 C_Ack_1 C_Ack_0
    I25 (A4_1of4_3 A4_1of4_2 A4_1of4_1 A4_1of4_0 A_Ack_3 C_Ack_3 Asel \
        B4_1of4_3 B4_1of4_2 B4_1of4_1 B4_1of4_0 B_Ack_3 Bsel C4_1of4_3 \
        C4_1of4_2 C4_1of4_1 C4_1of4_0) _sub82
    I24 (A3_1of4_3 A3_1of4_2 A3_1of4_1 A3_1of4_0 A_Ack_2 C_Ack_2 Asel \
        B3_1of4_3 B3_1of4_2 B3_1of4_1 B3_1of4_0 B_Ack_2 Bsel C3_1of4_3 \
        C3_1of4_2 C3_1of4_1 C3_1of4_0) _sub82
    I23 (A2_1of4_3 A2_1of4_2 A2_1of4_1 A2_1of4_0 A_Ack_1 C_Ack_1 Asel \
        B2_1of4_3 B2_1of4_2 B2_1of4_1 B2_1of4_0 B_Ack_1 Bsel C2_1of4_3 \
        C2_1of4_2 C2_1of4_1 C2_1of4_0) _sub82
    I22 (A1_1of4_3 A1_1of4_2 A1_1of4_1 A1_1of4_0 A_Ack_0 C_Ack_0 Asel \
        B1_1of4_3 B1_1of4_2 B1_1of4_1 B1_1of4_0 B_Ack_0 Bsel C1_1of4_3 \
        C1_1of4_2 C1_1of4_1 C1_1of4_0) _sub82
ends _sub83
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_1of2Merge
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub84 a_1 a_0 a_ack ack asel b_1 b_0 b_ack bsel out_1 out_0
    I11 (net42 ack out_0) TH22
    I10 (net41 ack out_1) TH22
    I7 (b_0 bsel net21 net31) _sub81
    I6 (b_1 bsel net22 net29) _sub81
    I1 (a_1 asel net22 net28) _sub81
    I0 (a_0 asel net21 net26) _sub81
    I15 (net28 net29 net41) nand_1x
    I14 (net26 net31 net42) nand_1x
    I13 (net31 net29 b_ack) nand_1x
    I12 (net26 net28 a_ack) nand_1x
    I21 (out_0 net21) inv_1x
    I20 (out_1 net22) inv_1x
ends _sub84
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_AddressMerge
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub85 Ack_4 Ack_3 Ack_2 Ack_1 Ack_0 Addr_19 Addr_18 Addr_17 \
        Addr_16 Addr_15 Addr_14 Addr_13 Addr_12 Addr_11 Addr_10 Addr_9 \
        Addr_8 Addr_7 Addr_6 Addr_5 Addr_4 Addr_3 Addr_2 Addr_1 Addr_0 \
        RAddr_Ack_4 RAddr_Ack_3 RAddr_Ack_2 RAddr_Ack_1 RAddr_Ack_0 \
        RW_1 RW_0 RW_Ack R_Addr_19 R_Addr_18 R_Addr_17 R_Addr_16 \
        R_Addr_15 R_Addr_14 R_Addr_13 R_Addr_12 R_Addr_11 R_Addr_10 \
        R_Addr_9 R_Addr_8 R_Addr_7 R_Addr_6 R_Addr_5 R_Addr_4 R_Addr_3 \
        R_Addr_2 R_Addr_1 R_Addr_0 Read_1 Read_0 Read_Ack WAddr_Ack_4 \
        WAddr_Ack_3 WAddr_Ack_2 WAddr_Ack_1 WAddr_Ack_0 W_Addr_19 \
        W_Addr_18 W_Addr_17 W_Addr_16 W_Addr_15 W_Addr_14 W_Addr_13 \
        W_Addr_12 W_Addr_11 W_Addr_10 W_Addr_9 W_Addr_8 W_Addr_7 \
        W_Addr_6 W_Addr_5 W_Addr_4 W_Addr_3 W_Addr_2 W_Addr_1 W_Addr_0 \
        Write_1 Write_0 Write_Ack
    I0 (W_Addr_3 W_Addr_2 W_Addr_1 W_Addr_0 W_Addr_7 W_Addr_6 W_Addr_5 \
        W_Addr_4 W_Addr_11 W_Addr_10 W_Addr_9 W_Addr_8 W_Addr_15 \
        W_Addr_14 W_Addr_13 W_Addr_12 WAddr_Ack_3 WAddr_Ack_2 \
        WAddr_Ack_1 WAddr_Ack_0 Write_0 R_Addr_3 R_Addr_2 R_Addr_1 \
        R_Addr_0 R_Addr_7 R_Addr_6 R_Addr_5 R_Addr_4 R_Addr_11 \
        R_Addr_10 R_Addr_9 R_Addr_8 R_Addr_15 R_Addr_14 R_Addr_13 \
        R_Addr_12 RAddr_Ack_3 RAddr_Ack_2 RAddr_Ack_1 RAddr_Ack_0 \
        Read_1 Addr_3 Addr_2 Addr_1 Addr_0 Addr_7 Addr_6 Addr_5 Addr_4 \
        Addr_11 Addr_10 Addr_9 Addr_8 Addr_15 Addr_14 Addr_13 Addr_12 \
        Ack_3 Ack_2 Ack_1 Ack_0) _sub83
    I1 (W_Addr_19 W_Addr_18 W_Addr_17 W_Addr_16 WAddr_Ack_4 Ack_4 \
        Write_0 R_Addr_19 R_Addr_18 R_Addr_17 R_Addr_16 RAddr_Ack_4 \
        Read_1 Addr_19 Addr_18 Addr_17 Addr_16) _sub82
    I3 (Write_1 Write_0 Write_Ack RW_Ack Write_0 Read_1 Read_0 Read_Ack \
        Read_1 RW_1 RW_0) _sub84
ends _sub85
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_SDP_BANK
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub86 RAddr_Ack_4 RAddr_Ack_3 RAddr_Ack_2 RAddr_Ack_1 \
        RAddr_Ack_0 Read_1 Read_0 ReadAck_7 ReadAck_6 ReadAck_5 \
        ReadAck_4 ReadAck_3 ReadAck_2 ReadAck_1 ReadAck_0 ReadData_31 \
        ReadData_30 ReadData_29 ReadData_28 ReadData_27 ReadData_26 \
        ReadData_25 ReadData_24 ReadData_23 ReadData_22 ReadData_21 \
        ReadData_20 ReadData_19 ReadData_18 ReadData_17 ReadData_16 \
        ReadData_15 ReadData_14 ReadData_13 ReadData_12 ReadData_11 \
        ReadData_10 ReadData_9 ReadData_8 ReadData_7 ReadData_6 \
        ReadData_5 ReadData_4 ReadData_3 ReadData_2 ReadData_1 \
        ReadData_0 Read_Ack Read_Address_19 Read_Address_18 \
        Read_Address_17 Read_Address_16 Read_Address_15 Read_Address_14 \
        Read_Address_13 Read_Address_12 Read_Address_11 Read_Address_10 \
        Read_Address_9 Read_Address_8 Read_Address_7 Read_Address_6 \
        Read_Address_5 Read_Address_4 Read_Address_3 Read_Address_2 \
        Read_Address_1 Read_Address_0 WAddr_Ack_4 WAddr_Ack_3 \
        WAddr_Ack_2 WAddr_Ack_1 WAddr_Ack_0 Write_1 Write_0 WriteAck_7 \
        WriteAck_6 WriteAck_5 WriteAck_4 WriteAck_3 WriteAck_2 \
        WriteAck_1 WriteAck_0 WriteData_31 WriteData_30 WriteData_29 \
        WriteData_28 WriteData_27 WriteData_26 WriteData_25 \
        WriteData_24 WriteData_23 WriteData_22 WriteData_21 \
        WriteData_20 WriteData_19 WriteData_18 WriteData_17 \
        WriteData_16 WriteData_15 WriteData_14 WriteData_13 \
        WriteData_12 WriteData_11 WriteData_10 WriteData_9 WriteData_8 \
        WriteData_7 WriteData_6 WriteData_5 WriteData_4 WriteData_3 \
        WriteData_2 WriteData_1 WriteData_0 Write_Ack Write_Address_19 \
        Write_Address_18 Write_Address_17 Write_Address_16 \
        Write_Address_15 Write_Address_14 Write_Address_13 \
        Write_Address_12 Write_Address_11 Write_Address_10 \
        Write_Address_9 Write_Address_8 Write_Address_7 Write_Address_6 \
        Write_Address_5 Write_Address_4 Write_Address_3 Write_Address_2 \
        Write_Address_1 Write_Address_0
    I0 (net016_0 net016_1 net016_2 net016_3 net016_4 net016_5 net016_6 \
        net016_7 net016_8 net016_9 net016_10 net016_11 net016_12 \
        net016_13 net016_14 net016_15 net016_16 net016_17 net016_18 \
        net016_19 net1 net11_0 net11_1 net11_2 net11_3 net11_4 \
        ReadData_31 ReadData_30 ReadData_29 ReadData_28 ReadData_27 \
        ReadData_26 ReadData_25 ReadData_24 ReadData_23 ReadData_22 \
        ReadData_21 ReadData_20 ReadData_19 ReadData_18 ReadData_17 \
        ReadData_16 ReadData_15 ReadData_14 ReadData_13 ReadData_12 \
        ReadData_11 ReadData_10 ReadData_9 ReadData_8 ReadData_7 \
        ReadData_6 ReadData_5 ReadData_4 ReadData_3 ReadData_2 \
        ReadData_1 ReadData_0 ReadAck_7 ReadAck_6 ReadAck_5 ReadAck_4 \
        ReadAck_3 ReadAck_2 ReadAck_1 ReadAck_0 net017_0 net017_1 \
        WriteData_31 WriteData_30 WriteData_29 WriteData_28 \
        WriteData_27 WriteData_26 WriteData_25 WriteData_24 \
        WriteData_23 WriteData_22 WriteData_21 WriteData_20 \
        WriteData_19 WriteData_18 WriteData_17 WriteData_16 \
        WriteData_15 WriteData_14 WriteData_13 WriteData_12 \
        WriteData_11 WriteData_10 WriteData_9 WriteData_8 WriteData_7 \
        WriteData_6 WriteData_5 WriteData_4 WriteData_3 WriteData_2 \
        WriteData_1 WriteData_0 WriteAck_7 WriteAck_6 WriteAck_5 \
        WriteAck_4 WriteAck_3 WriteAck_2 WriteAck_1 WriteAck_0) _sub80
    I1 (net11_0 net11_1 net11_2 net11_3 net11_4 net016_0 net016_1 \
        net016_2 net016_3 net016_4 net016_5 net016_6 net016_7 net016_8 \
        net016_9 net016_10 net016_11 net016_12 net016_13 net016_14 \
        net016_15 net016_16 net016_17 net016_18 net016_19 RAddr_Ack_4 \
        RAddr_Ack_3 RAddr_Ack_2 RAddr_Ack_1 RAddr_Ack_0 net017_0 \
        net017_1 net1 Read_Address_19 Read_Address_18 Read_Address_17 \
        Read_Address_16 Read_Address_15 Read_Address_14 Read_Address_13 \
        Read_Address_12 Read_Address_11 Read_Address_10 Read_Address_9 \
        Read_Address_8 Read_Address_7 Read_Address_6 Read_Address_5 \
        Read_Address_4 Read_Address_3 Read_Address_2 Read_Address_1 \
        Read_Address_0 Read_1 Read_0 Read_Ack WAddr_Ack_4 WAddr_Ack_3 \
        WAddr_Ack_2 WAddr_Ack_1 WAddr_Ack_0 Write_Address_19 \
        Write_Address_18 Write_Address_17 Write_Address_16 \
        Write_Address_15 Write_Address_14 Write_Address_13 \
        Write_Address_12 Write_Address_11 Write_Address_10 \
        Write_Address_9 Write_Address_8 Write_Address_7 Write_Address_6 \
        Write_Address_5 Write_Address_4 Write_Address_3 Write_Address_2 \
        Write_Address_1 Write_Address_0 Write_1 Write_0 Write_Ack) \
        _sub85
ends _sub86
// End of subcircuit definition.

// Library name: 16nm
// Cell name: TH33
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt TH33 A B C Y
    M19 (net13 A 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M18 (net13 B 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M17 (net13 C 0 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M15 (Y net44 0 0) nfet w=40n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M14 (net42 A 0 0) nfet w=120n l=16n as=9.45e-15 ad=9.45e-15 ps=300n \
        pd=300n m=1
    M13 (net43 B net42 0) nfet w=120n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M12 (net44 C net43 0) nfet w=120n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M10 (net44 Y net13 0) nfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M9 (Y net44 vdd! vdd!) pfet w=80n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M8 (net44 Y net15 vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M6 (net15 C vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M5 (net15 B vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M4 (net15 A vdd! vdd!) pfet w=160n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M2 (net44 C net46 vdd!) pfet w=240n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M1 (net46 B net47 vdd!) pfet w=240n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
    M0 (net47 A vdd! vdd!) pfet w=240n l=16n as=9.45e-15 ad=9.45e-15 \
        ps=300n pd=300n m=1
ends TH33
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_1of4Split4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub87 a_3 a_2 a_1 a_0 a_ack ack asel b_3 b_2 b_1 b_0 b_ack bsel \
        c_3 c_2 c_1 c_0 c_ack csel d_3 d_2 d_1 d_0 d_ack dsel in_3 in_2 \
        in_1 in_0
    I23 (c_3 a_3 d_3 b_3 net69) nor4_1x
    I22 (c_2 a_2 d_2 b_2 net68) nor4_1x
    I21 (c_1 a_1 d_1 b_1 net67) nor4_1x
    I20 (d_0 a_0 c_0 b_0 net66) nor4_1x
    I24 (net69 net68 net67 net66 ack) nand4_1x
    I19 (in_0 csel c_ack c_0) TH33
    I18 (in_1 csel c_ack c_1) TH33
    I17 (in_2 csel c_ack c_2) TH33
    I16 (in_3 csel c_ack c_3) TH33
    I15 (in_0 dsel d_ack d_0) TH33
    I14 (in_1 dsel d_ack d_1) TH33
    I13 (in_2 dsel d_ack d_2) TH33
    I12 (in_3 dsel d_ack d_3) TH33
    I0 (in_0 asel a_ack a_0) TH33
    I1 (in_1 asel a_ack a_1) TH33
    I2 (in_2 asel a_ack a_2) TH33
    I3 (in_3 asel a_ack a_3) TH33
    I7 (in_0 bsel b_ack b_0) TH33
    I6 (in_1 bsel b_ack b_1) TH33
    I5 (in_2 bsel b_ack b_2) TH33
    I4 (in_3 bsel b_ack b_3) TH33
ends _sub87
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_4of16Split4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub88 A1_1of4_3 A1_1of4_2 A1_1of4_1 A1_1of4_0 A2_1of4_3 \
        A2_1of4_2 A2_1of4_1 A2_1of4_0 A3_1of4_3 A3_1of4_2 A3_1of4_1 \
        A3_1of4_0 A4_1of4_3 A4_1of4_2 A4_1of4_1 A4_1of4_0 A_Ack_3 \
        A_Ack_2 A_Ack_1 A_Ack_0 Ack_3 Ack_2 Ack_1 Ack_0 Asel B1_1of4_3 \
        B1_1of4_2 B1_1of4_1 B1_1of4_0 B2_1of4_3 B2_1of4_2 B2_1of4_1 \
        B2_1of4_0 B3_1of4_3 B3_1of4_2 B3_1of4_1 B3_1of4_0 B4_1of4_3 \
        B4_1of4_2 B4_1of4_1 B4_1of4_0 B_Ack_3 B_Ack_2 B_Ack_1 B_Ack_0 \
        Bsel C1_1of4_3 C1_1of4_2 C1_1of4_1 C1_1of4_0 C2_1of4_3 \
        C2_1of4_2 C2_1of4_1 C2_1of4_0 C3_1of4_3 C3_1of4_2 C3_1of4_1 \
        C3_1of4_0 C4_1of4_3 C4_1of4_2 C4_1of4_1 C4_1of4_0 C_Ack_3 \
        C_Ack_2 C_Ack_1 C_Ack_0 Csel D1_1of4_3 D1_1of4_2 D1_1of4_1 \
        D1_1of4_0 D2_1of4_3 D2_1of4_2 D2_1of4_1 D2_1of4_0 D3_1of4_3 \
        D3_1of4_2 D3_1of4_1 D3_1of4_0 D4_1of4_3 D4_1of4_2 D4_1of4_1 \
        D4_1of4_0 D_Ack_3 D_Ack_2 D_Ack_1 D_Ack_0 Dsel I1_1of4_3 \
        I1_1of4_2 I1_1of4_1 I1_1of4_0 I2_1of4_3 I2_1of4_2 I2_1of4_1 \
        I2_1of4_0 I3_1of4_3 I3_1of4_2 I3_1of4_1 I3_1of4_0 I4_1of4_3 \
        I4_1of4_2 I4_1of4_1 I4_1of4_0
    I15 (A1_1of4_3 A1_1of4_2 A1_1of4_1 A1_1of4_0 A_Ack_0 Ack_0 Asel \
        B1_1of4_3 B1_1of4_2 B1_1of4_1 B1_1of4_0 B_Ack_0 Bsel C1_1of4_3 \
        C1_1of4_2 C1_1of4_1 C1_1of4_0 C_Ack_0 Csel D1_1of4_3 D1_1of4_2 \
        D1_1of4_1 D1_1of4_0 D_Ack_0 Dsel I1_1of4_3 I1_1of4_2 I1_1of4_1 \
        I1_1of4_0) _sub87
    I14 (A2_1of4_3 A2_1of4_2 A2_1of4_1 A2_1of4_0 A_Ack_1 Ack_1 Asel \
        B2_1of4_3 B2_1of4_2 B2_1of4_1 B2_1of4_0 B_Ack_1 Bsel C2_1of4_3 \
        C2_1of4_2 C2_1of4_1 C2_1of4_0 C_Ack_1 Csel D2_1of4_3 D2_1of4_2 \
        D2_1of4_1 D2_1of4_0 D_Ack_1 Dsel I2_1of4_3 I2_1of4_2 I2_1of4_1 \
        I2_1of4_0) _sub87
    I13 (A4_1of4_3 A4_1of4_2 A4_1of4_1 A4_1of4_0 A_Ack_3 Ack_3 Asel \
        B4_1of4_3 B4_1of4_2 B4_1of4_1 B4_1of4_0 B_Ack_3 Bsel C4_1of4_3 \
        C4_1of4_2 C4_1of4_1 C4_1of4_0 C_Ack_3 Csel D4_1of4_3 D4_1of4_2 \
        D4_1of4_1 D4_1of4_0 D_Ack_3 Dsel I4_1of4_3 I4_1of4_2 I4_1of4_1 \
        I4_1of4_0) _sub87
    I12 (A3_1of4_3 A3_1of4_2 A3_1of4_1 A3_1of4_0 A_Ack_2 Ack_2 Asel \
        B3_1of4_3 B3_1of4_2 B3_1of4_1 B3_1of4_0 B_Ack_2 Bsel C3_1of4_3 \
        C3_1of4_2 C3_1of4_1 C3_1of4_0 C_Ack_2 Csel D3_1of4_3 D3_1of4_2 \
        D3_1of4_1 D3_1of4_0 D_Ack_2 Dsel I3_1of4_3 I3_1of4_2 I3_1of4_1 \
        I3_1of4_0) _sub87
ends _sub88
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_1of2Split4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub89 a_1 a_0 a_ack ack asel b_1 b_0 b_ack bsel c_1 c_0 c_ack \
        csel d_1 d_0 d_ack dsel in_1 in_0
    I21 (d_1 a_1 c_1 b_1 net55) nor4_1x
    I20 (d_0 a_0 c_0 b_0 net54) nor4_1x
    I19 (in_0 csel c_ack c_0) TH33
    I18 (in_1 csel c_ack c_1) TH33
    I15 (in_0 dsel d_ack d_0) TH33
    I14 (in_1 dsel d_ack d_1) TH33
    I0 (in_0 asel a_ack a_0) TH33
    I1 (in_1 asel a_ack a_1) TH33
    I7 (in_0 bsel b_ack b_0) TH33
    I6 (in_1 bsel b_ack b_1) TH33
    I24 (net55 net54 ack) nand_1x
ends _sub89
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_AddressSplit4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub90 A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 \
        A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0 Ack_4 Ack_3 Ack_2 Ack_1 Ack_0 \
        Asel Bk0_Ack_4 Bk0_Ack_3 Bk0_Ack_2 Bk0_Ack_1 Bk0_Ack_0 \
        Bk0_Addr_19 Bk0_Addr_18 Bk0_Addr_17 Bk0_Addr_16 Bk0_Addr_15 \
        Bk0_Addr_14 Bk0_Addr_13 Bk0_Addr_12 Bk0_Addr_11 Bk0_Addr_10 \
        Bk0_Addr_9 Bk0_Addr_8 Bk0_Addr_7 Bk0_Addr_6 Bk0_Addr_5 \
        Bk0_Addr_4 Bk0_Addr_3 Bk0_Addr_2 Bk0_Addr_1 Bk0_Addr_0 Bk0_RW_1 \
        Bk0_RW_0 Bk0_RWAck Bk1_Ack_4 Bk1_Ack_3 Bk1_Ack_2 Bk1_Ack_1 \
        Bk1_Ack_0 Bk1_Addr_19 Bk1_Addr_18 Bk1_Addr_17 Bk1_Addr_16 \
        Bk1_Addr_15 Bk1_Addr_14 Bk1_Addr_13 Bk1_Addr_12 Bk1_Addr_11 \
        Bk1_Addr_10 Bk1_Addr_9 Bk1_Addr_8 Bk1_Addr_7 Bk1_Addr_6 \
        Bk1_Addr_5 Bk1_Addr_4 Bk1_Addr_3 Bk1_Addr_2 Bk1_Addr_1 \
        Bk1_Addr_0 Bk1_RW_1 Bk1_RW_0 Bk1_RWAck Bk2_Ack_4 Bk2_Ack_3 \
        Bk2_Ack_2 Bk2_Ack_1 Bk2_Ack_0 Bk2_Addr_19 Bk2_Addr_18 \
        Bk2_Addr_17 Bk2_Addr_16 Bk2_Addr_15 Bk2_Addr_14 Bk2_Addr_13 \
        Bk2_Addr_12 Bk2_Addr_11 Bk2_Addr_10 Bk2_Addr_9 Bk2_Addr_8 \
        Bk2_Addr_7 Bk2_Addr_6 Bk2_Addr_5 Bk2_Addr_4 Bk2_Addr_3 \
        Bk2_Addr_2 Bk2_Addr_1 Bk2_Addr_0 Bk2_RW_1 Bk2_RW_0 Bk2_RWAck \
        Bk3_Ack_4 Bk3_Ack_3 Bk3_Ack_2 Bk3_Ack_1 Bk3_Ack_0 Bk3_Addr_19 \
        Bk3_Addr_18 Bk3_Addr_17 Bk3_Addr_16 Bk3_Addr_15 Bk3_Addr_14 \
        Bk3_Addr_13 Bk3_Addr_12 Bk3_Addr_11 Bk3_Addr_10 Bk3_Addr_9 \
        Bk3_Addr_8 Bk3_Addr_7 Bk3_Addr_6 Bk3_Addr_5 Bk3_Addr_4 \
        Bk3_Addr_3 Bk3_Addr_2 Bk3_Addr_1 Bk3_Addr_0 Bk3_RW_1 Bk3_RW_0 \
        Bk3_RWAck Bsel Csel Dsel RW_1 RW_0 RW_Ack
    I0 (Bk0_Addr_3 Bk0_Addr_2 Bk0_Addr_1 Bk0_Addr_0 Bk0_Addr_7 \
        Bk0_Addr_6 Bk0_Addr_5 Bk0_Addr_4 Bk0_Addr_11 Bk0_Addr_10 \
        Bk0_Addr_9 Bk0_Addr_8 Bk0_Addr_15 Bk0_Addr_14 Bk0_Addr_13 \
        Bk0_Addr_12 Bk0_Ack_3 Bk0_Ack_2 Bk0_Ack_1 Bk0_Ack_0 Ack_3 Ack_2 \
        Ack_1 Ack_0 Asel Bk1_Addr_3 Bk1_Addr_2 Bk1_Addr_1 Bk1_Addr_0 \
        Bk1_Addr_7 Bk1_Addr_6 Bk1_Addr_5 Bk1_Addr_4 Bk1_Addr_11 \
        Bk1_Addr_10 Bk1_Addr_9 Bk1_Addr_8 Bk1_Addr_15 Bk1_Addr_14 \
        Bk1_Addr_13 Bk1_Addr_12 Bk1_Ack_3 Bk1_Ack_2 Bk1_Ack_1 Bk1_Ack_0 \
        Bsel Bk2_Addr_3 Bk2_Addr_2 Bk2_Addr_1 Bk2_Addr_0 Bk2_Addr_7 \
        Bk2_Addr_6 Bk2_Addr_5 Bk2_Addr_4 Bk2_Addr_11 Bk2_Addr_10 \
        Bk2_Addr_9 Bk2_Addr_8 Bk2_Addr_15 Bk2_Addr_14 Bk2_Addr_13 \
        Bk2_Addr_12 Bk2_Ack_3 Bk2_Ack_2 Bk2_Ack_1 Bk2_Ack_0 Csel \
        Bk3_Addr_3 Bk3_Addr_2 Bk3_Addr_1 Bk3_Addr_0 Bk3_Addr_7 \
        Bk3_Addr_6 Bk3_Addr_5 Bk3_Addr_4 Bk3_Addr_11 Bk3_Addr_10 \
        Bk3_Addr_9 Bk3_Addr_8 Bk3_Addr_15 Bk3_Addr_14 Bk3_Addr_13 \
        Bk3_Addr_12 Bk3_Ack_3 Bk3_Ack_2 Bk3_Ack_1 Bk3_Ack_0 Dsel A_3 \
        A_2 A_1 A_0 A_7 A_6 A_5 A_4 A_11 A_10 A_9 A_8 A_15 A_14 A_13 \
        A_12) _sub88
    I1 (Bk0_Addr_19 Bk0_Addr_18 Bk0_Addr_17 Bk0_Addr_16 Bk0_Ack_4 Ack_4 \
        Asel Bk1_Addr_19 Bk1_Addr_18 Bk1_Addr_17 Bk1_Addr_16 Bk1_Ack_4 \
        Bsel Bk2_Addr_19 Bk2_Addr_18 Bk2_Addr_17 Bk2_Addr_16 Bk2_Ack_4 \
        Csel Bk3_Addr_19 Bk3_Addr_18 Bk3_Addr_17 Bk3_Addr_16 Bk3_Ack_4 \
        Dsel A_19 A_18 A_17 A_16) _sub87
    I2 (Bk0_RW_1 Bk0_RW_0 Bk0_RWAck RW_Ack Asel Bk1_RW_1 Bk1_RW_0 \
        Bk1_RWAck Bsel Bk2_RW_1 Bk2_RW_0 Bk2_RWAck Csel Bk3_RW_1 \
        Bk3_RW_0 Bk3_RWAck Dsel RW_1 RW_0) _sub89
ends _sub90
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_8of32Split4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub91 A_8of32_31 A_8of32_30 A_8of32_29 A_8of32_28 A_8of32_27 \
        A_8of32_26 A_8of32_25 A_8of32_24 A_8of32_23 A_8of32_22 \
        A_8of32_21 A_8of32_20 A_8of32_19 A_8of32_18 A_8of32_17 \
        A_8of32_16 A_8of32_15 A_8of32_14 A_8of32_13 A_8of32_12 \
        A_8of32_11 A_8of32_10 A_8of32_9 A_8of32_8 A_8of32_7 A_8of32_6 \
        A_8of32_5 A_8of32_4 A_8of32_3 A_8of32_2 A_8of32_1 A_8of32_0 \
        A_Ack_7 A_Ack_6 A_Ack_5 A_Ack_4 A_Ack_3 A_Ack_2 A_Ack_1 A_Ack_0 \
        Ack_7 Ack_6 Ack_5 Ack_4 Ack_3 Ack_2 Ack_1 Ack_0 Asel B_8of32_31 \
        B_8of32_30 B_8of32_29 B_8of32_28 B_8of32_27 B_8of32_26 \
        B_8of32_25 B_8of32_24 B_8of32_23 B_8of32_22 B_8of32_21 \
        B_8of32_20 B_8of32_19 B_8of32_18 B_8of32_17 B_8of32_16 \
        B_8of32_15 B_8of32_14 B_8of32_13 B_8of32_12 B_8of32_11 \
        B_8of32_10 B_8of32_9 B_8of32_8 B_8of32_7 B_8of32_6 B_8of32_5 \
        B_8of32_4 B_8of32_3 B_8of32_2 B_8of32_1 B_8of32_0 B_Ack_7 \
        B_Ack_6 B_Ack_5 B_Ack_4 B_Ack_3 B_Ack_2 B_Ack_1 B_Ack_0 Bsel \
        C_8of32_31 C_8of32_30 C_8of32_29 C_8of32_28 C_8of32_27 \
        C_8of32_26 C_8of32_25 C_8of32_24 C_8of32_23 C_8of32_22 \
        C_8of32_21 C_8of32_20 C_8of32_19 C_8of32_18 C_8of32_17 \
        C_8of32_16 C_8of32_15 C_8of32_14 C_8of32_13 C_8of32_12 \
        C_8of32_11 C_8of32_10 C_8of32_9 C_8of32_8 C_8of32_7 C_8of32_6 \
        C_8of32_5 C_8of32_4 C_8of32_3 C_8of32_2 C_8of32_1 C_8of32_0 \
        C_Ack_7 C_Ack_6 C_Ack_5 C_Ack_4 C_Ack_3 C_Ack_2 C_Ack_1 C_Ack_0 \
        Csel D_8of32_31 D_8of32_30 D_8of32_29 D_8of32_28 D_8of32_27 \
        D_8of32_26 D_8of32_25 D_8of32_24 D_8of32_23 D_8of32_22 \
        D_8of32_21 D_8of32_20 D_8of32_19 D_8of32_18 D_8of32_17 \
        D_8of32_16 D_8of32_15 D_8of32_14 D_8of32_13 D_8of32_12 \
        D_8of32_11 D_8of32_10 D_8of32_9 D_8of32_8 D_8of32_7 D_8of32_6 \
        D_8of32_5 D_8of32_4 D_8of32_3 D_8of32_2 D_8of32_1 D_8of32_0 \
        D_Ack_7 D_Ack_6 D_Ack_5 D_Ack_4 D_Ack_3 D_Ack_2 D_Ack_1 D_Ack_0 \
        Dsel I1_1of4_3 I1_1of4_2 I1_1of4_1 I1_1of4_0 I2_1of4_3 \
        I2_1of4_2 I2_1of4_1 I2_1of4_0 I3_1of4_3 I3_1of4_2 I3_1of4_1 \
        I3_1of4_0 I4_1of4_3 I4_1of4_2 I4_1of4_1 I4_1of4_0 I5_1of4_3 \
        I5_1of4_2 I5_1of4_1 I5_1of4_0 I6_1of4_3 I6_1of4_2 I6_1of4_1 \
        I6_1of4_0 I7_1of4_3 I7_1of4_2 I7_1of4_1 I7_1of4_0 I8_1of4_3 \
        I8_1of4_2 I8_1of4_1 I8_1of4_0
    I2 (A_8of32_19 A_8of32_18 A_8of32_17 A_8of32_16 A_8of32_23 \
        A_8of32_22 A_8of32_21 A_8of32_20 A_8of32_27 A_8of32_26 \
        A_8of32_25 A_8of32_24 A_8of32_31 A_8of32_30 A_8of32_29 \
        A_8of32_28 A_Ack_7 A_Ack_6 A_Ack_5 A_Ack_4 Ack_7 Ack_6 Ack_5 \
        Ack_4 Asel B_8of32_19 B_8of32_18 B_8of32_17 B_8of32_16 \
        B_8of32_23 B_8of32_22 B_8of32_21 B_8of32_20 B_8of32_27 \
        B_8of32_26 B_8of32_25 B_8of32_24 B_8of32_31 B_8of32_30 \
        B_8of32_29 B_8of32_28 B_Ack_7 B_Ack_6 B_Ack_5 B_Ack_4 Bsel \
        C_8of32_19 C_8of32_18 C_8of32_17 C_8of32_16 C_8of32_23 \
        C_8of32_22 C_8of32_21 C_8of32_20 C_8of32_27 C_8of32_26 \
        C_8of32_25 C_8of32_24 C_8of32_31 C_8of32_30 C_8of32_29 \
        C_8of32_28 C_Ack_7 C_Ack_6 C_Ack_5 C_Ack_4 Csel D_8of32_19 \
        D_8of32_18 D_8of32_17 D_8of32_16 D_8of32_23 D_8of32_22 \
        D_8of32_21 D_8of32_20 D_8of32_27 D_8of32_26 D_8of32_25 \
        D_8of32_24 D_8of32_31 D_8of32_30 D_8of32_29 D_8of32_28 D_Ack_7 \
        D_Ack_6 D_Ack_5 D_Ack_4 Dsel I5_1of4_3 I5_1of4_2 I5_1of4_1 \
        I5_1of4_0 I6_1of4_3 I6_1of4_2 I6_1of4_1 I6_1of4_0 I7_1of4_3 \
        I7_1of4_2 I7_1of4_1 I7_1of4_0 I8_1of4_3 I8_1of4_2 I8_1of4_1 \
        I8_1of4_0) _sub88
    I0 (A_8of32_3 A_8of32_2 A_8of32_1 A_8of32_0 A_8of32_7 A_8of32_6 \
        A_8of32_5 A_8of32_4 A_8of32_11 A_8of32_10 A_8of32_9 A_8of32_8 \
        A_8of32_15 A_8of32_14 A_8of32_13 A_8of32_12 A_Ack_3 A_Ack_2 \
        A_Ack_1 A_Ack_0 Ack_3 Ack_2 Ack_1 Ack_0 Asel B_8of32_3 \
        B_8of32_2 B_8of32_1 B_8of32_0 B_8of32_7 B_8of32_6 B_8of32_5 \
        B_8of32_4 B_8of32_11 B_8of32_10 B_8of32_9 B_8of32_8 B_8of32_15 \
        B_8of32_14 B_8of32_13 B_8of32_12 B_Ack_3 B_Ack_2 B_Ack_1 \
        B_Ack_0 Bsel C_8of32_3 C_8of32_2 C_8of32_1 C_8of32_0 C_8of32_7 \
        C_8of32_6 C_8of32_5 C_8of32_4 C_8of32_11 C_8of32_10 C_8of32_9 \
        C_8of32_8 C_8of32_15 C_8of32_14 C_8of32_13 C_8of32_12 C_Ack_3 \
        C_Ack_2 C_Ack_1 C_Ack_0 Csel D_8of32_3 D_8of32_2 D_8of32_1 \
        D_8of32_0 D_8of32_7 D_8of32_6 D_8of32_5 D_8of32_4 D_8of32_11 \
        D_8of32_10 D_8of32_9 D_8of32_8 D_8of32_15 D_8of32_14 D_8of32_13 \
        D_8of32_12 D_Ack_3 D_Ack_2 D_Ack_1 D_Ack_0 Dsel I1_1of4_3 \
        I1_1of4_2 I1_1of4_1 I1_1of4_0 I2_1of4_3 I2_1of4_2 I2_1of4_1 \
        I2_1of4_0 I3_1of4_3 I3_1of4_2 I3_1of4_1 I3_1of4_0 I4_1of4_3 \
        I4_1of4_2 I4_1of4_1 I4_1of4_0) _sub88
ends _sub91
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_1of4Merge4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub92 a_3 a_2 a_1 a_0 a_ack ack asel b_3 b_2 b_1 b_0 b_ack bsel \
        c_3 c_2 c_1 c_0 c_ack csel d_3 d_2 d_1 d_0 d_ack dsel out_3 \
        out_2 out_1 out_0
    I31 (net039 net035 net031 net027 d_ack) nand4_1x
    I26 (net030 net034 net038 net042 a_ack) nand4_1x
    I27 (net030 net26 net31 net039 net42) nand4_1x
    I28 (net034 net28 net29 net035 net41) nand4_1x
    I29 (net038 net30 net27 net031 net40) nand4_1x
    I30 (net042 net32 net25 net027 net39) nand4_1x
    I13 (net31 net29 net27 net25 c_ack) nand4_1x
    I12 (net26 net28 net30 net32 b_ack) nand4_1x
    I11 (net42 ack out_0) TH22
    I10 (net41 ack out_1) TH22
    I9 (net40 ack out_2) TH22
    I8 (net39 ack out_3) TH22
    I35 (d_0 dsel net21 net039) _sub81
    I34 (d_1 dsel net22 net035) _sub81
    I33 (d_2 dsel net23 net031) _sub81
    I32 (d_3 dsel net24 net027) _sub81
    I25 (a_0 asel net21 net030) _sub81
    I24 (a_1 asel net22 net034) _sub81
    I23 (a_2 asel net23 net038) _sub81
    I22 (a_3 asel net24 net042) _sub81
    I7 (c_0 csel net21 net31) _sub81
    I6 (c_1 csel net22 net29) _sub81
    I5 (c_2 csel net23 net27) _sub81
    I4 (c_3 csel net24 net25) _sub81
    I3 (b_3 bsel net24 net32) _sub81
    I2 (b_2 bsel net23 net30) _sub81
    I1 (b_1 bsel net22 net28) _sub81
    I0 (b_0 bsel net21 net26) _sub81
    I21 (out_0 net21) inv_1x
    I20 (out_1 net22) inv_1x
    I19 (out_2 net23) inv_1x
    I18 (out_3 net24) inv_1x
ends _sub92
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_4of16Merge4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub93 A1_1of4_3 A1_1of4_2 A1_1of4_1 A1_1of4_0 A2_1of4_3 \
        A2_1of4_2 A2_1of4_1 A2_1of4_0 A3_1of4_3 A3_1of4_2 A3_1of4_1 \
        A3_1of4_0 A4_1of4_3 A4_1of4_2 A4_1of4_1 A4_1of4_0 A_Ack_3 \
        A_Ack_2 A_Ack_1 A_Ack_0 Asel B1_1of4_3 B1_1of4_2 B1_1of4_1 \
        B1_1of4_0 B2_1of4_3 B2_1of4_2 B2_1of4_1 B2_1of4_0 B3_1of4_3 \
        B3_1of4_2 B3_1of4_1 B3_1of4_0 B4_1of4_3 B4_1of4_2 B4_1of4_1 \
        B4_1of4_0 B_Ack_3 B_Ack_2 B_Ack_1 B_Ack_0 Bsel C1_1of4_3 \
        C1_1of4_2 C1_1of4_1 C1_1of4_0 C2_1of4_3 C2_1of4_2 C2_1of4_1 \
        C2_1of4_0 C3_1of4_3 C3_1of4_2 C3_1of4_1 C3_1of4_0 C4_1of4_3 \
        C4_1of4_2 C4_1of4_1 C4_1of4_0 C_Ack_3 C_Ack_2 C_Ack_1 C_Ack_0 \
        Ack_3 Ack_2 Ack_1 Ack_0 Csel D1_1of4_3 D1_1of4_2 D1_1of4_1 \
        D1_1of4_0 D2_1of4_3 D2_1of4_2 D2_1of4_1 D2_1of4_0 D3_1of4_3 \
        D3_1of4_2 D3_1of4_1 D3_1of4_0 D4_1of4_3 D4_1of4_2 D4_1of4_1 \
        D4_1of4_0 D_Ack_3 D_Ack_2 D_Ack_1 D_Ack_0 Dsel Out1_1of4_3 \
        Out1_1of4_2 Out1_1of4_1 Out1_1of4_0 Out2_1of4_3 Out2_1of4_2 \
        Out2_1of4_1 Out2_1of4_0 Out3_1of4_3 Out3_1of4_2 Out3_1of4_1 \
        Out3_1of4_0 Out4_1of4_3 Out4_1of4_2 Out4_1of4_1 Out4_1of4_0
    I25 (A4_1of4_3 A4_1of4_2 A4_1of4_1 A4_1of4_0 A_Ack_3 Ack_3 Asel \
        B4_1of4_3 B4_1of4_2 B4_1of4_1 B4_1of4_0 B_Ack_3 Bsel C4_1of4_3 \
        C4_1of4_2 C4_1of4_1 C4_1of4_0 C_Ack_3 Csel D4_1of4_3 D4_1of4_2 \
        D4_1of4_1 D4_1of4_0 D_Ack_3 Dsel Out4_1of4_3 Out4_1of4_2 \
        Out4_1of4_1 Out4_1of4_0) _sub92
    I24 (A3_1of4_3 A3_1of4_2 A3_1of4_1 A3_1of4_0 A_Ack_2 Ack_2 Asel \
        B3_1of4_3 B3_1of4_2 B3_1of4_1 B3_1of4_0 B_Ack_2 Bsel C3_1of4_3 \
        C3_1of4_2 C3_1of4_1 C3_1of4_0 C_Ack_2 Csel D3_1of4_3 D3_1of4_2 \
        D3_1of4_1 D3_1of4_0 D_Ack_2 Dsel Out3_1of4_3 Out3_1of4_2 \
        Out3_1of4_1 Out3_1of4_0) _sub92
    I23 (A2_1of4_3 A2_1of4_2 A2_1of4_1 A2_1of4_0 A_Ack_1 Ack_1 Asel \
        B2_1of4_3 B2_1of4_2 B2_1of4_1 B2_1of4_0 B_Ack_1 Bsel C2_1of4_3 \
        C2_1of4_2 C2_1of4_1 C2_1of4_0 C_Ack_1 Csel D2_1of4_3 D2_1of4_2 \
        D2_1of4_1 D2_1of4_0 D_Ack_1 Dsel Out2_1of4_3 Out2_1of4_2 \
        Out2_1of4_1 Out2_1of4_0) _sub92
    I22 (A1_1of4_3 A1_1of4_2 A1_1of4_1 A1_1of4_0 A_Ack_0 Ack_0 Asel \
        B1_1of4_3 B1_1of4_2 B1_1of4_1 B1_1of4_0 B_Ack_0 Bsel C1_1of4_3 \
        C1_1of4_2 C1_1of4_1 C1_1of4_0 C_Ack_0 Csel D1_1of4_3 D1_1of4_2 \
        D1_1of4_1 D1_1of4_0 D_Ack_0 Dsel Out1_1of4_3 Out1_1of4_2 \
        Out1_1of4_1 Out1_1of4_0) _sub92
ends _sub93
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_8of32Merge4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub94 A_31 A_30 A_29 A_28 A_27 A_26 A_25 A_24 A_23 A_22 A_21 \
        A_20 A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 \
        A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0 A_Ack_7 A_Ack_6 A_Ack_5 A_Ack_4 \
        A_Ack_3 A_Ack_2 A_Ack_1 A_Ack_0 Ack_7 Ack_6 Ack_5 Ack_4 Ack_3 \
        Ack_2 Ack_1 Ack_0 Asel B_31 B_30 B_29 B_28 B_27 B_26 B_25 B_24 \
        B_23 B_22 B_21 B_20 B_19 B_18 B_17 B_16 B_15 B_14 B_13 B_12 \
        B_11 B_10 B_9 B_8 B_7 B_6 B_5 B_4 B_3 B_2 B_1 B_0 B_Ack_7 \
        B_Ack_6 B_Ack_5 B_Ack_4 B_Ack_3 B_Ack_2 B_Ack_1 B_Ack_0 Bsel \
        C_31 C_30 C_29 C_28 C_27 C_26 C_25 C_24 C_23 C_22 C_21 C_20 \
        C_19 C_18 C_17 C_16 C_15 C_14 C_13 C_12 C_11 C_10 C_9 C_8 C_7 \
        C_6 C_5 C_4 C_3 C_2 C_1 C_0 C_Ack_7 C_Ack_6 C_Ack_5 C_Ack_4 \
        C_Ack_3 C_Ack_2 C_Ack_1 C_Ack_0 Csel D_31 D_30 D_29 D_28 D_27 \
        D_26 D_25 D_24 D_23 D_22 D_21 D_20 D_19 D_18 D_17 D_16 D_15 \
        D_14 D_13 D_12 D_11 D_10 D_9 D_8 D_7 D_6 D_5 D_4 D_3 D_2 D_1 \
        D_0 D_Ack_7 D_Ack_6 D_Ack_5 D_Ack_4 D_Ack_3 D_Ack_2 D_Ack_1 \
        D_Ack_0 Dsel Out1_1of4_3 Out1_1of4_2 Out1_1of4_1 Out1_1of4_0 \
        Out2_1of4_3 Out2_1of4_2 Out2_1of4_1 Out2_1of4_0 Out3_1of4_3 \
        Out3_1of4_2 Out3_1of4_1 Out3_1of4_0 Out4_1of4_3 Out4_1of4_2 \
        Out4_1of4_1 Out4_1of4_0 Out5_1of4_3 Out5_1of4_2 Out5_1of4_1 \
        Out5_1of4_0 Out6_1of4_3 Out6_1of4_2 Out6_1of4_1 Out6_1of4_0 \
        Out7_1of4_3 Out7_1of4_2 Out7_1of4_1 Out7_1of4_0 Out8_1of4_3 \
        Out8_1of4_2 Out8_1of4_1 Out8_1of4_0
    I1 (A_19 A_18 A_17 A_16 A_23 A_22 A_21 A_20 A_27 A_26 A_25 A_24 \
        A_31 A_30 A_29 A_28 A_Ack_7 A_Ack_6 A_Ack_5 A_Ack_4 Asel B_19 \
        B_18 B_17 B_16 B_23 B_22 B_21 B_20 B_27 B_26 B_25 B_24 B_31 \
        B_30 B_29 B_28 B_Ack_7 B_Ack_6 B_Ack_5 B_Ack_4 Bsel C_19 C_18 \
        C_17 C_16 C_23 C_22 C_21 C_20 C_27 C_26 C_25 C_24 C_31 C_30 \
        C_29 C_28 C_Ack_7 C_Ack_6 C_Ack_5 C_Ack_4 Ack_7 Ack_6 Ack_5 \
        Ack_4 Csel D_19 D_18 D_17 D_16 D_23 D_22 D_21 D_20 D_27 D_26 \
        D_25 D_24 D_31 D_30 D_29 D_28 D_Ack_7 D_Ack_6 D_Ack_5 D_Ack_4 \
        Dsel Out5_1of4_3 Out5_1of4_2 Out5_1of4_1 Out5_1of4_0 \
        Out6_1of4_3 Out6_1of4_2 Out6_1of4_1 Out6_1of4_0 Out7_1of4_3 \
        Out7_1of4_2 Out7_1of4_1 Out7_1of4_0 Out8_1of4_3 Out8_1of4_2 \
        Out8_1of4_1 Out8_1of4_0) _sub93
    I0 (A_3 A_2 A_1 A_0 A_7 A_6 A_5 A_4 A_11 A_10 A_9 A_8 A_15 A_14 \
        A_13 A_12 A_Ack_3 A_Ack_2 A_Ack_1 A_Ack_0 Asel B_3 B_2 B_1 B_0 \
        B_7 B_6 B_5 B_4 B_11 B_10 B_9 B_8 B_15 B_14 B_13 B_12 B_Ack_3 \
        B_Ack_2 B_Ack_1 B_Ack_0 Bsel C_3 C_2 C_1 C_0 C_7 C_6 C_5 C_4 \
        C_11 C_10 C_9 C_8 C_15 C_14 C_13 C_12 C_Ack_3 C_Ack_2 C_Ack_1 \
        C_Ack_0 Ack_3 Ack_2 Ack_1 Ack_0 Csel D_3 D_2 D_1 D_0 D_7 D_6 \
        D_5 D_4 D_11 D_10 D_9 D_8 D_15 D_14 D_13 D_12 D_Ack_3 D_Ack_2 \
        D_Ack_1 D_Ack_0 Dsel Out1_1of4_3 Out1_1of4_2 Out1_1of4_1 \
        Out1_1of4_0 Out2_1of4_3 Out2_1of4_2 Out2_1of4_1 Out2_1of4_0 \
        Out3_1of4_3 Out3_1of4_2 Out3_1of4_1 Out3_1of4_0 Out4_1of4_3 \
        Out4_1of4_2 Out4_1of4_1 Out4_1of4_0) _sub93
ends _sub94
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_1of4Latch
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub95 ack in_3 in_2 in_1 in_0 nina out_3 out_2 out_1 out_0
    I7 (nx_0 ack xo_0) TH22
    I6 (nx_1 ack xo_1) TH22
    I5 (nx_2 ack xo_2) TH22
    I4 (nx_3 ack xo_3) TH22
    I3 (in_3 nxa n_3) TH22
    I2 (in_2 nxa n_2) TH22
    I1 (in_1 nxa n_1) TH22
    I0 (in_0 nxa n_0) TH22
    I18 (xa nxa) inv_1x
    I17 (xo_0 out_0) inv_1x
    I16 (xo_1 out_1) inv_1x
    I15 (xo_2 out_2) inv_1x
    I14 (xo_3 out_3) inv_1x
    I11 (n_3 nx_3) inv_1x
    I10 (n_2 nx_2) inv_1x
    I9 (n_1 nx_1) inv_1x
    I8 (n_0 nx_0) inv_1x
    I12 (n_0 n_1 n_2 n_3 nina) nor4_1x
    I13 (xo_3 xo_2 xo_1 xo_0 xa) nand4_1x
ends _sub95
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_4of16Latch
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub96 Ack_3 Ack_2 Ack_1 Ack_0 In_4of16_15 In_4of16_14 \
        In_4of16_13 In_4of16_12 In_4of16_11 In_4of16_10 In_4of16_9 \
        In_4of16_8 In_4of16_7 In_4of16_6 In_4of16_5 In_4of16_4 \
        In_4of16_3 In_4of16_2 In_4of16_1 In_4of16_0 In_Ack_3 In_Ack_2 \
        In_Ack_1 In_Ack_0 Out_4of16_15 Out_4of16_14 Out_4of16_13 \
        Out_4of16_12 Out_4of16_11 Out_4of16_10 Out_4of16_9 Out_4of16_8 \
        Out_4of16_7 Out_4of16_6 Out_4of16_5 Out_4of16_4 Out_4of16_3 \
        Out_4of16_2 Out_4of16_1 Out_4of16_0
    I3 (Ack_3 In_4of16_15 In_4of16_14 In_4of16_13 In_4of16_12 In_Ack_3 \
        Out_4of16_15 Out_4of16_14 Out_4of16_13 Out_4of16_12) _sub95
    I2 (Ack_2 In_4of16_11 In_4of16_10 In_4of16_9 In_4of16_8 In_Ack_2 \
        Out_4of16_11 Out_4of16_10 Out_4of16_9 Out_4of16_8) _sub95
    I1 (Ack_1 In_4of16_7 In_4of16_6 In_4of16_5 In_4of16_4 In_Ack_1 \
        Out_4of16_7 Out_4of16_6 Out_4of16_5 Out_4of16_4) _sub95
    I0 (Ack_0 In_4of16_3 In_4of16_2 In_4of16_1 In_4of16_0 In_Ack_0 \
        Out_4of16_3 Out_4of16_2 Out_4of16_1 Out_4of16_0) _sub95
ends _sub96
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_8of32Latch
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub97 Ack_7 Ack_6 Ack_5 Ack_4 Ack_3 Ack_2 Ack_1 Ack_0 \
        In_4of16_3 In_4of16_2 In_4of16_1 In_4of16_0 In_4of16_7 \
        In_4of16_6 In_4of16_5 In_4of16_4 In_4of16_11 In_4of16_10 \
        In_4of16_9 In_4of16_8 In_4of16_15 In_4of16_14 In_4of16_13 \
        In_4of16_12 In2_4of16_3 In2_4of16_2 In2_4of16_1 In2_4of16_0 \
        In2_4of16_7 In2_4of16_6 In2_4of16_5 In2_4of16_4 In2_4of16_11 \
        In2_4of16_10 In2_4of16_9 In2_4of16_8 In2_4of16_15 In2_4of16_14 \
        In2_4of16_13 In2_4of16_12 In_Ack_7 In_Ack_6 In_Ack_5 In_Ack_4 \
        In_Ack_3 In_Ack_2 In_Ack_1 In_Ack_0 Out1_1of4_3 Out1_1of4_2 \
        Out1_1of4_1 Out1_1of4_0 Out1_1of4_7 Out1_1of4_6 Out1_1of4_5 \
        Out1_1of4_4 Out1_1of4_11 Out1_1of4_10 Out1_1of4_9 Out1_1of4_8 \
        Out1_1of4_15 Out1_1of4_14 Out1_1of4_13 Out1_1of4_12 Out2_1of4_3 \
        Out2_1of4_2 Out2_1of4_1 Out2_1of4_0 Out2_1of4_7 Out2_1of4_6 \
        Out2_1of4_5 Out2_1of4_4 Out2_1of4_11 Out2_1of4_10 Out2_1of4_9 \
        Out2_1of4_8 Out2_1of4_15 Out2_1of4_14 Out2_1of4_13 Out2_1of4_12
    I1 (Ack_7 Ack_6 Ack_5 Ack_4 In2_4of16_15 In2_4of16_14 In2_4of16_13 \
        In2_4of16_12 In2_4of16_11 In2_4of16_10 In2_4of16_9 In2_4of16_8 \
        In2_4of16_7 In2_4of16_6 In2_4of16_5 In2_4of16_4 In2_4of16_3 \
        In2_4of16_2 In2_4of16_1 In2_4of16_0 In_Ack_7 In_Ack_6 In_Ack_5 \
        In_Ack_4 Out2_1of4_15 Out2_1of4_14 Out2_1of4_13 Out2_1of4_12 \
        Out2_1of4_11 Out2_1of4_10 Out2_1of4_9 Out2_1of4_8 Out2_1of4_7 \
        Out2_1of4_6 Out2_1of4_5 Out2_1of4_4 Out2_1of4_3 Out2_1of4_2 \
        Out2_1of4_1 Out2_1of4_0) _sub96
    I0 (Ack_3 Ack_2 Ack_1 Ack_0 In_4of16_15 In_4of16_14 In_4of16_13 \
        In_4of16_12 In_4of16_11 In_4of16_10 In_4of16_9 In_4of16_8 \
        In_4of16_7 In_4of16_6 In_4of16_5 In_4of16_4 In_4of16_3 \
        In_4of16_2 In_4of16_1 In_4of16_0 In_Ack_3 In_Ack_2 In_Ack_1 \
        In_Ack_0 Out1_1of4_15 Out1_1of4_14 Out1_1of4_13 Out1_1of4_12 \
        Out1_1of4_11 Out1_1of4_10 Out1_1of4_9 Out1_1of4_8 Out1_1of4_7 \
        Out1_1of4_6 Out1_1of4_5 Out1_1of4_4 Out1_1of4_3 Out1_1of4_2 \
        Out1_1of4_1 Out1_1of4_0) _sub96
ends _sub97
// End of subcircuit definition.

// Library name: 16nm
// Cell name: Decode_2to4
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt Decode_2to4 En I_1 I_0 Sel_3 Sel_2 Sel_1 Sel_0
    I5 (I_1 net6) inv_1x
    I4 (I_0 net10) inv_1x
    I3 (I_0 En I_1 Sel_3) and3
    I2 (net10 En I_1 Sel_2) and3
    I1 (I_0 En net6 Sel_1) and3
    I0 (net10 En net6 Sel_0) and3
ends Decode_2to4
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_1of2Latch
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub98 ack in_1 in_0 nina out_1 out_0
    I7 (nx_0 ack xo_0) TH22
    I6 (nx_1 ack xo_1) TH22
    I1 (in_1 nxa n_1) TH22
    I0 (in_0 nxa n_0) TH22
    I18 (xa nxa) inv_1x
    I17 (xo_0 out_0) inv_1x
    I16 (xo_1 out_1) inv_1x
    I9 (n_1 nx_1) inv_1x
    I8 (n_0 nx_0) inv_1x
    I13 (xo_1 xo_0 xa) nand_1x
    I12 (n_0 n_1 nina) nor_1x
ends _sub98
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_AddressLatch
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub99 A_19 A_18 A_17 A_16 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 \
        A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0 Ack_4 Ack_3 Ack_2 Ack_1 Ack_0 \
        Banks_0 Banks_1 Banks_2 Banks_3 En In_6of24_23 In_6of24_22 \
        In_6of24_21 In_6of24_20 In_6of24_19 In_6of24_18 In_6of24_17 \
        In_6of24_16 In_6of24_15 In_6of24_14 In_6of24_13 In_6of24_12 \
        In_6of24_11 In_6of24_10 In_6of24_9 In_6of24_8 In_6of24_7 \
        In_6of24_6 In_6of24_5 In_6of24_4 In_6of24_3 In_6of24_2 \
        In_6of24_1 In_6of24_0 In_Ack_5 In_Ack_4 In_Ack_3 In_Ack_2 \
        In_Ack_1 In_Ack_0 RW_1 RW_0 RWAck RW_Ack RW_in_1 RW_in_0
    I0 (Ack_3 Ack_2 Ack_1 Ack_0 In_6of24_15 In_6of24_14 In_6of24_13 \
        In_6of24_12 In_6of24_11 In_6of24_10 In_6of24_9 In_6of24_8 \
        In_6of24_7 In_6of24_6 In_6of24_5 In_6of24_4 In_6of24_3 \
        In_6of24_2 In_6of24_1 In_6of24_0 In_Ack_3 In_Ack_2 In_Ack_1 \
        In_Ack_0 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 A_6 A_5 A_4 \
        A_3 A_2 A_1 A_0) _sub96
    I3 (RWAck RW_in_1 RW_in_0 RW_Ack RW_1 RW_0) _sub98
    I4 (En In_6of24_23 In_6of24_22 In_6of24_21 In_6of24_20 In_Ack_5 \
        Banks_3 Banks_2 Banks_1 Banks_0) _sub95
    I2 (Ack_4 In_6of24_19 In_6of24_18 In_6of24_17 In_6of24_16 In_Ack_4 \
        A_19 A_18 A_17 A_16) _sub95
ends _sub99
// End of subcircuit definition.

// Library name: 16nm
// Cell name: Encode_4to2
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt Encode_4to2 En I_3 I_2 I_1 I_0 O_1 O_0
    I9 (En net5) inv_1x
    I14 (net5 net010 O_0) nor_1x
    I12 (net5 net011 O_1) nor_1x
    I11 (I_3 I_2 net011) nor_1x
    I13 (I_3 I_1 net010) nor_1x
ends Encode_4to2
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_AddressLatch2
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub100 A_23 A_22 A_21 A_20 A_19 A_18 A_17 A_16 A_15 A_14 A_13 \
        A_12 A_11 A_10 A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0 Ack_5 \
        Ack_4 Ack_3 Ack_2 Ack_1 Ack_0 In_6of24_23 In_6of24_22 \
        In_6of24_21 In_6of24_20 In_6of24_19 In_6of24_18 In_6of24_17 \
        In_6of24_16 In_6of24_15 In_6of24_14 In_6of24_13 In_6of24_12 \
        In_6of24_11 In_6of24_10 In_6of24_9 In_6of24_8 In_6of24_7 \
        In_6of24_6 In_6of24_5 In_6of24_4 In_6of24_3 In_6of24_2 \
        In_6of24_1 In_6of24_0 In_Ack_5 In_Ack_4 In_Ack_3 In_Ack_2 \
        In_Ack_1 In_Ack_0 RW_1 RW_0 RWAck RW_Ack RW_in_1 RW_in_0
    I0 (Ack_3 Ack_2 Ack_1 Ack_0 In_6of24_15 In_6of24_14 In_6of24_13 \
        In_6of24_12 In_6of24_11 In_6of24_10 In_6of24_9 In_6of24_8 \
        In_6of24_7 In_6of24_6 In_6of24_5 In_6of24_4 In_6of24_3 \
        In_6of24_2 In_6of24_1 In_6of24_0 In_Ack_3 In_Ack_2 In_Ack_1 \
        In_Ack_0 A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 A_6 A_5 A_4 \
        A_3 A_2 A_1 A_0) _sub96
    I3 (RWAck RW_in_1 RW_in_0 RW_Ack RW_1 RW_0) _sub98
    I4 (Ack_5 In_6of24_23 In_6of24_22 In_6of24_21 In_6of24_20 In_Ack_5 \
        A_23 A_22 A_21 A_20) _sub95
    I2 (Ack_4 In_6of24_19 In_6of24_18 In_6of24_17 In_6of24_16 In_Ack_4 \
        A_19 A_18 A_17 A_16) _sub95
ends _sub100
// End of subcircuit definition.

// Library name: 16nm
// Cell name: 6T_MultiBank_32K
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub101 RData_63 RData_62 RData_61 RData_60 RData_59 RData_58 \
        RData_57 RData_56 RData_55 RData_54 RData_53 RData_52 RData_51 \
        RData_50 RData_49 RData_48 RData_47 RData_46 RData_45 RData_44 \
        RData_43 RData_42 RData_41 RData_40 RData_39 RData_38 RData_37 \
        RData_36 RData_35 RData_34 RData_33 RData_32 RData_31 RData_30 \
        RData_29 RData_28 RData_27 RData_26 RData_25 RData_24 RData_23 \
        RData_22 RData_21 RData_20 RData_19 RData_18 RData_17 RData_16 \
        RData_15 RData_14 RData_13 RData_12 RData_11 RData_10 RData_9 \
        RData_8 RData_7 RData_6 RData_5 RData_4 RData_3 RData_2 RData_1 \
        RData_0 R_Address_11 R_Address_10 R_Address_9 R_Address_8 \
        R_Address_7 R_Address_6 R_Address_5 R_Address_4 R_Address_3 \
        R_Address_2 R_Address_1 R_Address_0 ReadAck ReadEn WData_63 \
        WData_62 WData_61 WData_60 WData_59 WData_58 WData_57 WData_56 \
        WData_55 WData_54 WData_53 WData_52 WData_51 WData_50 WData_49 \
        WData_48 WData_47 WData_46 WData_45 WData_44 WData_43 WData_42 \
        WData_41 WData_40 WData_39 WData_38 WData_37 WData_36 WData_35 \
        WData_34 WData_33 WData_32 WData_31 WData_30 WData_29 WData_28 \
        WData_27 WData_26 WData_25 WData_24 WData_23 WData_22 WData_21 \
        WData_20 WData_19 WData_18 WData_17 WData_16 WData_15 WData_14 \
        WData_13 WData_12 WData_11 WData_10 WData_9 WData_8 WData_7 \
        WData_6 WData_5 WData_4 WData_3 WData_2 WData_1 WData_0 \
        WDataAck_31 WDataAck_30 WDataAck_29 WDataAck_28 WDataAck_27 \
        WDataAck_26 WDataAck_25 WDataAck_24 WDataAck_23 WDataAck_22 \
        WDataAck_21 WDataAck_20 WDataAck_19 WDataAck_18 WDataAck_17 \
        WDataAck_16 WDataAck_15 WDataAck_14 WDataAck_13 WDataAck_12 \
        WDataAck_11 WDataAck_10 WDataAck_9 WDataAck_8 WDataAck_7 \
        WDataAck_6 WDataAck_5 WDataAck_4 WDataAck_3 WDataAck_2 \
        WDataAck_1 WDataAck_0 W_Address_11 W_Address_10 W_Address_9 \
        W_Address_8 W_Address_7 W_Address_6 W_Address_5 W_Address_4 \
        W_Address_3 W_Address_2 W_Address_1 W_Address_0 WriteAck \
        WriteEn
    I34 (net0690_0 net0690_1 net0690_2 net0690_3 net0690_4 net0682_0 \
        net0682_1 net0709_0 net0709_1 net0709_2 net0709_3 net0709_4 \
        net0709_5 net0709_6 net0709_7 net0710_0 net0710_1 net0710_2 \
        net0710_3 net0710_4 net0710_5 net0710_6 net0710_7 net0710_8 \
        net0710_9 net0710_10 net0710_11 net0710_12 net0710_13 \
        net0710_14 net0710_15 net0710_16 net0710_17 net0710_18 \
        net0710_19 net0710_20 net0710_21 net0710_22 net0710_23 \
        net0710_24 net0710_25 net0710_26 net0710_27 net0710_28 \
        net0710_29 net0710_30 net0710_31 net0174 net0698_0 net0698_1 \
        net0698_2 net0698_3 net0698_4 net0698_5 net0698_6 net0698_7 \
        net0698_8 net0698_9 net0698_10 net0698_11 net0698_12 net0698_13 \
        net0698_14 net0698_15 net0698_16 net0698_17 net0698_18 \
        net0698_19 net0651_0 net0651_1 net0651_2 net0651_3 net0651_4 \
        net0653_0 net0653_1 net0639_0 net0639_1 net0639_2 net0639_3 \
        net0639_4 net0639_5 net0639_6 net0639_7 net0640_0 net0640_1 \
        net0640_2 net0640_3 net0640_4 net0640_5 net0640_6 net0640_7 \
        net0640_8 net0640_9 net0640_10 net0640_11 net0640_12 net0640_13 \
        net0640_14 net0640_15 net0640_16 net0640_17 net0640_18 \
        net0640_19 net0640_20 net0640_21 net0640_22 net0640_23 \
        net0640_24 net0640_25 net0640_26 net0640_27 net0640_28 \
        net0640_29 net0640_30 net0640_31 net0145 net0649_0 net0649_1 \
        net0649_2 net0649_3 net0649_4 net0649_5 net0649_6 net0649_7 \
        net0649_8 net0649_9 net0649_10 net0649_11 net0649_12 net0649_13 \
        net0649_14 net0649_15 net0649_16 net0649_17 net0649_18 \
        net0649_19) _sub86
    I41 (net0689_0 net0689_1 net0689_2 net0689_3 net0689_4 net0681_0 \
        net0681_1 net0707_0 net0707_1 net0707_2 net0707_3 net0707_4 \
        net0707_5 net0707_6 net0707_7 net0708_0 net0708_1 net0708_2 \
        net0708_3 net0708_4 net0708_5 net0708_6 net0708_7 net0708_8 \
        net0708_9 net0708_10 net0708_11 net0708_12 net0708_13 \
        net0708_14 net0708_15 net0708_16 net0708_17 net0708_18 \
        net0708_19 net0708_20 net0708_21 net0708_22 net0708_23 \
        net0708_24 net0708_25 net0708_26 net0708_27 net0708_28 \
        net0708_29 net0708_30 net0708_31 net0173 net0697_0 net0697_1 \
        net0697_2 net0697_3 net0697_4 net0697_5 net0697_6 net0697_7 \
        net0697_8 net0697_9 net0697_10 net0697_11 net0697_12 net0697_13 \
        net0697_14 net0697_15 net0697_16 net0697_17 net0697_18 \
        net0697_19 net0657_0 net0657_1 net0657_2 net0657_3 net0657_4 \
        net0659_0 net0659_1 net0637_0 net0637_1 net0637_2 net0637_3 \
        net0637_4 net0637_5 net0637_6 net0637_7 net0638_0 net0638_1 \
        net0638_2 net0638_3 net0638_4 net0638_5 net0638_6 net0638_7 \
        net0638_8 net0638_9 net0638_10 net0638_11 net0638_12 net0638_13 \
        net0638_14 net0638_15 net0638_16 net0638_17 net0638_18 \
        net0638_19 net0638_20 net0638_21 net0638_22 net0638_23 \
        net0638_24 net0638_25 net0638_26 net0638_27 net0638_28 \
        net0638_29 net0638_30 net0638_31 net0153 net0655_0 net0655_1 \
        net0655_2 net0655_3 net0655_4 net0655_5 net0655_6 net0655_7 \
        net0655_8 net0655_9 net0655_10 net0655_11 net0655_12 net0655_13 \
        net0655_14 net0655_15 net0655_16 net0655_17 net0655_18 \
        net0655_19) _sub86
    I54 (net0688_0 net0688_1 net0688_2 net0688_3 net0688_4 net0680_0 \
        net0680_1 net0705_0 net0705_1 net0705_2 net0705_3 net0705_4 \
        net0705_5 net0705_6 net0705_7 net0706_0 net0706_1 net0706_2 \
        net0706_3 net0706_4 net0706_5 net0706_6 net0706_7 net0706_8 \
        net0706_9 net0706_10 net0706_11 net0706_12 net0706_13 \
        net0706_14 net0706_15 net0706_16 net0706_17 net0706_18 \
        net0706_19 net0706_20 net0706_21 net0706_22 net0706_23 \
        net0706_24 net0706_25 net0706_26 net0706_27 net0706_28 \
        net0706_29 net0706_30 net0706_31 net0172 net0696_0 net0696_1 \
        net0696_2 net0696_3 net0696_4 net0696_5 net0696_6 net0696_7 \
        net0696_8 net0696_9 net0696_10 net0696_11 net0696_12 net0696_13 \
        net0696_14 net0696_15 net0696_16 net0696_17 net0696_18 \
        net0696_19 net0669_0 net0669_1 net0669_2 net0669_3 net0669_4 \
        net0671_0 net0671_1 net0635_0 net0635_1 net0635_2 net0635_3 \
        net0635_4 net0635_5 net0635_6 net0635_7 net0636_0 net0636_1 \
        net0636_2 net0636_3 net0636_4 net0636_5 net0636_6 net0636_7 \
        net0636_8 net0636_9 net0636_10 net0636_11 net0636_12 net0636_13 \
        net0636_14 net0636_15 net0636_16 net0636_17 net0636_18 \
        net0636_19 net0636_20 net0636_21 net0636_22 net0636_23 \
        net0636_24 net0636_25 net0636_26 net0636_27 net0636_28 \
        net0636_29 net0636_30 net0636_31 net0161 net0667_0 net0667_1 \
        net0667_2 net0667_3 net0667_4 net0667_5 net0667_6 net0667_7 \
        net0667_8 net0667_9 net0667_10 net0667_11 net0667_12 net0667_13 \
        net0667_14 net0667_15 net0667_16 net0667_17 net0667_18 \
        net0667_19) _sub86
    I58 (net0687_0 net0687_1 net0687_2 net0687_3 net0687_4 net0679_0 \
        net0679_1 net0703_0 net0703_1 net0703_2 net0703_3 net0703_4 \
        net0703_5 net0703_6 net0703_7 net0704_0 net0704_1 net0704_2 \
        net0704_3 net0704_4 net0704_5 net0704_6 net0704_7 net0704_8 \
        net0704_9 net0704_10 net0704_11 net0704_12 net0704_13 \
        net0704_14 net0704_15 net0704_16 net0704_17 net0704_18 \
        net0704_19 net0704_20 net0704_21 net0704_22 net0704_23 \
        net0704_24 net0704_25 net0704_26 net0704_27 net0704_28 \
        net0704_29 net0704_30 net0704_31 net0171 net0695_0 net0695_1 \
        net0695_2 net0695_3 net0695_4 net0695_5 net0695_6 net0695_7 \
        net0695_8 net0695_9 net0695_10 net0695_11 net0695_12 net0695_13 \
        net0695_14 net0695_15 net0695_16 net0695_17 net0695_18 \
        net0695_19 net0675_0 net0675_1 net0675_2 net0675_3 net0675_4 \
        net0677_0 net0677_1 net0633_0 net0633_1 net0633_2 net0633_3 \
        net0633_4 net0633_5 net0633_6 net0633_7 net0634_0 net0634_1 \
        net0634_2 net0634_3 net0634_4 net0634_5 net0634_6 net0634_7 \
        net0634_8 net0634_9 net0634_10 net0634_11 net0634_12 net0634_13 \
        net0634_14 net0634_15 net0634_16 net0634_17 net0634_18 \
        net0634_19 net0634_20 net0634_21 net0634_22 net0634_23 \
        net0634_24 net0634_25 net0634_26 net0634_27 net0634_28 \
        net0634_29 net0634_30 net0634_31 net0169 net0673_0 net0673_1 \
        net0673_2 net0673_3 net0673_4 net0673_5 net0673_6 net0673_7 \
        net0673_8 net0673_9 net0673_10 net0673_11 net0673_12 net0673_13 \
        net0673_14 net0673_15 net0673_16 net0673_17 net0673_18 \
        net0673_19) _sub86
    I59 (net0289_0 net0289_1 net0289_2 net0289_3 net0289_4 net0281_0 \
        net0281_1 net0396_0 net0396_1 net0396_2 net0396_3 net0396_4 \
        net0396_5 net0396_6 net0396_7 net0438_0 net0438_1 net0438_2 \
        net0438_3 net0438_4 net0438_5 net0438_6 net0438_7 net0438_8 \
        net0438_9 net0438_10 net0438_11 net0438_12 net0438_13 \
        net0438_14 net0438_15 net0438_16 net0438_17 net0438_18 \
        net0438_19 net0438_20 net0438_21 net0438_22 net0438_23 \
        net0438_24 net0438_25 net0438_26 net0438_27 net0438_28 \
        net0438_29 net0438_30 net0438_31 net078 net0293_0 net0293_1 \
        net0293_2 net0293_3 net0293_4 net0293_5 net0293_6 net0293_7 \
        net0293_8 net0293_9 net0293_10 net0293_11 net0293_12 net0293_13 \
        net0293_14 net0293_15 net0293_16 net0293_17 net0293_18 \
        net0293_19 net0271_0 net0271_1 net0271_2 net0271_3 net0271_4 \
        net0272_0 net0272_1 net0261_0 net0261_1 net0261_2 net0261_3 \
        net0261_4 net0261_5 net0261_6 net0261_7 net0262_0 net0262_1 \
        net0262_2 net0262_3 net0262_4 net0262_5 net0262_6 net0262_7 \
        net0262_8 net0262_9 net0262_10 net0262_11 net0262_12 net0262_13 \
        net0262_14 net0262_15 net0262_16 net0262_17 net0262_18 \
        net0262_19 net0262_20 net0262_21 net0262_22 net0262_23 \
        net0262_24 net0262_25 net0262_26 net0262_27 net0262_28 \
        net0262_29 net0262_30 net0262_31 net069 net0269_0 net0269_1 \
        net0269_2 net0269_3 net0269_4 net0269_5 net0269_6 net0269_7 \
        net0269_8 net0269_9 net0269_10 net0269_11 net0269_12 net0269_13 \
        net0269_14 net0269_15 net0269_16 net0269_17 net0269_18 \
        net0269_19) _sub86
    I55 (net0290_0 net0290_1 net0290_2 net0290_3 net0290_4 net0282_0 \
        net0282_1 net0432_0 net0432_1 net0432_2 net0432_3 net0432_4 \
        net0432_5 net0432_6 net0432_7 net0418_0 net0418_1 net0418_2 \
        net0418_3 net0418_4 net0418_5 net0418_6 net0418_7 net0418_8 \
        net0418_9 net0418_10 net0418_11 net0418_12 net0418_13 \
        net0418_14 net0418_15 net0418_16 net0418_17 net0418_18 \
        net0418_19 net0418_20 net0418_21 net0418_22 net0418_23 \
        net0418_24 net0418_25 net0418_26 net0418_27 net0418_28 \
        net0418_29 net0418_30 net0418_31 net079 net0294_0 net0294_1 \
        net0294_2 net0294_3 net0294_4 net0294_5 net0294_6 net0294_7 \
        net0294_8 net0294_9 net0294_10 net0294_11 net0294_12 net0294_13 \
        net0294_14 net0294_15 net0294_16 net0294_17 net0294_18 \
        net0294_19 net0265_0 net0265_1 net0265_2 net0265_3 net0265_4 \
        net0266_0 net0266_1 net0440_0 net0440_1 net0440_2 net0440_3 \
        net0440_4 net0440_5 net0440_6 net0440_7 net0264_0 net0264_1 \
        net0264_2 net0264_3 net0264_4 net0264_5 net0264_6 net0264_7 \
        net0264_8 net0264_9 net0264_10 net0264_11 net0264_12 net0264_13 \
        net0264_14 net0264_15 net0264_16 net0264_17 net0264_18 \
        net0264_19 net0264_20 net0264_21 net0264_22 net0264_23 \
        net0264_24 net0264_25 net0264_26 net0264_27 net0264_28 \
        net0264_29 net0264_30 net0264_31 net061 net0263_0 net0263_1 \
        net0263_2 net0263_3 net0263_4 net0263_5 net0263_6 net0263_7 \
        net0263_8 net0263_9 net0263_10 net0263_11 net0263_12 net0263_13 \
        net0263_14 net0263_15 net0263_16 net0263_17 net0263_18 \
        net0263_19) _sub86
    I43 (net0291_0 net0291_1 net0291_2 net0291_3 net0291_4 net0283_0 \
        net0283_1 net0443_0 net0443_1 net0443_2 net0443_3 net0443_4 \
        net0443_5 net0443_6 net0443_7 net0441_0 net0441_1 net0441_2 \
        net0441_3 net0441_4 net0441_5 net0441_6 net0441_7 net0441_8 \
        net0441_9 net0441_10 net0441_11 net0441_12 net0441_13 \
        net0441_14 net0441_15 net0441_16 net0441_17 net0441_18 \
        net0441_19 net0441_20 net0441_21 net0441_22 net0441_23 \
        net0441_24 net0441_25 net0441_26 net0441_27 net0441_28 \
        net0441_29 net0441_30 net0441_31 net080 net0295_0 net0295_1 \
        net0295_2 net0295_3 net0295_4 net0295_5 net0295_6 net0295_7 \
        net0295_8 net0295_9 net0295_10 net0295_11 net0295_12 net0295_13 \
        net0295_14 net0295_15 net0295_16 net0295_17 net0295_18 \
        net0295_19 net0253_0 net0253_1 net0253_2 net0253_3 net0253_4 \
        net0254_0 net0254_1 net0391_0 net0391_1 net0391_2 net0391_3 \
        net0391_4 net0391_5 net0391_6 net0391_7 net0430_0 net0430_1 \
        net0430_2 net0430_3 net0430_4 net0430_5 net0430_6 net0430_7 \
        net0430_8 net0430_9 net0430_10 net0430_11 net0430_12 net0430_13 \
        net0430_14 net0430_15 net0430_16 net0430_17 net0430_18 \
        net0430_19 net0430_20 net0430_21 net0430_22 net0430_23 \
        net0430_24 net0430_25 net0430_26 net0430_27 net0430_28 \
        net0430_29 net0430_30 net0430_31 net053 net0251_0 net0251_1 \
        net0251_2 net0251_3 net0251_4 net0251_5 net0251_6 net0251_7 \
        net0251_8 net0251_9 net0251_10 net0251_11 net0251_12 net0251_13 \
        net0251_14 net0251_15 net0251_16 net0251_17 net0251_18 \
        net0251_19) _sub86
    I35 (net0292_0 net0292_1 net0292_2 net0292_3 net0292_4 net0284_0 \
        net0284_1 net0425_0 net0425_1 net0425_2 net0425_3 net0425_4 \
        net0425_5 net0425_6 net0425_7 net0416_0 net0416_1 net0416_2 \
        net0416_3 net0416_4 net0416_5 net0416_6 net0416_7 net0416_8 \
        net0416_9 net0416_10 net0416_11 net0416_12 net0416_13 \
        net0416_14 net0416_15 net0416_16 net0416_17 net0416_18 \
        net0416_19 net0416_20 net0416_21 net0416_22 net0416_23 \
        net0416_24 net0416_25 net0416_26 net0416_27 net0416_28 \
        net0416_29 net0416_30 net0416_31 net081 net0296_0 net0296_1 \
        net0296_2 net0296_3 net0296_4 net0296_5 net0296_6 net0296_7 \
        net0296_8 net0296_9 net0296_10 net0296_11 net0296_12 net0296_13 \
        net0296_14 net0296_15 net0296_16 net0296_17 net0296_18 \
        net0296_19 net0247_0 net0247_1 net0247_2 net0247_3 net0247_4 \
        net0248_0 net0248_1 net0267_0 net0267_1 net0267_2 net0267_3 \
        net0267_4 net0267_5 net0267_6 net0267_7 net0268_0 net0268_1 \
        net0268_2 net0268_3 net0268_4 net0268_5 net0268_6 net0268_7 \
        net0268_8 net0268_9 net0268_10 net0268_11 net0268_12 net0268_13 \
        net0268_14 net0268_15 net0268_16 net0268_17 net0268_18 \
        net0268_19 net0268_20 net0268_21 net0268_22 net0268_23 \
        net0268_24 net0268_25 net0268_26 net0268_27 net0268_28 \
        net0268_29 net0268_30 net0268_31 net045 net0245_0 net0245_1 \
        net0245_2 net0245_3 net0245_4 net0245_5 net0245_6 net0245_7 \
        net0245_8 net0245_9 net0245_10 net0245_11 net0245_12 net0245_13 \
        net0245_14 net0245_15 net0245_16 net0245_17 net0245_18 \
        net0245_19) _sub86
    I24 (net0691_0 net0691_1 net0691_2 net0691_3 net0691_4 net0683_0 \
        net0683_1 net0711_0 net0711_1 net0711_2 net0711_3 net0711_4 \
        net0711_5 net0711_6 net0711_7 net0712_0 net0712_1 net0712_2 \
        net0712_3 net0712_4 net0712_5 net0712_6 net0712_7 net0712_8 \
        net0712_9 net0712_10 net0712_11 net0712_12 net0712_13 \
        net0712_14 net0712_15 net0712_16 net0712_17 net0712_18 \
        net0712_19 net0712_20 net0712_21 net0712_22 net0712_23 \
        net0712_24 net0712_25 net0712_26 net0712_27 net0712_28 \
        net0712_29 net0712_30 net0712_31 net0175 net0699_0 net0699_1 \
        net0699_2 net0699_3 net0699_4 net0699_5 net0699_6 net0699_7 \
        net0699_8 net0699_9 net0699_10 net0699_11 net0699_12 net0699_13 \
        net0699_14 net0699_15 net0699_16 net0699_17 net0699_18 \
        net0699_19 net0676_0 net0676_1 net0676_2 net0676_3 net0676_4 \
        net0678_0 net0678_1 net0641_0 net0641_1 net0641_2 net0641_3 \
        net0641_4 net0641_5 net0641_6 net0641_7 net0642_0 net0642_1 \
        net0642_2 net0642_3 net0642_4 net0642_5 net0642_6 net0642_7 \
        net0642_8 net0642_9 net0642_10 net0642_11 net0642_12 net0642_13 \
        net0642_14 net0642_15 net0642_16 net0642_17 net0642_18 \
        net0642_19 net0642_20 net0642_21 net0642_22 net0642_23 \
        net0642_24 net0642_25 net0642_26 net0642_27 net0642_28 \
        net0642_29 net0642_30 net0642_31 net0170 net0674_0 net0674_1 \
        net0674_2 net0674_3 net0674_4 net0674_5 net0674_6 net0674_7 \
        net0674_8 net0674_9 net0674_10 net0674_11 net0674_12 net0674_13 \
        net0674_14 net0674_15 net0674_16 net0674_17 net0674_18 \
        net0674_19) _sub86
    I20 (net0692_0 net0692_1 net0692_2 net0692_3 net0692_4 net0684_0 \
        net0684_1 net0713_0 net0713_1 net0713_2 net0713_3 net0713_4 \
        net0713_5 net0713_6 net0713_7 net0714_0 net0714_1 net0714_2 \
        net0714_3 net0714_4 net0714_5 net0714_6 net0714_7 net0714_8 \
        net0714_9 net0714_10 net0714_11 net0714_12 net0714_13 \
        net0714_14 net0714_15 net0714_16 net0714_17 net0714_18 \
        net0714_19 net0714_20 net0714_21 net0714_22 net0714_23 \
        net0714_24 net0714_25 net0714_26 net0714_27 net0714_28 \
        net0714_29 net0714_30 net0714_31 net0176 net0700_0 net0700_1 \
        net0700_2 net0700_3 net0700_4 net0700_5 net0700_6 net0700_7 \
        net0700_8 net0700_9 net0700_10 net0700_11 net0700_12 net0700_13 \
        net0700_14 net0700_15 net0700_16 net0700_17 net0700_18 \
        net0700_19 net0670_0 net0670_1 net0670_2 net0670_3 net0670_4 \
        net0672_0 net0672_1 net0643_0 net0643_1 net0643_2 net0643_3 \
        net0643_4 net0643_5 net0643_6 net0643_7 net0644_0 net0644_1 \
        net0644_2 net0644_3 net0644_4 net0644_5 net0644_6 net0644_7 \
        net0644_8 net0644_9 net0644_10 net0644_11 net0644_12 net0644_13 \
        net0644_14 net0644_15 net0644_16 net0644_17 net0644_18 \
        net0644_19 net0644_20 net0644_21 net0644_22 net0644_23 \
        net0644_24 net0644_25 net0644_26 net0644_27 net0644_28 \
        net0644_29 net0644_30 net0644_31 net0162 net0668_0 net0668_1 \
        net0668_2 net0668_3 net0668_4 net0668_5 net0668_6 net0668_7 \
        net0668_8 net0668_9 net0668_10 net0668_11 net0668_12 net0668_13 \
        net0668_14 net0668_15 net0668_16 net0668_17 net0668_18 \
        net0668_19) _sub86
    I7 (net0693_0 net0693_1 net0693_2 net0693_3 net0693_4 net0685_0 \
        net0685_1 net0715_0 net0715_1 net0715_2 net0715_3 net0715_4 \
        net0715_5 net0715_6 net0715_7 net0716_0 net0716_1 net0716_2 \
        net0716_3 net0716_4 net0716_5 net0716_6 net0716_7 net0716_8 \
        net0716_9 net0716_10 net0716_11 net0716_12 net0716_13 \
        net0716_14 net0716_15 net0716_16 net0716_17 net0716_18 \
        net0716_19 net0716_20 net0716_21 net0716_22 net0716_23 \
        net0716_24 net0716_25 net0716_26 net0716_27 net0716_28 \
        net0716_29 net0716_30 net0716_31 net0177 net0701_0 net0701_1 \
        net0701_2 net0701_3 net0701_4 net0701_5 net0701_6 net0701_7 \
        net0701_8 net0701_9 net0701_10 net0701_11 net0701_12 net0701_13 \
        net0701_14 net0701_15 net0701_16 net0701_17 net0701_18 \
        net0701_19 net0658_0 net0658_1 net0658_2 net0658_3 net0658_4 \
        net0660_0 net0660_1 net0645_0 net0645_1 net0645_2 net0645_3 \
        net0645_4 net0645_5 net0645_6 net0645_7 net0646_0 net0646_1 \
        net0646_2 net0646_3 net0646_4 net0646_5 net0646_6 net0646_7 \
        net0646_8 net0646_9 net0646_10 net0646_11 net0646_12 net0646_13 \
        net0646_14 net0646_15 net0646_16 net0646_17 net0646_18 \
        net0646_19 net0646_20 net0646_21 net0646_22 net0646_23 \
        net0646_24 net0646_25 net0646_26 net0646_27 net0646_28 \
        net0646_29 net0646_30 net0646_31 net0154 net0656_0 net0656_1 \
        net0656_2 net0656_3 net0656_4 net0656_5 net0656_6 net0656_7 \
        net0656_8 net0656_9 net0656_10 net0656_11 net0656_12 net0656_13 \
        net0656_14 net0656_15 net0656_16 net0656_17 net0656_18 \
        net0656_19) _sub86
    I0 (net0694_0 net0694_1 net0694_2 net0694_3 net0694_4 net0686_0 \
        net0686_1 net0717_0 net0717_1 net0717_2 net0717_3 net0717_4 \
        net0717_5 net0717_6 net0717_7 net0718_0 net0718_1 net0718_2 \
        net0718_3 net0718_4 net0718_5 net0718_6 net0718_7 net0718_8 \
        net0718_9 net0718_10 net0718_11 net0718_12 net0718_13 \
        net0718_14 net0718_15 net0718_16 net0718_17 net0718_18 \
        net0718_19 net0718_20 net0718_21 net0718_22 net0718_23 \
        net0718_24 net0718_25 net0718_26 net0718_27 net0718_28 \
        net0718_29 net0718_30 net0718_31 net0178 net0702_0 net0702_1 \
        net0702_2 net0702_3 net0702_4 net0702_5 net0702_6 net0702_7 \
        net0702_8 net0702_9 net0702_10 net0702_11 net0702_12 net0702_13 \
        net0702_14 net0702_15 net0702_16 net0702_17 net0702_18 \
        net0702_19 net0652_0 net0652_1 net0652_2 net0652_3 net0652_4 \
        net0654_0 net0654_1 net0647_0 net0647_1 net0647_2 net0647_3 \
        net0647_4 net0647_5 net0647_6 net0647_7 net0648_0 net0648_1 \
        net0648_2 net0648_3 net0648_4 net0648_5 net0648_6 net0648_7 \
        net0648_8 net0648_9 net0648_10 net0648_11 net0648_12 net0648_13 \
        net0648_14 net0648_15 net0648_16 net0648_17 net0648_18 \
        net0648_19 net0648_20 net0648_21 net0648_22 net0648_23 \
        net0648_24 net0648_25 net0648_26 net0648_27 net0648_28 \
        net0648_29 net0648_30 net0648_31 net0146 net0650_0 net0650_1 \
        net0650_2 net0650_3 net0650_4 net0650_5 net0650_6 net0650_7 \
        net0650_8 net0650_9 net0650_10 net0650_11 net0650_12 net0650_13 \
        net0650_14 net0650_15 net0650_16 net0650_17 net0650_18 \
        net0650_19) _sub86
    I25 (net49_0 net49_1 net49_2 net49_3 net49_4 net45_0 net45_1 \
        RdBank3Ack_7 RdBank3Ack_6 RdBank3Ack_5 RdBank3Ack_4 \
        RdBank3Ack_3 RdBank3Ack_2 RdBank3Ack_1 RdBank3Ack_0 RdBank3_31 \
        RdBank3_30 RdBank3_29 RdBank3_28 RdBank3_27 RdBank3_26 \
        RdBank3_25 RdBank3_24 RdBank3_23 RdBank3_22 RdBank3_21 \
        RdBank3_20 RdBank3_19 RdBank3_18 RdBank3_17 RdBank3_16 \
        RdBank3_15 RdBank3_14 RdBank3_13 RdBank3_12 RdBank3_11 \
        RdBank3_10 RdBank3_9 RdBank3_8 RdBank3_7 RdBank3_6 RdBank3_5 \
        RdBank3_4 RdBank3_3 RdBank3_2 RdBank3_1 RdBank3_0 net17 net53_0 \
        net53_1 net53_2 net53_3 net53_4 net53_5 net53_6 net53_7 net53_8 \
        net53_9 net53_10 net53_11 net53_12 net53_13 net53_14 net53_15 \
        net53_16 net53_17 net53_18 net53_19 net43_0 net43_1 net43_2 \
        net43_3 net43_4 net44_0 net44_1 Bank3WAck_7 Bank3WAck_6 \
        Bank3WAck_5 Bank3WAck_4 Bank3WAck_3 Bank3WAck_2 Bank3WAck_1 \
        Bank3WAck_0 WdBank3_31 WdBank3_30 WdBank3_29 WdBank3_28 \
        WdBank3_27 WdBank3_26 WdBank3_25 WdBank3_24 WdBank3_23 \
        WdBank3_22 WdBank3_21 WdBank3_20 WdBank3_19 WdBank3_18 \
        WdBank3_17 WdBank3_16 WdBank3_15 WdBank3_14 WdBank3_13 \
        WdBank3_12 WdBank3_11 WdBank3_10 WdBank3_9 WdBank3_8 WdBank3_7 \
        WdBank3_6 WdBank3_5 WdBank3_4 WdBank3_3 WdBank3_2 WdBank3_1 \
        WdBank3_0 net16 net42_0 net42_1 net42_2 net42_3 net42_4 net42_5 \
        net42_6 net42_7 net42_8 net42_9 net42_10 net42_11 net42_12 \
        net42_13 net42_14 net42_15 net42_16 net42_17 net42_18 net42_19) \
        _sub86
    I21 (net50_0 net50_1 net50_2 net50_3 net50_4 net46_0 net46_1 \
        RdBank2Ack_7 RdBank2Ack_6 RdBank2Ack_5 RdBank2Ack_4 \
        RdBank2Ack_3 RdBank2Ack_2 RdBank2Ack_1 RdBank2Ack_0 RdBank2_31 \
        RdBank2_30 RdBank2_29 RdBank2_28 RdBank2_27 RdBank2_26 \
        RdBank2_25 RdBank2_24 RdBank2_23 RdBank2_22 RdBank2_21 \
        RdBank2_20 RdBank2_19 RdBank2_18 RdBank2_17 RdBank2_16 \
        RdBank2_15 RdBank2_14 RdBank2_13 RdBank2_12 RdBank2_11 \
        RdBank2_10 RdBank2_9 RdBank2_8 RdBank2_7 RdBank2_6 RdBank2_5 \
        RdBank2_4 RdBank2_3 RdBank2_2 RdBank2_1 RdBank2_0 net18 net54_0 \
        net54_1 net54_2 net54_3 net54_4 net54_5 net54_6 net54_7 net54_8 \
        net54_9 net54_10 net54_11 net54_12 net54_13 net54_14 net54_15 \
        net54_16 net54_17 net54_18 net54_19 net40_0 net40_1 net40_2 \
        net40_3 net40_4 net41_0 net41_1 Bank2WAck_7 Bank2WAck_6 \
        Bank2WAck_5 Bank2WAck_4 Bank2WAck_3 Bank2WAck_2 Bank2WAck_1 \
        Bank2WAck_0 WdBank2_31 WdBank2_30 WdBank2_29 WdBank2_28 \
        WdBank2_27 WdBank2_26 WdBank2_25 WdBank2_24 WdBank2_23 \
        WdBank2_22 WdBank2_21 WdBank2_20 WdBank2_19 WdBank2_18 \
        WdBank2_17 WdBank2_16 WdBank2_15 WdBank2_14 WdBank2_13 \
        WdBank2_12 WdBank2_11 WdBank2_10 WdBank2_9 WdBank2_8 WdBank2_7 \
        WdBank2_6 WdBank2_5 WdBank2_4 WdBank2_3 WdBank2_2 WdBank2_1 \
        WdBank2_0 net12 net39_0 net39_1 net39_2 net39_3 net39_4 net39_5 \
        net39_6 net39_7 net39_8 net39_9 net39_10 net39_11 net39_12 \
        net39_13 net39_14 net39_15 net39_16 net39_17 net39_18 net39_19) \
        _sub86
    I9 (net51_0 net51_1 net51_2 net51_3 net51_4 net47_0 net47_1 \
        RdBank1Ack_7 RdBank1Ack_6 RdBank1Ack_5 RdBank1Ack_4 \
        RdBank1Ack_3 RdBank1Ack_2 RdBank1Ack_1 RdBank1Ack_0 RdBank1_31 \
        RdBank1_30 RdBank1_29 RdBank1_28 RdBank1_27 RdBank1_26 \
        RdBank1_25 RdBank1_24 RdBank1_23 RdBank1_22 RdBank1_21 \
        RdBank1_20 RdBank1_19 RdBank1_18 RdBank1_17 RdBank1_16 \
        RdBank1_15 RdBank1_14 RdBank1_13 RdBank1_12 RdBank1_11 \
        RdBank1_10 RdBank1_9 RdBank1_8 RdBank1_7 RdBank1_6 RdBank1_5 \
        RdBank1_4 RdBank1_3 RdBank1_2 RdBank1_1 RdBank1_0 net19 net55_0 \
        net55_1 net55_2 net55_3 net55_4 net55_5 net55_6 net55_7 net55_8 \
        net55_9 net55_10 net55_11 net55_12 net55_13 net55_14 net55_15 \
        net55_16 net55_17 net55_18 net55_19 net37_0 net37_1 net37_2 \
        net37_3 net37_4 net38_0 net38_1 Bank1WAck_7 Bank1WAck_6 \
        Bank1WAck_5 Bank1WAck_4 Bank1WAck_3 Bank1WAck_2 Bank1WAck_1 \
        Bank1WAck_0 WdBank1_31 WdBank1_30 WdBank1_29 WdBank1_28 \
        WdBank1_27 WdBank1_26 WdBank1_25 WdBank1_24 WdBank1_23 \
        WdBank1_22 WdBank1_21 WdBank1_20 WdBank1_19 WdBank1_18 \
        WdBank1_17 WdBank1_16 WdBank1_15 WdBank1_14 WdBank1_13 \
        WdBank1_12 WdBank1_11 WdBank1_10 WdBank1_9 WdBank1_8 WdBank1_7 \
        WdBank1_6 WdBank1_5 WdBank1_4 WdBank1_3 WdBank1_2 WdBank1_1 \
        WdBank1_0 net8 net36_0 net36_1 net36_2 net36_3 net36_4 net36_5 \
        net36_6 net36_7 net36_8 net36_9 net36_10 net36_11 net36_12 \
        net36_13 net36_14 net36_15 net36_16 net36_17 net36_18 net36_19) \
        _sub86
    I1 (net52_0 net52_1 net52_2 net52_3 net52_4 net48_0 net48_1 \
        RdBank0Ack_7 RdBank0Ack_6 RdBank0Ack_5 RdBank0Ack_4 \
        RdBank0Ack_3 RdBank0Ack_2 RdBank0Ack_1 RdBank0Ack_0 RdBank0_31 \
        RdBank0_30 RdBank0_29 RdBank0_28 RdBank0_27 RdBank0_26 \
        RdBank0_25 RdBank0_24 RdBank0_23 RdBank0_22 RdBank0_21 \
        RdBank0_20 RdBank0_19 RdBank0_18 RdBank0_17 RdBank0_16 \
        RdBank0_15 RdBank0_14 RdBank0_13 RdBank0_12 RdBank0_11 \
        RdBank0_10 RdBank0_9 RdBank0_8 RdBank0_7 RdBank0_6 RdBank0_5 \
        RdBank0_4 RdBank0_3 RdBank0_2 RdBank0_1 RdBank0_0 net20 net56_0 \
        net56_1 net56_2 net56_3 net56_4 net56_5 net56_6 net56_7 net56_8 \
        net56_9 net56_10 net56_11 net56_12 net56_13 net56_14 net56_15 \
        net56_16 net56_17 net56_18 net56_19 net34_0 net34_1 net34_2 \
        net34_3 net34_4 net35_0 net35_1 Bank0WAck_7 Bank0WAck_6 \
        Bank0WAck_5 Bank0WAck_4 Bank0WAck_3 Bank0WAck_2 Bank0WAck_1 \
        Bank0WAck_0 WdBank0_31 WdBank0_30 WdBank0_29 WdBank0_28 \
        WdBank0_27 WdBank0_26 WdBank0_25 WdBank0_24 WdBank0_23 \
        WdBank0_22 WdBank0_21 WdBank0_20 WdBank0_19 WdBank0_18 \
        WdBank0_17 WdBank0_16 WdBank0_15 WdBank0_14 WdBank0_13 \
        WdBank0_12 WdBank0_11 WdBank0_10 WdBank0_9 WdBank0_8 WdBank0_7 \
        WdBank0_6 WdBank0_5 WdBank0_4 WdBank0_3 WdBank0_2 WdBank0_1 \
        WdBank0_0 net4 net33_0 net33_1 net33_2 net33_3 net33_4 net33_5 \
        net33_6 net33_7 net33_8 net33_9 net33_10 net33_11 net33_12 \
        net33_13 net33_14 net33_15 net33_16 net33_17 net33_18 net33_19) \
        _sub86
    I60 (net0661_0 net0661_1 net0661_2 net0661_3 net0661_4 net0661_5 \
        net0661_6 net0661_7 net0661_8 net0661_9 net0661_10 net0661_11 \
        net0661_12 net0661_13 net0661_14 net0661_15 net0661_16 \
        net0661_17 net0661_18 net0661_19 net0665_0 net0665_1 net0665_2 \
        net0665_3 net0665_4 net041 net0651_0 net0651_1 net0651_2 \
        net0651_3 net0651_4 net0649_0 net0649_1 net0649_2 net0649_3 \
        net0649_4 net0649_5 net0649_6 net0649_7 net0649_8 net0649_9 \
        net0649_10 net0649_11 net0649_12 net0649_13 net0649_14 \
        net0649_15 net0649_16 net0649_17 net0649_18 net0649_19 \
        net0653_0 net0653_1 net0145 net0657_0 net0657_1 net0657_2 \
        net0657_3 net0657_4 net0655_0 net0655_1 net0655_2 net0655_3 \
        net0655_4 net0655_5 net0655_6 net0655_7 net0655_8 net0655_9 \
        net0655_10 net0655_11 net0655_12 net0655_13 net0655_14 \
        net0655_15 net0655_16 net0655_17 net0655_18 net0655_19 \
        net0659_0 net0659_1 net0153 net0669_0 net0669_1 net0669_2 \
        net0669_3 net0669_4 net0667_0 net0667_1 net0667_2 net0667_3 \
        net0667_4 net0667_5 net0667_6 net0667_7 net0667_8 net0667_9 \
        net0667_10 net0667_11 net0667_12 net0667_13 net0667_14 \
        net0667_15 net0667_16 net0667_17 net0667_18 net0667_19 \
        net0671_0 net0671_1 net0161 net0675_0 net0675_1 net0675_2 \
        net0675_3 net0675_4 net0673_0 net0673_1 net0673_2 net0673_3 \
        net0673_4 net0673_5 net0673_6 net0673_7 net0673_8 net0673_9 \
        net0673_10 net0673_11 net0673_12 net0673_13 net0673_14 \
        net0673_15 net0673_16 net0673_17 net0673_18 net0673_19 \
        net0677_0 net0677_1 net0169 net043 net0771 net047 net0663_0 \
        net0663_1 net0206) _sub90
    I62 (net0257_0 net0257_1 net0257_2 net0257_3 net0257_4 net0257_5 \
        net0257_6 net0257_7 net0257_8 net0257_9 net0257_10 net0257_11 \
        net0257_12 net0257_13 net0257_14 net0257_15 net0257_16 \
        net0257_17 net0257_18 net0257_19 net0260_0 net0260_1 net0260_2 \
        net0260_3 net0260_4 net012 net0247_0 net0247_1 net0247_2 \
        net0247_3 net0247_4 net0245_0 net0245_1 net0245_2 net0245_3 \
        net0245_4 net0245_5 net0245_6 net0245_7 net0245_8 net0245_9 \
        net0245_10 net0245_11 net0245_12 net0245_13 net0245_14 \
        net0245_15 net0245_16 net0245_17 net0245_18 net0245_19 \
        net0248_0 net0248_1 net045 net0253_0 net0253_1 net0253_2 \
        net0253_3 net0253_4 net0251_0 net0251_1 net0251_2 net0251_3 \
        net0251_4 net0251_5 net0251_6 net0251_7 net0251_8 net0251_9 \
        net0251_10 net0251_11 net0251_12 net0251_13 net0251_14 \
        net0251_15 net0251_16 net0251_17 net0251_18 net0251_19 \
        net0254_0 net0254_1 net053 net0265_0 net0265_1 net0265_2 \
        net0265_3 net0265_4 net0263_0 net0263_1 net0263_2 net0263_3 \
        net0263_4 net0263_5 net0263_6 net0263_7 net0263_8 net0263_9 \
        net0263_10 net0263_11 net0263_12 net0263_13 net0263_14 \
        net0263_15 net0263_16 net0263_17 net0263_18 net0263_19 \
        net0266_0 net0266_1 net061 net0271_0 net0271_1 net0271_2 \
        net0271_3 net0271_4 net0269_0 net0269_1 net0269_2 net0269_3 \
        net0269_4 net0269_5 net0269_6 net0269_7 net0269_8 net0269_9 \
        net0269_10 net0269_11 net0269_12 net0269_13 net0269_14 \
        net0269_15 net0269_16 net0269_17 net0269_18 net0269_19 \
        net0272_0 net0272_1 net069 net014 net016 net0349 net0259_0 \
        net0259_1 net0139) _sub90
    I26 (net0662_0 net0662_1 net0662_2 net0662_3 net0662_4 net0662_5 \
        net0662_6 net0662_7 net0662_8 net0662_9 net0662_10 net0662_11 \
        net0662_12 net0662_13 net0662_14 net0662_15 net0662_16 \
        net0662_17 net0662_18 net0662_19 net0666_0 net0666_1 net0666_2 \
        net0666_3 net0666_4 net042 net0652_0 net0652_1 net0652_2 \
        net0652_3 net0652_4 net0650_0 net0650_1 net0650_2 net0650_3 \
        net0650_4 net0650_5 net0650_6 net0650_7 net0650_8 net0650_9 \
        net0650_10 net0650_11 net0650_12 net0650_13 net0650_14 \
        net0650_15 net0650_16 net0650_17 net0650_18 net0650_19 \
        net0654_0 net0654_1 net0146 net0658_0 net0658_1 net0658_2 \
        net0658_3 net0658_4 net0656_0 net0656_1 net0656_2 net0656_3 \
        net0656_4 net0656_5 net0656_6 net0656_7 net0656_8 net0656_9 \
        net0656_10 net0656_11 net0656_12 net0656_13 net0656_14 \
        net0656_15 net0656_16 net0656_17 net0656_18 net0656_19 \
        net0660_0 net0660_1 net0154 net0670_0 net0670_1 net0670_2 \
        net0670_3 net0670_4 net0668_0 net0668_1 net0668_2 net0668_3 \
        net0668_4 net0668_5 net0668_6 net0668_7 net0668_8 net0668_9 \
        net0668_10 net0668_11 net0668_12 net0668_13 net0668_14 \
        net0668_15 net0668_16 net0668_17 net0668_18 net0668_19 \
        net0672_0 net0672_1 net0162 net0676_0 net0676_1 net0676_2 \
        net0676_3 net0676_4 net0674_0 net0674_1 net0674_2 net0674_3 \
        net0674_4 net0674_5 net0674_6 net0674_7 net0674_8 net0674_9 \
        net0674_10 net0674_11 net0674_12 net0674_13 net0674_14 \
        net0674_15 net0674_16 net0674_17 net0674_18 net0674_19 \
        net0678_0 net0678_1 net0170 net044 net046 net048 net0664_0 \
        net0664_1 net0767) _sub90
    I28 (net0135_0 net0135_1 net0135_2 net0135_3 net0135_4 net0135_5 \
        net0135_6 net0135_7 net0135_8 net0135_9 net0135_10 net0135_11 \
        net0135_12 net0135_13 net0135_14 net0135_15 net0135_16 \
        net0135_17 net0135_18 net0135_19 net0137_0 net0137_1 net0137_2 \
        net0137_3 net0137_4 net017 net34_0 net34_1 net34_2 net34_3 \
        net34_4 net33_0 net33_1 net33_2 net33_3 net33_4 net33_5 net33_6 \
        net33_7 net33_8 net33_9 net33_10 net33_11 net33_12 net33_13 \
        net33_14 net33_15 net33_16 net33_17 net33_18 net33_19 net35_0 \
        net35_1 net4 net37_0 net37_1 net37_2 net37_3 net37_4 net36_0 \
        net36_1 net36_2 net36_3 net36_4 net36_5 net36_6 net36_7 net36_8 \
        net36_9 net36_10 net36_11 net36_12 net36_13 net36_14 net36_15 \
        net36_16 net36_17 net36_18 net36_19 net38_0 net38_1 net8 \
        net40_0 net40_1 net40_2 net40_3 net40_4 net39_0 net39_1 net39_2 \
        net39_3 net39_4 net39_5 net39_6 net39_7 net39_8 net39_9 \
        net39_10 net39_11 net39_12 net39_13 net39_14 net39_15 net39_16 \
        net39_17 net39_18 net39_19 net41_0 net41_1 net12 net43_0 \
        net43_1 net43_2 net43_3 net43_4 net42_0 net42_1 net42_2 net42_3 \
        net42_4 net42_5 net42_6 net42_7 net42_8 net42_9 net42_10 \
        net42_11 net42_12 net42_13 net42_14 net42_15 net42_16 net42_17 \
        net42_18 net42_19 net44_0 net44_1 net16 net018 net0205 net0201 \
        net0136_0 net0136_1 net064) _sub90
    I61 (net0719_0 net0719_1 net0719_2 net0719_3 net0719_4 net0719_5 \
        net0719_6 net0719_7 net0719_8 net0719_9 net0719_10 net0719_11 \
        net0719_12 net0719_13 net0719_14 net0719_15 net0719_16 \
        net0719_17 net0719_18 net0719_19 net0723_0 net0723_1 net0723_2 \
        net0723_3 net0723_4 net049 net0690_0 net0690_1 net0690_2 \
        net0690_3 net0690_4 net0698_0 net0698_1 net0698_2 net0698_3 \
        net0698_4 net0698_5 net0698_6 net0698_7 net0698_8 net0698_9 \
        net0698_10 net0698_11 net0698_12 net0698_13 net0698_14 \
        net0698_15 net0698_16 net0698_17 net0698_18 net0698_19 \
        net0682_0 net0682_1 net0174 net0689_0 net0689_1 net0689_2 \
        net0689_3 net0689_4 net0697_0 net0697_1 net0697_2 net0697_3 \
        net0697_4 net0697_5 net0697_6 net0697_7 net0697_8 net0697_9 \
        net0697_10 net0697_11 net0697_12 net0697_13 net0697_14 \
        net0697_15 net0697_16 net0697_17 net0697_18 net0697_19 \
        net0681_0 net0681_1 net0173 net0688_0 net0688_1 net0688_2 \
        net0688_3 net0688_4 net0696_0 net0696_1 net0696_2 net0696_3 \
        net0696_4 net0696_5 net0696_6 net0696_7 net0696_8 net0696_9 \
        net0696_10 net0696_11 net0696_12 net0696_13 net0696_14 \
        net0696_15 net0696_16 net0696_17 net0696_18 net0696_19 \
        net0680_0 net0680_1 net0172 net0687_0 net0687_1 net0687_2 \
        net0687_3 net0687_4 net0695_0 net0695_1 net0695_2 net0695_3 \
        net0695_4 net0695_5 net0695_6 net0695_7 net0695_8 net0695_9 \
        net0695_10 net0695_11 net0695_12 net0695_13 net0695_14 \
        net0695_15 net0695_16 net0695_17 net0695_18 net0695_19 \
        net0679_0 net0679_1 net0171 net051 net0766 net055 net0721_0 \
        net0721_1 net0762) _sub90
    I63 (net0299_0 net0299_1 net0299_2 net0299_3 net0299_4 net0299_5 \
        net0299_6 net0299_7 net0299_8 net0299_9 net0299_10 net0299_11 \
        net0299_12 net0299_13 net0299_14 net0299_15 net0299_16 \
        net0299_17 net0299_18 net0299_19 net0302_0 net0302_1 net0302_2 \
        net0302_3 net0302_4 net0353 net0292_0 net0292_1 net0292_2 \
        net0292_3 net0292_4 net0296_0 net0296_1 net0296_2 net0296_3 \
        net0296_4 net0296_5 net0296_6 net0296_7 net0296_8 net0296_9 \
        net0296_10 net0296_11 net0296_12 net0296_13 net0296_14 \
        net0296_15 net0296_16 net0296_17 net0296_18 net0296_19 \
        net0284_0 net0284_1 net081 net0291_0 net0291_1 net0291_2 \
        net0291_3 net0291_4 net0295_0 net0295_1 net0295_2 net0295_3 \
        net0295_4 net0295_5 net0295_6 net0295_7 net0295_8 net0295_9 \
        net0295_10 net0295_11 net0295_12 net0295_13 net0295_14 \
        net0295_15 net0295_16 net0295_17 net0295_18 net0295_19 \
        net0283_0 net0283_1 net080 net0290_0 net0290_1 net0290_2 \
        net0290_3 net0290_4 net0294_0 net0294_1 net0294_2 net0294_3 \
        net0294_4 net0294_5 net0294_6 net0294_7 net0294_8 net0294_9 \
        net0294_10 net0294_11 net0294_12 net0294_13 net0294_14 \
        net0294_15 net0294_16 net0294_17 net0294_18 net0294_19 \
        net0282_0 net0282_1 net079 net0289_0 net0289_1 net0289_2 \
        net0289_3 net0289_4 net0293_0 net0293_1 net0293_2 net0293_3 \
        net0293_4 net0293_5 net0293_6 net0293_7 net0293_8 net0293_9 \
        net0293_10 net0293_11 net0293_12 net0293_13 net0293_14 \
        net0293_15 net0293_16 net0293_17 net0293_18 net0293_19 \
        net0281_0 net0281_1 net078 net0354 net024 net026 net0301_0 \
        net0301_1 net0355) _sub90
    I27 (net0720_0 net0720_1 net0720_2 net0720_3 net0720_4 net0720_5 \
        net0720_6 net0720_7 net0720_8 net0720_9 net0720_10 net0720_11 \
        net0720_12 net0720_13 net0720_14 net0720_15 net0720_16 \
        net0720_17 net0720_18 net0720_19 net0724_0 net0724_1 net0724_2 \
        net0724_3 net0724_4 net050 net0694_0 net0694_1 net0694_2 \
        net0694_3 net0694_4 net0702_0 net0702_1 net0702_2 net0702_3 \
        net0702_4 net0702_5 net0702_6 net0702_7 net0702_8 net0702_9 \
        net0702_10 net0702_11 net0702_12 net0702_13 net0702_14 \
        net0702_15 net0702_16 net0702_17 net0702_18 net0702_19 \
        net0686_0 net0686_1 net0178 net0693_0 net0693_1 net0693_2 \
        net0693_3 net0693_4 net0701_0 net0701_1 net0701_2 net0701_3 \
        net0701_4 net0701_5 net0701_6 net0701_7 net0701_8 net0701_9 \
        net0701_10 net0701_11 net0701_12 net0701_13 net0701_14 \
        net0701_15 net0701_16 net0701_17 net0701_18 net0701_19 \
        net0685_0 net0685_1 net0177 net0692_0 net0692_1 net0692_2 \
        net0692_3 net0692_4 net0700_0 net0700_1 net0700_2 net0700_3 \
        net0700_4 net0700_5 net0700_6 net0700_7 net0700_8 net0700_9 \
        net0700_10 net0700_11 net0700_12 net0700_13 net0700_14 \
        net0700_15 net0700_16 net0700_17 net0700_18 net0700_19 \
        net0684_0 net0684_1 net0176 net0691_0 net0691_1 net0691_2 \
        net0691_3 net0691_4 net0699_0 net0699_1 net0699_2 net0699_3 \
        net0699_4 net0699_5 net0699_6 net0699_7 net0699_8 net0699_9 \
        net0699_10 net0699_11 net0699_12 net0699_13 net0699_14 \
        net0699_15 net0699_16 net0699_17 net0699_18 net0699_19 \
        net0683_0 net0683_1 net0175 net052 net054 net056 net0722_0 \
        net0722_1 net0770) _sub90
    I29 (net0200_0 net0200_1 net0200_2 net0200_3 net0200_4 net0200_5 \
        net0200_6 net0200_7 net0200_8 net0200_9 net0200_10 net0200_11 \
        net0200_12 net0200_13 net0200_14 net0200_15 net0200_16 \
        net0200_17 net0200_18 net0200_19 net0204_0 net0204_1 net0204_2 \
        net0204_3 net0204_4 net019 net52_0 net52_1 net52_2 net52_3 \
        net52_4 net56_0 net56_1 net56_2 net56_3 net56_4 net56_5 net56_6 \
        net56_7 net56_8 net56_9 net56_10 net56_11 net56_12 net56_13 \
        net56_14 net56_15 net56_16 net56_17 net56_18 net56_19 net48_0 \
        net48_1 net20 net51_0 net51_1 net51_2 net51_3 net51_4 net55_0 \
        net55_1 net55_2 net55_3 net55_4 net55_5 net55_6 net55_7 net55_8 \
        net55_9 net55_10 net55_11 net55_12 net55_13 net55_14 net55_15 \
        net55_16 net55_17 net55_18 net55_19 net47_0 net47_1 net19 \
        net50_0 net50_1 net50_2 net50_3 net50_4 net54_0 net54_1 net54_2 \
        net54_3 net54_4 net54_5 net54_6 net54_7 net54_8 net54_9 \
        net54_10 net54_11 net54_12 net54_13 net54_14 net54_15 net54_16 \
        net54_17 net54_18 net54_19 net46_0 net46_1 net18 net49_0 \
        net49_1 net49_2 net49_3 net49_4 net53_0 net53_1 net53_2 net53_3 \
        net53_4 net53_5 net53_6 net53_7 net53_8 net53_9 net53_10 \
        net53_11 net53_12 net53_13 net53_14 net53_15 net53_16 net53_17 \
        net53_18 net53_19 net45_0 net45_1 net17 net020 net021 net022 \
        net0196_0 net0196_1 net060) _sub90
    I36 (net0640_0 net0640_1 net0640_2 net0640_3 net0640_4 net0640_5 \
        net0640_6 net0640_7 net0640_8 net0640_9 net0640_10 net0640_11 \
        net0640_12 net0640_13 net0640_14 net0640_15 net0640_16 \
        net0640_17 net0640_18 net0640_19 net0640_20 net0640_21 \
        net0640_22 net0640_23 net0640_24 net0640_25 net0640_26 \
        net0640_27 net0640_28 net0640_29 net0640_30 net0640_31 \
        net0639_0 net0639_1 net0639_2 net0639_3 net0639_4 net0639_5 \
        net0639_6 net0639_7 net0615_0 net0615_1 net0615_2 net0615_3 \
        net0615_4 net0615_5 net0615_6 net0615_7 net041 net0638_0 \
        net0638_1 net0638_2 net0638_3 net0638_4 net0638_5 net0638_6 \
        net0638_7 net0638_8 net0638_9 net0638_10 net0638_11 net0638_12 \
        net0638_13 net0638_14 net0638_15 net0638_16 net0638_17 \
        net0638_18 net0638_19 net0638_20 net0638_21 net0638_22 \
        net0638_23 net0638_24 net0638_25 net0638_26 net0638_27 \
        net0638_28 net0638_29 net0638_30 net0638_31 net0637_0 net0637_1 \
        net0637_2 net0637_3 net0637_4 net0637_5 net0637_6 net0637_7 \
        net043 net0636_0 net0636_1 net0636_2 net0636_3 net0636_4 \
        net0636_5 net0636_6 net0636_7 net0636_8 net0636_9 net0636_10 \
        net0636_11 net0636_12 net0636_13 net0636_14 net0636_15 \
        net0636_16 net0636_17 net0636_18 net0636_19 net0636_20 \
        net0636_21 net0636_22 net0636_23 net0636_24 net0636_25 \
        net0636_26 net0636_27 net0636_28 net0636_29 net0636_30 \
        net0636_31 net0635_0 net0635_1 net0635_2 net0635_3 net0635_4 \
        net0635_5 net0635_6 net0635_7 net0771 net0634_0 net0634_1 \
        net0634_2 net0634_3 net0634_4 net0634_5 net0634_6 net0634_7 \
        net0634_8 net0634_9 net0634_10 net0634_11 net0634_12 net0634_13 \
        net0634_14 net0634_15 net0634_16 net0634_17 net0634_18 \
        net0634_19 net0634_20 net0634_21 net0634_22 net0634_23 \
        net0634_24 net0634_25 net0634_26 net0634_27 net0634_28 \
        net0634_29 net0634_30 net0634_31 net0633_0 net0633_1 net0633_2 \
        net0633_3 net0633_4 net0633_5 net0633_6 net0633_7 net047 \
        net0623_0 net0623_1 net0623_2 net0623_3 net0622_0 net0622_1 \
        net0622_2 net0622_3 net0621_0 net0621_1 net0621_2 net0621_3 \
        net0620_0 net0620_1 net0620_2 net0620_3 net0619_0 net0619_1 \
        net0619_2 net0619_3 net0618_0 net0618_1 net0618_2 net0618_3 \
        net0617_0 net0617_1 net0617_2 net0617_3 net0616_0 net0616_1 \
        net0616_2 net0616_3) _sub91
    I2 (net0648_0 net0648_1 net0648_2 net0648_3 net0648_4 net0648_5 \
        net0648_6 net0648_7 net0648_8 net0648_9 net0648_10 net0648_11 \
        net0648_12 net0648_13 net0648_14 net0648_15 net0648_16 \
        net0648_17 net0648_18 net0648_19 net0648_20 net0648_21 \
        net0648_22 net0648_23 net0648_24 net0648_25 net0648_26 \
        net0648_27 net0648_28 net0648_29 net0648_30 net0648_31 \
        net0647_0 net0647_1 net0647_2 net0647_3 net0647_4 net0647_5 \
        net0647_6 net0647_7 net0624_0 net0624_1 net0624_2 net0624_3 \
        net0624_4 net0624_5 net0624_6 net0624_7 net042 net0646_0 \
        net0646_1 net0646_2 net0646_3 net0646_4 net0646_5 net0646_6 \
        net0646_7 net0646_8 net0646_9 net0646_10 net0646_11 net0646_12 \
        net0646_13 net0646_14 net0646_15 net0646_16 net0646_17 \
        net0646_18 net0646_19 net0646_20 net0646_21 net0646_22 \
        net0646_23 net0646_24 net0646_25 net0646_26 net0646_27 \
        net0646_28 net0646_29 net0646_30 net0646_31 net0645_0 net0645_1 \
        net0645_2 net0645_3 net0645_4 net0645_5 net0645_6 net0645_7 \
        net044 net0644_0 net0644_1 net0644_2 net0644_3 net0644_4 \
        net0644_5 net0644_6 net0644_7 net0644_8 net0644_9 net0644_10 \
        net0644_11 net0644_12 net0644_13 net0644_14 net0644_15 \
        net0644_16 net0644_17 net0644_18 net0644_19 net0644_20 \
        net0644_21 net0644_22 net0644_23 net0644_24 net0644_25 \
        net0644_26 net0644_27 net0644_28 net0644_29 net0644_30 \
        net0644_31 net0643_0 net0643_1 net0643_2 net0643_3 net0643_4 \
        net0643_5 net0643_6 net0643_7 net046 net0642_0 net0642_1 \
        net0642_2 net0642_3 net0642_4 net0642_5 net0642_6 net0642_7 \
        net0642_8 net0642_9 net0642_10 net0642_11 net0642_12 net0642_13 \
        net0642_14 net0642_15 net0642_16 net0642_17 net0642_18 \
        net0642_19 net0642_20 net0642_21 net0642_22 net0642_23 \
        net0642_24 net0642_25 net0642_26 net0642_27 net0642_28 \
        net0642_29 net0642_30 net0642_31 net0641_0 net0641_1 net0641_2 \
        net0641_3 net0641_4 net0641_5 net0641_6 net0641_7 net048 \
        net0632_0 net0632_1 net0632_2 net0632_3 net0631_0 net0631_1 \
        net0631_2 net0631_3 net0630_0 net0630_1 net0630_2 net0630_3 \
        net0629_0 net0629_1 net0629_2 net0629_3 net0628_0 net0628_1 \
        net0628_2 net0628_3 net0627_0 net0627_1 net0627_2 net0627_3 \
        net0626_0 net0626_1 net0626_2 net0626_3 net0625_0 net0625_1 \
        net0625_2 net0625_3) _sub91
    I38 (net0268_0 net0268_1 net0268_2 net0268_3 net0268_4 net0268_5 \
        net0268_6 net0268_7 net0268_8 net0268_9 net0268_10 net0268_11 \
        net0268_12 net0268_13 net0268_14 net0268_15 net0268_16 \
        net0268_17 net0268_18 net0268_19 net0268_20 net0268_21 \
        net0268_22 net0268_23 net0268_24 net0268_25 net0268_26 \
        net0268_27 net0268_28 net0268_29 net0268_30 net0268_31 \
        net0267_0 net0267_1 net0267_2 net0267_3 net0267_4 net0267_5 \
        net0267_6 net0267_7 net0234_0 net0234_1 net0234_2 net0234_3 \
        net0234_4 net0234_5 net0234_6 net0234_7 net012 net0430_0 \
        net0430_1 net0430_2 net0430_3 net0430_4 net0430_5 net0430_6 \
        net0430_7 net0430_8 net0430_9 net0430_10 net0430_11 net0430_12 \
        net0430_13 net0430_14 net0430_15 net0430_16 net0430_17 \
        net0430_18 net0430_19 net0430_20 net0430_21 net0430_22 \
        net0430_23 net0430_24 net0430_25 net0430_26 net0430_27 \
        net0430_28 net0430_29 net0430_30 net0430_31 net0391_0 net0391_1 \
        net0391_2 net0391_3 net0391_4 net0391_5 net0391_6 net0391_7 \
        net014 net0264_0 net0264_1 net0264_2 net0264_3 net0264_4 \
        net0264_5 net0264_6 net0264_7 net0264_8 net0264_9 net0264_10 \
        net0264_11 net0264_12 net0264_13 net0264_14 net0264_15 \
        net0264_16 net0264_17 net0264_18 net0264_19 net0264_20 \
        net0264_21 net0264_22 net0264_23 net0264_24 net0264_25 \
        net0264_26 net0264_27 net0264_28 net0264_29 net0264_30 \
        net0264_31 net0440_0 net0440_1 net0440_2 net0440_3 net0440_4 \
        net0440_5 net0440_6 net0440_7 net016 net0262_0 net0262_1 \
        net0262_2 net0262_3 net0262_4 net0262_5 net0262_6 net0262_7 \
        net0262_8 net0262_9 net0262_10 net0262_11 net0262_12 net0262_13 \
        net0262_14 net0262_15 net0262_16 net0262_17 net0262_18 \
        net0262_19 net0262_20 net0262_21 net0262_22 net0262_23 \
        net0262_24 net0262_25 net0262_26 net0262_27 net0262_28 \
        net0262_29 net0262_30 net0262_31 net0261_0 net0261_1 net0261_2 \
        net0261_3 net0261_4 net0261_5 net0261_6 net0261_7 net0349 \
        net0242_0 net0242_1 net0242_2 net0242_3 net0241_0 net0241_1 \
        net0241_2 net0241_3 net0240_0 net0240_1 net0240_2 net0240_3 \
        net0239_0 net0239_1 net0239_2 net0239_3 net0238_0 net0238_1 \
        net0238_2 net0238_3 net0237_0 net0237_1 net0237_2 net0237_3 \
        net0236_0 net0236_1 net0236_2 net0236_3 net0235_0 net0235_1 \
        net0235_2 net0235_3) _sub91
    I4 (WdBank0_31 WdBank0_30 WdBank0_29 WdBank0_28 WdBank0_27 \
        WdBank0_26 WdBank0_25 WdBank0_24 WdBank0_23 WdBank0_22 \
        WdBank0_21 WdBank0_20 WdBank0_19 WdBank0_18 WdBank0_17 \
        WdBank0_16 WdBank0_15 WdBank0_14 WdBank0_13 WdBank0_12 \
        WdBank0_11 WdBank0_10 WdBank0_9 WdBank0_8 WdBank0_7 WdBank0_6 \
        WdBank0_5 WdBank0_4 WdBank0_3 WdBank0_2 WdBank0_1 WdBank0_0 \
        Bank0WAck_7 Bank0WAck_6 Bank0WAck_5 Bank0WAck_4 Bank0WAck_3 \
        Bank0WAck_2 Bank0WAck_1 Bank0WAck_0 net0225_0 net0225_1 \
        net0225_2 net0225_3 net0225_4 net0225_5 net0225_6 net0225_7 \
        net017 WdBank1_31 WdBank1_30 WdBank1_29 WdBank1_28 WdBank1_27 \
        WdBank1_26 WdBank1_25 WdBank1_24 WdBank1_23 WdBank1_22 \
        WdBank1_21 WdBank1_20 WdBank1_19 WdBank1_18 WdBank1_17 \
        WdBank1_16 WdBank1_15 WdBank1_14 WdBank1_13 WdBank1_12 \
        WdBank1_11 WdBank1_10 WdBank1_9 WdBank1_8 WdBank1_7 WdBank1_6 \
        WdBank1_5 WdBank1_4 WdBank1_3 WdBank1_2 WdBank1_1 WdBank1_0 \
        Bank1WAck_7 Bank1WAck_6 Bank1WAck_5 Bank1WAck_4 Bank1WAck_3 \
        Bank1WAck_2 Bank1WAck_1 Bank1WAck_0 net018 WdBank2_31 \
        WdBank2_30 WdBank2_29 WdBank2_28 WdBank2_27 WdBank2_26 \
        WdBank2_25 WdBank2_24 WdBank2_23 WdBank2_22 WdBank2_21 \
        WdBank2_20 WdBank2_19 WdBank2_18 WdBank2_17 WdBank2_16 \
        WdBank2_15 WdBank2_14 WdBank2_13 WdBank2_12 WdBank2_11 \
        WdBank2_10 WdBank2_9 WdBank2_8 WdBank2_7 WdBank2_6 WdBank2_5 \
        WdBank2_4 WdBank2_3 WdBank2_2 WdBank2_1 WdBank2_0 Bank2WAck_7 \
        Bank2WAck_6 Bank2WAck_5 Bank2WAck_4 Bank2WAck_3 Bank2WAck_2 \
        Bank2WAck_1 Bank2WAck_0 net0205 WdBank3_31 WdBank3_30 \
        WdBank3_29 WdBank3_28 WdBank3_27 WdBank3_26 WdBank3_25 \
        WdBank3_24 WdBank3_23 WdBank3_22 WdBank3_21 WdBank3_20 \
        WdBank3_19 WdBank3_18 WdBank3_17 WdBank3_16 WdBank3_15 \
        WdBank3_14 WdBank3_13 WdBank3_12 WdBank3_11 WdBank3_10 \
        WdBank3_9 WdBank3_8 WdBank3_7 WdBank3_6 WdBank3_5 WdBank3_4 \
        WdBank3_3 WdBank3_2 WdBank3_1 WdBank3_0 Bank3WAck_7 Bank3WAck_6 \
        Bank3WAck_5 Bank3WAck_4 Bank3WAck_3 Bank3WAck_2 Bank3WAck_1 \
        Bank3WAck_0 net0201 net0233_0 net0233_1 net0233_2 net0233_3 \
        net0232_0 net0232_1 net0232_2 net0232_3 net0231_0 net0231_1 \
        net0231_2 net0231_3 net0230_0 net0230_1 net0230_2 net0230_3 \
        net0229_0 net0229_1 net0229_2 net0229_3 net0228_0 net0228_1 \
        net0228_2 net0228_3 net0227_0 net0227_1 net0227_2 net0227_3 \
        net0226_0 net0226_1 net0226_2 net0226_3) _sub91
    I39 (net0416_0 net0416_1 net0416_2 net0416_3 net0416_4 net0416_5 \
        net0416_6 net0416_7 net0416_8 net0416_9 net0416_10 net0416_11 \
        net0416_12 net0416_13 net0416_14 net0416_15 net0416_16 \
        net0416_17 net0416_18 net0416_19 net0416_20 net0416_21 \
        net0416_22 net0416_23 net0416_24 net0416_25 net0416_26 \
        net0416_27 net0416_28 net0416_29 net0416_30 net0416_31 \
        net0425_0 net0425_1 net0425_2 net0425_3 net0425_4 net0425_5 \
        net0425_6 net0425_7 net0312_0 net0312_1 net0312_2 net0312_3 \
        net0312_4 net0312_5 net0312_6 net0312_7 net0353 net0441_0 \
        net0441_1 net0441_2 net0441_3 net0441_4 net0441_5 net0441_6 \
        net0441_7 net0441_8 net0441_9 net0441_10 net0441_11 net0441_12 \
        net0441_13 net0441_14 net0441_15 net0441_16 net0441_17 \
        net0441_18 net0441_19 net0441_20 net0441_21 net0441_22 \
        net0441_23 net0441_24 net0441_25 net0441_26 net0441_27 \
        net0441_28 net0441_29 net0441_30 net0441_31 net0443_0 net0443_1 \
        net0443_2 net0443_3 net0443_4 net0443_5 net0443_6 net0443_7 \
        net0354 net0418_0 net0418_1 net0418_2 net0418_3 net0418_4 \
        net0418_5 net0418_6 net0418_7 net0418_8 net0418_9 net0418_10 \
        net0418_11 net0418_12 net0418_13 net0418_14 net0418_15 \
        net0418_16 net0418_17 net0418_18 net0418_19 net0418_20 \
        net0418_21 net0418_22 net0418_23 net0418_24 net0418_25 \
        net0418_26 net0418_27 net0418_28 net0418_29 net0418_30 \
        net0418_31 net0432_0 net0432_1 net0432_2 net0432_3 net0432_4 \
        net0432_5 net0432_6 net0432_7 net024 net0438_0 net0438_1 \
        net0438_2 net0438_3 net0438_4 net0438_5 net0438_6 net0438_7 \
        net0438_8 net0438_9 net0438_10 net0438_11 net0438_12 net0438_13 \
        net0438_14 net0438_15 net0438_16 net0438_17 net0438_18 \
        net0438_19 net0438_20 net0438_21 net0438_22 net0438_23 \
        net0438_24 net0438_25 net0438_26 net0438_27 net0438_28 \
        net0438_29 net0438_30 net0438_31 net0396_0 net0396_1 net0396_2 \
        net0396_3 net0396_4 net0396_5 net0396_6 net0396_7 net026 \
        net0320_0 net0320_1 net0320_2 net0320_3 net0319_0 net0319_1 \
        net0319_2 net0319_3 net0318_0 net0318_1 net0318_2 net0318_3 \
        net0317_0 net0317_1 net0317_2 net0317_3 net0316_0 net0316_1 \
        net0316_2 net0316_3 net0315_0 net0315_1 net0315_2 net0315_3 \
        net0314_0 net0314_1 net0314_2 net0314_3 net0313_0 net0313_1 \
        net0313_2 net0313_3) _sub94
    I37 (net0710_0 net0710_1 net0710_2 net0710_3 net0710_4 net0710_5 \
        net0710_6 net0710_7 net0710_8 net0710_9 net0710_10 net0710_11 \
        net0710_12 net0710_13 net0710_14 net0710_15 net0710_16 \
        net0710_17 net0710_18 net0710_19 net0710_20 net0710_21 \
        net0710_22 net0710_23 net0710_24 net0710_25 net0710_26 \
        net0710_27 net0710_28 net0710_29 net0710_30 net0710_31 \
        net0709_0 net0709_1 net0709_2 net0709_3 net0709_4 net0709_5 \
        net0709_6 net0709_7 net0725_0 net0725_1 net0725_2 net0725_3 \
        net0725_4 net0725_5 net0725_6 net0725_7 net049 net0708_0 \
        net0708_1 net0708_2 net0708_3 net0708_4 net0708_5 net0708_6 \
        net0708_7 net0708_8 net0708_9 net0708_10 net0708_11 net0708_12 \
        net0708_13 net0708_14 net0708_15 net0708_16 net0708_17 \
        net0708_18 net0708_19 net0708_20 net0708_21 net0708_22 \
        net0708_23 net0708_24 net0708_25 net0708_26 net0708_27 \
        net0708_28 net0708_29 net0708_30 net0708_31 net0707_0 net0707_1 \
        net0707_2 net0707_3 net0707_4 net0707_5 net0707_6 net0707_7 \
        net051 net0706_0 net0706_1 net0706_2 net0706_3 net0706_4 \
        net0706_5 net0706_6 net0706_7 net0706_8 net0706_9 net0706_10 \
        net0706_11 net0706_12 net0706_13 net0706_14 net0706_15 \
        net0706_16 net0706_17 net0706_18 net0706_19 net0706_20 \
        net0706_21 net0706_22 net0706_23 net0706_24 net0706_25 \
        net0706_26 net0706_27 net0706_28 net0706_29 net0706_30 \
        net0706_31 net0705_0 net0705_1 net0705_2 net0705_3 net0705_4 \
        net0705_5 net0705_6 net0705_7 net0766 net0704_0 net0704_1 \
        net0704_2 net0704_3 net0704_4 net0704_5 net0704_6 net0704_7 \
        net0704_8 net0704_9 net0704_10 net0704_11 net0704_12 net0704_13 \
        net0704_14 net0704_15 net0704_16 net0704_17 net0704_18 \
        net0704_19 net0704_20 net0704_21 net0704_22 net0704_23 \
        net0704_24 net0704_25 net0704_26 net0704_27 net0704_28 \
        net0704_29 net0704_30 net0704_31 net0703_0 net0703_1 net0703_2 \
        net0703_3 net0703_4 net0703_5 net0703_6 net0703_7 net055 \
        net0733_0 net0733_1 net0733_2 net0733_3 net0732_0 net0732_1 \
        net0732_2 net0732_3 net0731_0 net0731_1 net0731_2 net0731_3 \
        net0730_0 net0730_1 net0730_2 net0730_3 net0729_0 net0729_1 \
        net0729_2 net0729_3 net0728_0 net0728_1 net0728_2 net0728_3 \
        net0727_0 net0727_1 net0727_2 net0727_3 net0726_0 net0726_1 \
        net0726_2 net0726_3) _sub94
    I3 (net0718_0 net0718_1 net0718_2 net0718_3 net0718_4 net0718_5 \
        net0718_6 net0718_7 net0718_8 net0718_9 net0718_10 net0718_11 \
        net0718_12 net0718_13 net0718_14 net0718_15 net0718_16 \
        net0718_17 net0718_18 net0718_19 net0718_20 net0718_21 \
        net0718_22 net0718_23 net0718_24 net0718_25 net0718_26 \
        net0718_27 net0718_28 net0718_29 net0718_30 net0718_31 \
        net0717_0 net0717_1 net0717_2 net0717_3 net0717_4 net0717_5 \
        net0717_6 net0717_7 net0734_0 net0734_1 net0734_2 net0734_3 \
        net0734_4 net0734_5 net0734_6 net0734_7 net050 net0716_0 \
        net0716_1 net0716_2 net0716_3 net0716_4 net0716_5 net0716_6 \
        net0716_7 net0716_8 net0716_9 net0716_10 net0716_11 net0716_12 \
        net0716_13 net0716_14 net0716_15 net0716_16 net0716_17 \
        net0716_18 net0716_19 net0716_20 net0716_21 net0716_22 \
        net0716_23 net0716_24 net0716_25 net0716_26 net0716_27 \
        net0716_28 net0716_29 net0716_30 net0716_31 net0715_0 net0715_1 \
        net0715_2 net0715_3 net0715_4 net0715_5 net0715_6 net0715_7 \
        net052 net0714_0 net0714_1 net0714_2 net0714_3 net0714_4 \
        net0714_5 net0714_6 net0714_7 net0714_8 net0714_9 net0714_10 \
        net0714_11 net0714_12 net0714_13 net0714_14 net0714_15 \
        net0714_16 net0714_17 net0714_18 net0714_19 net0714_20 \
        net0714_21 net0714_22 net0714_23 net0714_24 net0714_25 \
        net0714_26 net0714_27 net0714_28 net0714_29 net0714_30 \
        net0714_31 net0713_0 net0713_1 net0713_2 net0713_3 net0713_4 \
        net0713_5 net0713_6 net0713_7 net054 net0712_0 net0712_1 \
        net0712_2 net0712_3 net0712_4 net0712_5 net0712_6 net0712_7 \
        net0712_8 net0712_9 net0712_10 net0712_11 net0712_12 net0712_13 \
        net0712_14 net0712_15 net0712_16 net0712_17 net0712_18 \
        net0712_19 net0712_20 net0712_21 net0712_22 net0712_23 \
        net0712_24 net0712_25 net0712_26 net0712_27 net0712_28 \
        net0712_29 net0712_30 net0712_31 net0711_0 net0711_1 net0711_2 \
        net0711_3 net0711_4 net0711_5 net0711_6 net0711_7 net056 \
        net0742_0 net0742_1 net0742_2 net0742_3 net0741_0 net0741_1 \
        net0741_2 net0741_3 net0740_0 net0740_1 net0740_2 net0740_3 \
        net0739_0 net0739_1 net0739_2 net0739_3 net0738_0 net0738_1 \
        net0738_2 net0738_3 net0737_0 net0737_1 net0737_2 net0737_3 \
        net0736_0 net0736_1 net0736_2 net0736_3 net0735_0 net0735_1 \
        net0735_2 net0735_3) _sub94
    I5 (RdBank0_31 RdBank0_30 RdBank0_29 RdBank0_28 RdBank0_27 \
        RdBank0_26 RdBank0_25 RdBank0_24 RdBank0_23 RdBank0_22 \
        RdBank0_21 RdBank0_20 RdBank0_19 RdBank0_18 RdBank0_17 \
        RdBank0_16 RdBank0_15 RdBank0_14 RdBank0_13 RdBank0_12 \
        RdBank0_11 RdBank0_10 RdBank0_9 RdBank0_8 RdBank0_7 RdBank0_6 \
        RdBank0_5 RdBank0_4 RdBank0_3 RdBank0_2 RdBank0_1 RdBank0_0 \
        RdBank0Ack_7 RdBank0Ack_6 RdBank0Ack_5 RdBank0Ack_4 \
        RdBank0Ack_3 RdBank0Ack_2 RdBank0Ack_1 RdBank0Ack_0 net0303_0 \
        net0303_1 net0303_2 net0303_3 net0303_4 net0303_5 net0303_6 \
        net0303_7 net019 RdBank1_31 RdBank1_30 RdBank1_29 RdBank1_28 \
        RdBank1_27 RdBank1_26 RdBank1_25 RdBank1_24 RdBank1_23 \
        RdBank1_22 RdBank1_21 RdBank1_20 RdBank1_19 RdBank1_18 \
        RdBank1_17 RdBank1_16 RdBank1_15 RdBank1_14 RdBank1_13 \
        RdBank1_12 RdBank1_11 RdBank1_10 RdBank1_9 RdBank1_8 RdBank1_7 \
        RdBank1_6 RdBank1_5 RdBank1_4 RdBank1_3 RdBank1_2 RdBank1_1 \
        RdBank1_0 RdBank1Ack_7 RdBank1Ack_6 RdBank1Ack_5 RdBank1Ack_4 \
        RdBank1Ack_3 RdBank1Ack_2 RdBank1Ack_1 RdBank1Ack_0 net020 \
        RdBank2_31 RdBank2_30 RdBank2_29 RdBank2_28 RdBank2_27 \
        RdBank2_26 RdBank2_25 RdBank2_24 RdBank2_23 RdBank2_22 \
        RdBank2_21 RdBank2_20 RdBank2_19 RdBank2_18 RdBank2_17 \
        RdBank2_16 RdBank2_15 RdBank2_14 RdBank2_13 RdBank2_12 \
        RdBank2_11 RdBank2_10 RdBank2_9 RdBank2_8 RdBank2_7 RdBank2_6 \
        RdBank2_5 RdBank2_4 RdBank2_3 RdBank2_2 RdBank2_1 RdBank2_0 \
        RdBank2Ack_7 RdBank2Ack_6 RdBank2Ack_5 RdBank2Ack_4 \
        RdBank2Ack_3 RdBank2Ack_2 RdBank2Ack_1 RdBank2Ack_0 net021 \
        RdBank3_31 RdBank3_30 RdBank3_29 RdBank3_28 RdBank3_27 \
        RdBank3_26 RdBank3_25 RdBank3_24 RdBank3_23 RdBank3_22 \
        RdBank3_21 RdBank3_20 RdBank3_19 RdBank3_18 RdBank3_17 \
        RdBank3_16 RdBank3_15 RdBank3_14 RdBank3_13 RdBank3_12 \
        RdBank3_11 RdBank3_10 RdBank3_9 RdBank3_8 RdBank3_7 RdBank3_6 \
        RdBank3_5 RdBank3_4 RdBank3_3 RdBank3_2 RdBank3_1 RdBank3_0 \
        RdBank3Ack_7 RdBank3Ack_6 RdBank3Ack_5 RdBank3Ack_4 \
        RdBank3Ack_3 RdBank3Ack_2 RdBank3Ack_1 RdBank3Ack_0 net022 \
        net0311_0 net0311_1 net0311_2 net0311_3 net0310_0 net0310_1 \
        net0310_2 net0310_3 net0309_0 net0309_1 net0309_2 net0309_3 \
        net0308_0 net0308_1 net0308_2 net0308_3 net0307_0 net0307_1 \
        net0307_2 net0307_3 net0306_0 net0306_1 net0306_2 net0306_3 \
        net0305_0 net0305_1 net0305_2 net0305_3 net0304_0 net0304_1 \
        net0304_2 net0304_3) _sub94
    I44 (net0597_0 net0597_1 net0597_2 net0597_3 net0597_4 net0597_5 \
        net0597_6 net0597_7 Wdata4_3 Wdata4_2 Wdata4_1 Wdata4_0 \
        Wdata4_7 Wdata4_6 Wdata4_5 Wdata4_4 Wdata4_11 Wdata4_10 \
        Wdata4_9 Wdata4_8 Wdata4_15 Wdata4_14 Wdata4_13 Wdata4_12 \
        Wdata4_19 Wdata4_18 Wdata4_17 Wdata4_16 Wdata4_23 Wdata4_22 \
        Wdata4_21 Wdata4_20 Wdata4_27 Wdata4_26 Wdata4_25 Wdata4_24 \
        Wdata4_31 Wdata4_30 Wdata4_29 Wdata4_28 WDataAck_31 WDataAck_30 \
        WDataAck_29 WDataAck_28 WDataAck_27 WDataAck_26 WDataAck_25 \
        WDataAck_24 net0605_0 net0605_1 net0605_2 net0605_3 net0604_0 \
        net0604_1 net0604_2 net0604_3 net0603_0 net0603_1 net0603_2 \
        net0603_3 net0602_0 net0602_1 net0602_2 net0602_3 net0601_0 \
        net0601_1 net0601_2 net0601_3 net0600_0 net0600_1 net0600_2 \
        net0600_3 net0599_0 net0599_1 net0599_2 net0599_3 net0598_0 \
        net0598_1 net0598_2 net0598_3) _sub97
    I45 (net0615_0 net0615_1 net0615_2 net0615_3 net0615_4 net0615_5 \
        net0615_6 net0615_7 net0605_0 net0605_1 net0605_2 net0605_3 \
        net0604_0 net0604_1 net0604_2 net0604_3 net0603_0 net0603_1 \
        net0603_2 net0603_3 net0602_0 net0602_1 net0602_2 net0602_3 \
        net0601_0 net0601_1 net0601_2 net0601_3 net0600_0 net0600_1 \
        net0600_2 net0600_3 net0599_0 net0599_1 net0599_2 net0599_3 \
        net0598_0 net0598_1 net0598_2 net0598_3 net0597_0 net0597_1 \
        net0597_2 net0597_3 net0597_4 net0597_5 net0597_6 net0597_7 \
        net0623_0 net0623_1 net0623_2 net0623_3 net0622_0 net0622_1 \
        net0622_2 net0622_3 net0621_0 net0621_1 net0621_2 net0621_3 \
        net0620_0 net0620_1 net0620_2 net0620_3 net0619_0 net0619_1 \
        net0619_2 net0619_3 net0618_0 net0618_1 net0618_2 net0618_3 \
        net0617_0 net0617_1 net0617_2 net0617_3 net0616_0 net0616_1 \
        net0616_2 net0616_3) _sub97
    I50 (net0330_0 net0330_1 net0330_2 net0330_3 net0330_4 net0330_5 \
        net0330_6 net0330_7 net0320_0 net0320_1 net0320_2 net0320_3 \
        net0319_0 net0319_1 net0319_2 net0319_3 net0318_0 net0318_1 \
        net0318_2 net0318_3 net0317_0 net0317_1 net0317_2 net0317_3 \
        net0316_0 net0316_1 net0316_2 net0316_3 net0315_0 net0315_1 \
        net0315_2 net0315_3 net0314_0 net0314_1 net0314_2 net0314_3 \
        net0313_0 net0313_1 net0313_2 net0313_3 net0312_0 net0312_1 \
        net0312_2 net0312_3 net0312_4 net0312_5 net0312_6 net0312_7 \
        net0338_0 net0338_1 net0338_2 net0338_3 net0337_0 net0337_1 \
        net0337_2 net0337_3 net0336_0 net0336_1 net0336_2 net0336_3 \
        net0335_0 net0335_1 net0335_2 net0335_3 net0334_0 net0334_1 \
        net0334_2 net0334_3 net0333_0 net0333_1 net0333_2 net0333_3 \
        net0332_0 net0332_1 net0332_2 net0332_3 net0331_0 net0331_1 \
        net0331_2 net0331_3) _sub97
    I49 (net0234_0 net0234_1 net0234_2 net0234_3 net0234_4 net0234_5 \
        net0234_6 net0234_7 net0215_0 net0215_1 net0215_2 net0215_3 \
        net0214_0 net0214_1 net0214_2 net0214_3 net0213_0 net0213_1 \
        net0213_2 net0213_3 net0212_0 net0212_1 net0212_2 net0212_3 \
        net0211_0 net0211_1 net0211_2 net0211_3 net0210_0 net0210_1 \
        net0210_2 net0210_3 net0209_0 net0209_1 net0209_2 net0209_3 \
        net0208_0 net0208_1 net0208_2 net0208_3 net0207_0 net0207_1 \
        net0207_2 net0207_3 net0207_4 net0207_5 net0207_6 net0207_7 \
        net0242_0 net0242_1 net0242_2 net0242_3 net0241_0 net0241_1 \
        net0241_2 net0241_3 net0240_0 net0240_1 net0240_2 net0240_3 \
        net0239_0 net0239_1 net0239_2 net0239_3 net0238_0 net0238_1 \
        net0238_2 net0238_3 net0237_0 net0237_1 net0237_2 net0237_3 \
        net0236_0 net0236_1 net0236_2 net0236_3 net0235_0 net0235_1 \
        net0235_2 net0235_3) _sub97
    I51 (ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn \
        net0338_0 net0338_1 net0338_2 net0338_3 net0337_0 net0337_1 \
        net0337_2 net0337_3 net0336_0 net0336_1 net0336_2 net0336_3 \
        net0335_0 net0335_1 net0335_2 net0335_3 net0334_0 net0334_1 \
        net0334_2 net0334_3 net0333_0 net0333_1 net0333_2 net0333_3 \
        net0332_0 net0332_1 net0332_2 net0332_3 net0331_0 net0331_1 \
        net0331_2 net0331_3 net0330_0 net0330_1 net0330_2 net0330_3 \
        net0330_4 net0330_5 net0330_6 net0330_7 Rdata2_3 Rdata2_2 \
        Rdata2_1 Rdata2_0 Rdata2_7 Rdata2_6 Rdata2_5 Rdata2_4 Rdata2_11 \
        Rdata2_10 Rdata2_9 Rdata2_8 Rdata2_15 Rdata2_14 Rdata2_13 \
        Rdata2_12 Rdata2_19 Rdata2_18 Rdata2_17 Rdata2_16 Rdata2_23 \
        Rdata2_22 Rdata2_21 Rdata2_20 Rdata2_27 Rdata2_26 Rdata2_25 \
        Rdata2_24 Rdata2_31 Rdata2_30 Rdata2_29 Rdata2_28) _sub97
    I46 (net0743_0 net0743_1 net0743_2 net0743_3 net0743_4 net0743_5 \
        net0743_6 net0743_7 net0733_0 net0733_1 net0733_2 net0733_3 \
        net0732_0 net0732_1 net0732_2 net0732_3 net0731_0 net0731_1 \
        net0731_2 net0731_3 net0730_0 net0730_1 net0730_2 net0730_3 \
        net0729_0 net0729_1 net0729_2 net0729_3 net0728_0 net0728_1 \
        net0728_2 net0728_3 net0727_0 net0727_1 net0727_2 net0727_3 \
        net0726_0 net0726_1 net0726_2 net0726_3 net0725_0 net0725_1 \
        net0725_2 net0725_3 net0725_4 net0725_5 net0725_6 net0725_7 \
        net0751_0 net0751_1 net0751_2 net0751_3 net0750_0 net0750_1 \
        net0750_2 net0750_3 net0749_0 net0749_1 net0749_2 net0749_3 \
        net0748_0 net0748_1 net0748_2 net0748_3 net0747_0 net0747_1 \
        net0747_2 net0747_3 net0746_0 net0746_1 net0746_2 net0746_3 \
        net0745_0 net0745_1 net0745_2 net0745_3 net0744_0 net0744_1 \
        net0744_2 net0744_3) _sub97
    I47 (ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn \
        net0751_0 net0751_1 net0751_2 net0751_3 net0750_0 net0750_1 \
        net0750_2 net0750_3 net0749_0 net0749_1 net0749_2 net0749_3 \
        net0748_0 net0748_1 net0748_2 net0748_3 net0747_0 net0747_1 \
        net0747_2 net0747_3 net0746_0 net0746_1 net0746_2 net0746_3 \
        net0745_0 net0745_1 net0745_2 net0745_3 net0744_0 net0744_1 \
        net0744_2 net0744_3 net0743_0 net0743_1 net0743_2 net0743_3 \
        net0743_4 net0743_5 net0743_6 net0743_7 Rdata4_3 Rdata4_2 \
        Rdata4_1 Rdata4_0 Rdata4_7 Rdata4_6 Rdata4_5 Rdata4_4 Rdata4_11 \
        Rdata4_10 Rdata4_9 Rdata4_8 Rdata4_15 Rdata4_14 Rdata4_13 \
        Rdata4_12 Rdata4_19 Rdata4_18 Rdata4_17 Rdata4_16 Rdata4_23 \
        Rdata4_22 Rdata4_21 Rdata4_20 Rdata4_27 Rdata4_26 Rdata4_25 \
        Rdata4_24 Rdata4_31 Rdata4_30 Rdata4_29 Rdata4_28) _sub97
    I13 (ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn \
        net0760_0 net0760_1 net0760_2 net0760_3 net0759_0 net0759_1 \
        net0759_2 net0759_3 net0758_0 net0758_1 net0758_2 net0758_3 \
        net0757_0 net0757_1 net0757_2 net0757_3 net0756_0 net0756_1 \
        net0756_2 net0756_3 net0755_0 net0755_1 net0755_2 net0755_3 \
        net0754_0 net0754_1 net0754_2 net0754_3 net0753_0 net0753_1 \
        net0753_2 net0753_3 net0752_0 net0752_1 net0752_2 net0752_3 \
        net0752_4 net0752_5 net0752_6 net0752_7 Rdata3_3 Rdata3_2 \
        Rdata3_1 Rdata3_0 Rdata3_7 Rdata3_6 Rdata3_5 Rdata3_4 Rdata3_11 \
        Rdata3_10 Rdata3_9 Rdata3_8 Rdata3_15 Rdata3_14 Rdata3_13 \
        Rdata3_12 Rdata3_19 Rdata3_18 Rdata3_17 Rdata3_16 Rdata3_23 \
        Rdata3_22 Rdata3_21 Rdata3_20 Rdata3_27 Rdata3_26 Rdata3_25 \
        Rdata3_24 Rdata3_31 Rdata3_30 Rdata3_29 Rdata3_28) _sub97
    I12 (net0752_0 net0752_1 net0752_2 net0752_3 net0752_4 net0752_5 \
        net0752_6 net0752_7 net0742_0 net0742_1 net0742_2 net0742_3 \
        net0741_0 net0741_1 net0741_2 net0741_3 net0740_0 net0740_1 \
        net0740_2 net0740_3 net0739_0 net0739_1 net0739_2 net0739_3 \
        net0738_0 net0738_1 net0738_2 net0738_3 net0737_0 net0737_1 \
        net0737_2 net0737_3 net0736_0 net0736_1 net0736_2 net0736_3 \
        net0735_0 net0735_1 net0735_2 net0735_3 net0734_0 net0734_1 \
        net0734_2 net0734_3 net0734_4 net0734_5 net0734_6 net0734_7 \
        net0760_0 net0760_1 net0760_2 net0760_3 net0759_0 net0759_1 \
        net0759_2 net0759_3 net0758_0 net0758_1 net0758_2 net0758_3 \
        net0757_0 net0757_1 net0757_2 net0757_3 net0756_0 net0756_1 \
        net0756_2 net0756_3 net0755_0 net0755_1 net0755_2 net0755_3 \
        net0754_0 net0754_1 net0754_2 net0754_3 net0753_0 net0753_1 \
        net0753_2 net0753_3) _sub97
    I11 (net0624_0 net0624_1 net0624_2 net0624_3 net0624_4 net0624_5 \
        net0624_6 net0624_7 net0614_0 net0614_1 net0614_2 net0614_3 \
        net0613_0 net0613_1 net0613_2 net0613_3 net0612_0 net0612_1 \
        net0612_2 net0612_3 net0611_0 net0611_1 net0611_2 net0611_3 \
        net0610_0 net0610_1 net0610_2 net0610_3 net0609_0 net0609_1 \
        net0609_2 net0609_3 net0608_0 net0608_1 net0608_2 net0608_3 \
        net0607_0 net0607_1 net0607_2 net0607_3 net0606_0 net0606_1 \
        net0606_2 net0606_3 net0606_4 net0606_5 net0606_6 net0606_7 \
        net0632_0 net0632_1 net0632_2 net0632_3 net0631_0 net0631_1 \
        net0631_2 net0631_3 net0630_0 net0630_1 net0630_2 net0630_3 \
        net0629_0 net0629_1 net0629_2 net0629_3 net0628_0 net0628_1 \
        net0628_2 net0628_3 net0627_0 net0627_1 net0627_2 net0627_3 \
        net0626_0 net0626_1 net0626_2 net0626_3 net0625_0 net0625_1 \
        net0625_2 net0625_3) _sub97
    I10 (net0606_0 net0606_1 net0606_2 net0606_3 net0606_4 net0606_5 \
        net0606_6 net0606_7 Wdata3_3 Wdata3_2 Wdata3_1 Wdata3_0 \
        Wdata3_7 Wdata3_6 Wdata3_5 Wdata3_4 Wdata3_11 Wdata3_10 \
        Wdata3_9 Wdata3_8 Wdata3_15 Wdata3_14 Wdata3_13 Wdata3_12 \
        Wdata3_19 Wdata3_18 Wdata3_17 Wdata3_16 Wdata3_23 Wdata3_22 \
        Wdata3_21 Wdata3_20 Wdata3_27 Wdata3_26 Wdata3_25 Wdata3_24 \
        Wdata3_31 Wdata3_30 Wdata3_29 Wdata3_28 WDataAck_23 WDataAck_22 \
        WDataAck_21 WDataAck_20 WDataAck_19 WDataAck_18 WDataAck_17 \
        WDataAck_16 net0614_0 net0614_1 net0614_2 net0614_3 net0613_0 \
        net0613_1 net0613_2 net0613_3 net0612_0 net0612_1 net0612_2 \
        net0612_3 net0611_0 net0611_1 net0611_2 net0611_3 net0610_0 \
        net0610_1 net0610_2 net0610_3 net0609_0 net0609_1 net0609_2 \
        net0609_3 net0608_0 net0608_1 net0608_2 net0608_3 net0607_0 \
        net0607_1 net0607_2 net0607_3) _sub97
    I48 (net0207_0 net0207_1 net0207_2 net0207_3 net0207_4 net0207_5 \
        net0207_6 net0207_7 Wdata2_3 Wdata2_2 Wdata2_1 Wdata2_0 \
        Wdata2_7 Wdata2_6 Wdata2_5 Wdata2_4 Wdata2_11 Wdata2_10 \
        Wdata2_9 Wdata2_8 Wdata2_15 Wdata2_14 Wdata2_13 Wdata2_12 \
        Wdata2_19 Wdata2_18 Wdata2_17 Wdata2_16 Wdata2_23 Wdata2_22 \
        Wdata2_21 Wdata2_20 Wdata2_27 Wdata2_26 Wdata2_25 Wdata2_24 \
        Wdata2_31 Wdata2_30 Wdata2_29 Wdata2_28 WDataAck_15 WDataAck_14 \
        WDataAck_13 WDataAck_12 WDataAck_11 WDataAck_10 WDataAck_9 \
        WDataAck_8 net0215_0 net0215_1 net0215_2 net0215_3 net0214_0 \
        net0214_1 net0214_2 net0214_3 net0213_0 net0213_1 net0213_2 \
        net0213_3 net0212_0 net0212_1 net0212_2 net0212_3 net0211_0 \
        net0211_1 net0211_2 net0211_3 net0210_0 net0210_1 net0210_2 \
        net0210_3 net0209_0 net0209_1 net0209_2 net0209_3 net0208_0 \
        net0208_1 net0208_2 net0208_3) _sub97
    I15 (net0225_0 net0225_1 net0225_2 net0225_3 net0225_4 net0225_5 \
        net0225_6 net0225_7 net0224_0 net0224_1 net0224_2 net0224_3 \
        net0223_0 net0223_1 net0223_2 net0223_3 net0222_0 net0222_1 \
        net0222_2 net0222_3 net0221_0 net0221_1 net0221_2 net0221_3 \
        net0220_0 net0220_1 net0220_2 net0220_3 net0219_0 net0219_1 \
        net0219_2 net0219_3 net0218_0 net0218_1 net0218_2 net0218_3 \
        net0217_0 net0217_1 net0217_2 net0217_3 net0216_0 net0216_1 \
        net0216_2 net0216_3 net0216_4 net0216_5 net0216_6 net0216_7 \
        net0233_0 net0233_1 net0233_2 net0233_3 net0232_0 net0232_1 \
        net0232_2 net0232_3 net0231_0 net0231_1 net0231_2 net0231_3 \
        net0230_0 net0230_1 net0230_2 net0230_3 net0229_0 net0229_1 \
        net0229_2 net0229_3 net0228_0 net0228_1 net0228_2 net0228_3 \
        net0227_0 net0227_1 net0227_2 net0227_3 net0226_0 net0226_1 \
        net0226_2 net0226_3) _sub97
    I16 (net0321_0 net0321_1 net0321_2 net0321_3 net0321_4 net0321_5 \
        net0321_6 net0321_7 net0311_0 net0311_1 net0311_2 net0311_3 \
        net0310_0 net0310_1 net0310_2 net0310_3 net0309_0 net0309_1 \
        net0309_2 net0309_3 net0308_0 net0308_1 net0308_2 net0308_3 \
        net0307_0 net0307_1 net0307_2 net0307_3 net0306_0 net0306_1 \
        net0306_2 net0306_3 net0305_0 net0305_1 net0305_2 net0305_3 \
        net0304_0 net0304_1 net0304_2 net0304_3 net0303_0 net0303_1 \
        net0303_2 net0303_3 net0303_4 net0303_5 net0303_6 net0303_7 \
        net0329_0 net0329_1 net0329_2 net0329_3 net0328_0 net0328_1 \
        net0328_2 net0328_3 net0327_0 net0327_1 net0327_2 net0327_3 \
        net0326_0 net0326_1 net0326_2 net0326_3 net0325_0 net0325_1 \
        net0325_2 net0325_3 net0324_0 net0324_1 net0324_2 net0324_3 \
        net0323_0 net0323_1 net0323_2 net0323_3 net0322_0 net0322_1 \
        net0322_2 net0322_3) _sub97
    I17 (ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn ReadEn \
        net0329_0 net0329_1 net0329_2 net0329_3 net0328_0 net0328_1 \
        net0328_2 net0328_3 net0327_0 net0327_1 net0327_2 net0327_3 \
        net0326_0 net0326_1 net0326_2 net0326_3 net0325_0 net0325_1 \
        net0325_2 net0325_3 net0324_0 net0324_1 net0324_2 net0324_3 \
        net0323_0 net0323_1 net0323_2 net0323_3 net0322_0 net0322_1 \
        net0322_2 net0322_3 net0321_0 net0321_1 net0321_2 net0321_3 \
        net0321_4 net0321_5 net0321_6 net0321_7 Rdata_3 Rdata_2 Rdata_1 \
        Rdata_0 Rdata_7 Rdata_6 Rdata_5 Rdata_4 Rdata_11 Rdata_10 \
        Rdata_9 Rdata_8 Rdata_15 Rdata_14 Rdata_13 Rdata_12 Rdata_19 \
        Rdata_18 Rdata_17 Rdata_16 Rdata_23 Rdata_22 Rdata_21 Rdata_20 \
        Rdata_27 Rdata_26 Rdata_25 Rdata_24 Rdata_31 Rdata_30 Rdata_29 \
        Rdata_28) _sub97
    I14 (net0216_0 net0216_1 net0216_2 net0216_3 net0216_4 net0216_5 \
        net0216_6 net0216_7 Wdata_3 Wdata_2 Wdata_1 Wdata_0 Wdata_7 \
        Wdata_6 Wdata_5 Wdata_4 Wdata_11 Wdata_10 Wdata_9 Wdata_8 \
        Wdata_15 Wdata_14 Wdata_13 Wdata_12 Wdata_19 Wdata_18 Wdata_17 \
        Wdata_16 Wdata_23 Wdata_22 Wdata_21 Wdata_20 Wdata_27 Wdata_26 \
        Wdata_25 Wdata_24 Wdata_31 Wdata_30 Wdata_29 Wdata_28 \
        WDataAck_7 WDataAck_6 WDataAck_5 WDataAck_4 WDataAck_3 \
        WDataAck_2 WDataAck_1 WDataAck_0 net0224_0 net0224_1 net0224_2 \
        net0224_3 net0223_0 net0223_1 net0223_2 net0223_3 net0222_0 \
        net0222_1 net0222_2 net0222_3 net0221_0 net0221_1 net0221_2 \
        net0221_3 net0220_0 net0220_1 net0220_2 net0220_3 net0219_0 \
        net0219_1 net0219_2 net0219_3 net0218_0 net0218_1 net0218_2 \
        net0218_3 net0217_0 net0217_1 net0217_2 net0217_3) _sub97
    I40_7 (net0593_0 WData_63 WData_62 Wdata4_31 Wdata4_30 Wdata4_29 \
        Wdata4_28) Decode_2to4
    I40_6 (net0593_1 WData_61 WData_60 Wdata4_27 Wdata4_26 Wdata4_25 \
        Wdata4_24) Decode_2to4
    I40_5 (net0593_2 WData_59 WData_58 Wdata4_23 Wdata4_22 Wdata4_21 \
        Wdata4_20) Decode_2to4
    I40_4 (net0593_3 WData_57 WData_56 Wdata4_19 Wdata4_18 Wdata4_17 \
        Wdata4_16) Decode_2to4
    I40_3 (net0593_4 WData_55 WData_54 Wdata4_15 Wdata4_14 Wdata4_13 \
        Wdata4_12) Decode_2to4
    I40_2 (net0593_5 WData_53 WData_52 Wdata4_11 Wdata4_10 Wdata4_9 \
        Wdata4_8) Decode_2to4
    I40_1 (net0593_6 WData_51 WData_50 Wdata4_7 Wdata4_6 Wdata4_5 \
        Wdata4_4) Decode_2to4
    I40_0 (net0593_7 WData_49 WData_48 Wdata4_3 Wdata4_2 Wdata4_1 \
        Wdata4_0) Decode_2to4
    I82_5 (net0345_0 R_Address_11 R_Address_10 net0346_0 net0346_1 \
        net0346_2 net0346_3) Decode_2to4
    I82_4 (net0345_1 R_Address_9 R_Address_8 net0346_4 net0346_5 \
        net0346_6 net0346_7) Decode_2to4
    I82_3 (net0345_2 R_Address_7 R_Address_6 net0346_8 net0346_9 \
        net0346_10 net0346_11) Decode_2to4
    I82_2 (net0345_3 R_Address_5 R_Address_4 net0346_12 net0346_13 \
        net0346_14 net0346_15) Decode_2to4
    I82_1 (net0345_4 R_Address_3 R_Address_2 net0346_16 net0346_17 \
        net0346_18 net0346_19) Decode_2to4
    I82_0 (net0345_5 R_Address_1 R_Address_0 net0346_20 net0346_21 \
        net0346_22 net0346_23) Decode_2to4
    I81_5 (net0344_0 W_Address_11 W_Address_10 net0341_0 net0341_1 \
        net0341_2 net0341_3) Decode_2to4
    I81_4 (net0344_1 W_Address_9 W_Address_8 net0341_4 net0341_5 \
        net0341_6 net0341_7) Decode_2to4
    I81_3 (net0344_2 W_Address_7 W_Address_6 net0341_8 net0341_9 \
        net0341_10 net0341_11) Decode_2to4
    I81_2 (net0344_3 W_Address_5 W_Address_4 net0341_12 net0341_13 \
        net0341_14 net0341_15) Decode_2to4
    I81_1 (net0344_4 W_Address_3 W_Address_2 net0341_16 net0341_17 \
        net0341_18 net0341_19) Decode_2to4
    I81_0 (net0344_5 W_Address_1 W_Address_0 net0341_20 net0341_21 \
        net0341_22 net0341_23) Decode_2to4
    I42_7 (net0352_0 WData_31 WData_30 Wdata2_31 Wdata2_30 Wdata2_29 \
        Wdata2_28) Decode_2to4
    I42_6 (net0352_1 WData_29 WData_28 Wdata2_27 Wdata2_26 Wdata2_25 \
        Wdata2_24) Decode_2to4
    I42_5 (net0352_2 WData_27 WData_26 Wdata2_23 Wdata2_22 Wdata2_21 \
        Wdata2_20) Decode_2to4
    I42_4 (net0352_3 WData_25 WData_24 Wdata2_19 Wdata2_18 Wdata2_17 \
        Wdata2_16) Decode_2to4
    I42_3 (net0352_4 WData_23 WData_22 Wdata2_15 Wdata2_14 Wdata2_13 \
        Wdata2_12) Decode_2to4
    I42_2 (net0352_5 WData_21 WData_20 Wdata2_11 Wdata2_10 Wdata2_9 \
        Wdata2_8) Decode_2to4
    I42_1 (net0352_6 WData_19 WData_18 Wdata2_7 Wdata2_6 Wdata2_5 \
        Wdata2_4) Decode_2to4
    I42_0 (net0352_7 WData_17 WData_16 Wdata2_3 Wdata2_2 Wdata2_1 \
        Wdata2_0) Decode_2to4
    I8_7 (net0143_0 WData_15 WData_14 Wdata_31 Wdata_30 Wdata_29 \
        Wdata_28) Decode_2to4
    I8_6 (net0143_1 WData_13 WData_12 Wdata_27 Wdata_26 Wdata_25 \
        Wdata_24) Decode_2to4
    I8_5 (net0143_2 WData_11 WData_10 Wdata_23 Wdata_22 Wdata_21 \
        Wdata_20) Decode_2to4
    I8_4 (net0143_3 WData_9 WData_8 Wdata_19 Wdata_18 Wdata_17 \
        Wdata_16) Decode_2to4
    I8_3 (net0143_4 WData_7 WData_6 Wdata_15 Wdata_14 Wdata_13 \
        Wdata_12) Decode_2to4
    I8_2 (net0143_5 WData_5 WData_4 Wdata_11 Wdata_10 Wdata_9 Wdata_8) \
        Decode_2to4
    I8_1 (net0143_6 WData_3 WData_2 Wdata_7 Wdata_6 Wdata_5 Wdata_4) \
        Decode_2to4
    I8_0 (net0143_7 WData_1 WData_0 Wdata_3 Wdata_2 Wdata_1 Wdata_0) \
        Decode_2to4
    I6_7 (net0594_0 WData_47 WData_46 Wdata3_31 Wdata3_30 Wdata3_29 \
        Wdata3_28) Decode_2to4
    I6_6 (net0594_1 WData_45 WData_44 Wdata3_27 Wdata3_26 Wdata3_25 \
        Wdata3_24) Decode_2to4
    I6_5 (net0594_2 WData_43 WData_42 Wdata3_23 Wdata3_22 Wdata3_21 \
        Wdata3_20) Decode_2to4
    I6_4 (net0594_3 WData_41 WData_40 Wdata3_19 Wdata3_18 Wdata3_17 \
        Wdata3_16) Decode_2to4
    I6_3 (net0594_4 WData_39 WData_38 Wdata3_15 Wdata3_14 Wdata3_13 \
        Wdata3_12) Decode_2to4
    I6_2 (net0594_5 WData_37 WData_36 Wdata3_11 Wdata3_10 Wdata3_9 \
        Wdata3_8) Decode_2to4
    I6_1 (net0594_6 WData_35 WData_34 Wdata3_7 Wdata3_6 Wdata3_5 \
        Wdata3_4) Decode_2to4
    I6_0 (net0594_7 WData_33 WData_32 Wdata3_3 Wdata3_2 Wdata3_1 \
        Wdata3_0) Decode_2to4
    I56_7 (WriteEn WDataAck_31 net0593_0) TH22
    I56_6 (WriteEn WDataAck_30 net0593_1) TH22
    I56_5 (WriteEn WDataAck_29 net0593_2) TH22
    I56_4 (WriteEn WDataAck_28 net0593_3) TH22
    I56_3 (WriteEn WDataAck_27 net0593_4) TH22
    I56_2 (WriteEn WDataAck_26 net0593_5) TH22
    I56_1 (WriteEn WDataAck_25 net0593_6) TH22
    I56_0 (WriteEn WDataAck_24 net0593_7) TH22
    I77_5 (Read_1 net0343_0 net0345_0) TH22
    I77_4 (Read_1 net0343_1 net0345_1) TH22
    I77_3 (Read_1 net0343_2 net0345_2) TH22
    I77_2 (Read_1 net0343_3 net0345_3) TH22
    I77_1 (Read_1 net0343_4 net0345_4) TH22
    I77_0 (Read_1 net0343_5 net0345_5) TH22
    I76_5 (Write_0 net0342_0 net0344_0) TH22
    I76_4 (Write_0 net0342_1 net0344_1) TH22
    I76_3 (Write_0 net0342_2 net0344_2) TH22
    I76_2 (Write_0 net0342_3 net0344_3) TH22
    I76_1 (Write_0 net0342_4 net0344_4) TH22
    I76_0 (Write_0 net0342_5 net0344_5) TH22
    I57_7 (WriteEn WDataAck_15 net0352_0) TH22
    I57_6 (WriteEn WDataAck_14 net0352_1) TH22
    I57_5 (WriteEn WDataAck_13 net0352_2) TH22
    I57_4 (WriteEn WDataAck_12 net0352_3) TH22
    I57_3 (WriteEn WDataAck_11 net0352_4) TH22
    I57_2 (WriteEn WDataAck_10 net0352_5) TH22
    I57_1 (WriteEn WDataAck_9 net0352_6) TH22
    I57_0 (WriteEn WDataAck_8 net0352_7) TH22
    I23_7 (WriteEn WDataAck_7 net0143_0) TH22
    I23_6 (WriteEn WDataAck_6 net0143_1) TH22
    I23_5 (WriteEn WDataAck_5 net0143_2) TH22
    I23_4 (WriteEn WDataAck_4 net0143_3) TH22
    I23_3 (WriteEn WDataAck_3 net0143_4) TH22
    I23_2 (WriteEn WDataAck_2 net0143_5) TH22
    I23_1 (WriteEn WDataAck_1 net0143_6) TH22
    I23_0 (WriteEn WDataAck_0 net0143_7) TH22
    I22_7 (WriteEn WDataAck_23 net0594_0) TH22
    I22_6 (WriteEn WDataAck_22 net0594_1) TH22
    I22_5 (WriteEn WDataAck_21 net0594_2) TH22
    I22_4 (WriteEn WDataAck_20 net0594_3) TH22
    I22_3 (WriteEn WDataAck_19 net0594_4) TH22
    I22_2 (WriteEn WDataAck_18 net0594_5) TH22
    I22_1 (WriteEn WDataAck_17 net0594_6) TH22
    I22_0 (WriteEn WDataAck_16 net0594_7) TH22
    I64 (net0661_0 net0661_1 net0661_2 net0661_3 net0661_4 net0661_5 \
        net0661_6 net0661_7 net0661_8 net0661_9 net0661_10 net0661_11 \
        net0661_12 net0661_13 net0661_14 net0661_15 net0661_16 \
        net0661_17 net0661_18 net0661_19 net0665_0 net0665_1 net0665_2 \
        net0665_3 net0665_4 net041 net043 net0771 net047 WriteEn \
        W_Addr_23 W_Addr_22 W_Addr_21 W_Addr_20 W_Addr_19 W_Addr_18 \
        W_Addr_17 W_Addr_16 W_Addr_15 W_Addr_14 W_Addr_13 W_Addr_12 \
        W_Addr_11 W_Addr_10 W_Addr_9 W_Addr_8 W_Addr_7 W_Addr_6 \
        W_Addr_5 W_Addr_4 W_Addr_3 W_Addr_2 W_Addr_1 W_Addr_0 WA_Ack4_5 \
        WA_Ack4_4 WA_Ack4_3 WA_Ack4_2 WA_Ack4_1 WA_Ack4_0 net0663_0 \
        net0663_1 net0206 WRW_Ack4 Write_RW_1 Write_RW_0) _sub99
    I70 (net0257_0 net0257_1 net0257_2 net0257_3 net0257_4 net0257_5 \
        net0257_6 net0257_7 net0257_8 net0257_9 net0257_10 net0257_11 \
        net0257_12 net0257_13 net0257_14 net0257_15 net0257_16 \
        net0257_17 net0257_18 net0257_19 net0260_0 net0260_1 net0260_2 \
        net0260_3 net0260_4 net012 net014 net016 net0349 WriteEn \
        W_Addr_23 W_Addr_22 W_Addr_21 W_Addr_20 W_Addr_19 W_Addr_18 \
        W_Addr_17 W_Addr_16 W_Addr_15 W_Addr_14 W_Addr_13 W_Addr_12 \
        W_Addr_11 W_Addr_10 W_Addr_9 W_Addr_8 W_Addr_7 W_Addr_6 \
        W_Addr_5 W_Addr_4 W_Addr_3 W_Addr_2 W_Addr_1 W_Addr_0 WA_Ack2_5 \
        WA_Ack2_4 WA_Ack2_3 WA_Ack2_2 WA_Ack2_1 WA_Ack2_0 net0259_0 \
        net0259_1 net0139 WRW_Ack2 Write_RW_1 Write_RW_0) _sub99
    I30 (net0662_0 net0662_1 net0662_2 net0662_3 net0662_4 net0662_5 \
        net0662_6 net0662_7 net0662_8 net0662_9 net0662_10 net0662_11 \
        net0662_12 net0662_13 net0662_14 net0662_15 net0662_16 \
        net0662_17 net0662_18 net0662_19 net0666_0 net0666_1 net0666_2 \
        net0666_3 net0666_4 net042 net044 net046 net048 WriteEn \
        W_Addr_23 W_Addr_22 W_Addr_21 W_Addr_20 W_Addr_19 W_Addr_18 \
        W_Addr_17 W_Addr_16 W_Addr_15 W_Addr_14 W_Addr_13 W_Addr_12 \
        W_Addr_11 W_Addr_10 W_Addr_9 W_Addr_8 W_Addr_7 W_Addr_6 \
        W_Addr_5 W_Addr_4 W_Addr_3 W_Addr_2 W_Addr_1 W_Addr_0 WA_Ack3_5 \
        WA_Ack3_4 WA_Ack3_3 WA_Ack3_2 WA_Ack3_1 WA_Ack3_0 net0664_0 \
        net0664_1 net0767 WRW_Ack3 Write_RW_1 Write_RW_0) _sub99
    I32 (net0135_0 net0135_1 net0135_2 net0135_3 net0135_4 net0135_5 \
        net0135_6 net0135_7 net0135_8 net0135_9 net0135_10 net0135_11 \
        net0135_12 net0135_13 net0135_14 net0135_15 net0135_16 \
        net0135_17 net0135_18 net0135_19 net0137_0 net0137_1 net0137_2 \
        net0137_3 net0137_4 net017 net018 net0205 net0201 WriteEn \
        W_Addr_23 W_Addr_22 W_Addr_21 W_Addr_20 W_Addr_19 W_Addr_18 \
        W_Addr_17 W_Addr_16 W_Addr_15 W_Addr_14 W_Addr_13 W_Addr_12 \
        W_Addr_11 W_Addr_10 W_Addr_9 W_Addr_8 W_Addr_7 W_Addr_6 \
        W_Addr_5 W_Addr_4 W_Addr_3 W_Addr_2 W_Addr_1 W_Addr_0 WA_Ack1_5 \
        WA_Ack1_4 WA_Ack1_3 WA_Ack1_2 WA_Ack1_1 WA_Ack1_0 net0136_0 \
        net0136_1 net064 WRW_Ack1 Write_RW_1 Write_RW_0) _sub99
    I75 (Read_0 0) iprobe
    I74 (Write_1 0) iprobe
    I80 (ReadEn Read_1) iprobe
    I79 (WriteEn Write_0) iprobe
    I65 (net0719_0 net0719_1 net0719_2 net0719_3 net0719_4 net0719_5 \
        net0719_6 net0719_7 net0719_8 net0719_9 net0719_10 net0719_11 \
        net0719_12 net0719_13 net0719_14 net0719_15 net0719_16 \
        net0719_17 net0719_18 net0719_19 net0723_0 net0723_1 net0723_2 \
        net0723_3 net0723_4 net049 net051 net0766 net055 ReadEn \
        R_Addr_23 R_Addr_22 R_Addr_21 R_Addr_20 R_Addr_19 R_Addr_18 \
        R_Addr_17 R_Addr_16 R_Addr_15 R_Addr_14 R_Addr_13 R_Addr_12 \
        R_Addr_11 R_Addr_10 R_Addr_9 R_Addr_8 R_Addr_7 R_Addr_6 \
        R_Addr_5 R_Addr_4 R_Addr_3 R_Addr_2 R_Addr_1 R_Addr_0 RA_Ack4_5 \
        RA_Ack4_4 RA_Ack4_3 RA_Ack4_2 RA_Ack4_1 RA_Ack4_0 net0721_0 \
        net0721_1 net0762 RRW_Ack4 Read_RW_1 Read_RW_0) _sub99
    I71 (net0299_0 net0299_1 net0299_2 net0299_3 net0299_4 net0299_5 \
        net0299_6 net0299_7 net0299_8 net0299_9 net0299_10 net0299_11 \
        net0299_12 net0299_13 net0299_14 net0299_15 net0299_16 \
        net0299_17 net0299_18 net0299_19 net0302_0 net0302_1 net0302_2 \
        net0302_3 net0302_4 net0353 net0354 net024 net026 ReadEn \
        R_Addr_23 R_Addr_22 R_Addr_21 R_Addr_20 R_Addr_19 R_Addr_18 \
        R_Addr_17 R_Addr_16 R_Addr_15 R_Addr_14 R_Addr_13 R_Addr_12 \
        R_Addr_11 R_Addr_10 R_Addr_9 R_Addr_8 R_Addr_7 R_Addr_6 \
        R_Addr_5 R_Addr_4 R_Addr_3 R_Addr_2 R_Addr_1 R_Addr_0 RA_Ack2_5 \
        RA_Ack2_4 RA_Ack2_3 RA_Ack2_2 RA_Ack2_1 RA_Ack2_0 net0301_0 \
        net0301_1 net0355 RRW_Ack2 Read_RW_1 Read_RW_0) _sub99
    I31 (net0720_0 net0720_1 net0720_2 net0720_3 net0720_4 net0720_5 \
        net0720_6 net0720_7 net0720_8 net0720_9 net0720_10 net0720_11 \
        net0720_12 net0720_13 net0720_14 net0720_15 net0720_16 \
        net0720_17 net0720_18 net0720_19 net0724_0 net0724_1 net0724_2 \
        net0724_3 net0724_4 net050 net052 net054 net056 ReadEn \
        R_Addr_23 R_Addr_22 R_Addr_21 R_Addr_20 R_Addr_19 R_Addr_18 \
        R_Addr_17 R_Addr_16 R_Addr_15 R_Addr_14 R_Addr_13 R_Addr_12 \
        R_Addr_11 R_Addr_10 R_Addr_9 R_Addr_8 R_Addr_7 R_Addr_6 \
        R_Addr_5 R_Addr_4 R_Addr_3 R_Addr_2 R_Addr_1 R_Addr_0 RA_Ack3_5 \
        RA_Ack3_4 RA_Ack3_3 RA_Ack3_2 RA_Ack3_1 RA_Ack3_0 net0722_0 \
        net0722_1 net0770 RRW_Ack3 Read_RW_1 Read_RW_0) _sub99
    I33 (net0200_0 net0200_1 net0200_2 net0200_3 net0200_4 net0200_5 \
        net0200_6 net0200_7 net0200_8 net0200_9 net0200_10 net0200_11 \
        net0200_12 net0200_13 net0200_14 net0200_15 net0200_16 \
        net0200_17 net0200_18 net0200_19 net0204_0 net0204_1 net0204_2 \
        net0204_3 net0204_4 net019 net020 net021 net022 ReadEn \
        R_Addr_23 R_Addr_22 R_Addr_21 R_Addr_20 R_Addr_19 R_Addr_18 \
        R_Addr_17 R_Addr_16 R_Addr_15 R_Addr_14 R_Addr_13 R_Addr_12 \
        R_Addr_11 R_Addr_10 R_Addr_9 R_Addr_8 R_Addr_7 R_Addr_6 \
        R_Addr_5 R_Addr_4 R_Addr_3 R_Addr_2 R_Addr_1 R_Addr_0 RA_Ack1_5 \
        RA_Ack1_4 RA_Ack1_3 RA_Ack1_2 RA_Ack1_1 RA_Ack1_0 net0196_0 \
        net0196_1 net060 RRW_Ack1 Read_RW_1 Read_RW_0) _sub99
    I53_7 (ReadEn Rdata2_31 Rdata2_30 Rdata2_29 Rdata2_28 RData_31 \
        RData_30) Encode_4to2
    I53_6 (ReadEn Rdata2_27 Rdata2_26 Rdata2_25 Rdata2_24 RData_29 \
        RData_28) Encode_4to2
    I53_5 (ReadEn Rdata2_23 Rdata2_22 Rdata2_21 Rdata2_20 RData_27 \
        RData_26) Encode_4to2
    I53_4 (ReadEn Rdata2_19 Rdata2_18 Rdata2_17 Rdata2_16 RData_25 \
        RData_24) Encode_4to2
    I53_3 (ReadEn Rdata2_15 Rdata2_14 Rdata2_13 Rdata2_12 RData_23 \
        RData_22) Encode_4to2
    I53_2 (ReadEn Rdata2_11 Rdata2_10 Rdata2_9 Rdata2_8 RData_21 \
        RData_20) Encode_4to2
    I53_1 (ReadEn Rdata2_7 Rdata2_6 Rdata2_5 Rdata2_4 RData_19 \
        RData_18) Encode_4to2
    I53_0 (ReadEn Rdata2_3 Rdata2_2 Rdata2_1 Rdata2_0 RData_17 \
        RData_16) Encode_4to2
    I52_7 (ReadEn Rdata4_31 Rdata4_30 Rdata4_29 Rdata4_28 RData_63 \
        RData_62) Encode_4to2
    I52_6 (ReadEn Rdata4_27 Rdata4_26 Rdata4_25 Rdata4_24 RData_61 \
        RData_60) Encode_4to2
    I52_5 (ReadEn Rdata4_23 Rdata4_22 Rdata4_21 Rdata4_20 RData_59 \
        RData_58) Encode_4to2
    I52_4 (ReadEn Rdata4_19 Rdata4_18 Rdata4_17 Rdata4_16 RData_57 \
        RData_56) Encode_4to2
    I52_3 (ReadEn Rdata4_15 Rdata4_14 Rdata4_13 Rdata4_12 RData_55 \
        RData_54) Encode_4to2
    I52_2 (ReadEn Rdata4_11 Rdata4_10 Rdata4_9 Rdata4_8 RData_53 \
        RData_52) Encode_4to2
    I52_1 (ReadEn Rdata4_7 Rdata4_6 Rdata4_5 Rdata4_4 RData_51 \
        RData_50) Encode_4to2
    I52_0 (ReadEn Rdata4_3 Rdata4_2 Rdata4_1 Rdata4_0 RData_49 \
        RData_48) Encode_4to2
    I18_7 (ReadEn Rdata3_31 Rdata3_30 Rdata3_29 Rdata3_28 RData_47 \
        RData_46) Encode_4to2
    I18_6 (ReadEn Rdata3_27 Rdata3_26 Rdata3_25 Rdata3_24 RData_45 \
        RData_44) Encode_4to2
    I18_5 (ReadEn Rdata3_23 Rdata3_22 Rdata3_21 Rdata3_20 RData_43 \
        RData_42) Encode_4to2
    I18_4 (ReadEn Rdata3_19 Rdata3_18 Rdata3_17 Rdata3_16 RData_41 \
        RData_40) Encode_4to2
    I18_3 (ReadEn Rdata3_15 Rdata3_14 Rdata3_13 Rdata3_12 RData_39 \
        RData_38) Encode_4to2
    I18_2 (ReadEn Rdata3_11 Rdata3_10 Rdata3_9 Rdata3_8 RData_37 \
        RData_36) Encode_4to2
    I18_1 (ReadEn Rdata3_7 Rdata3_6 Rdata3_5 Rdata3_4 RData_35 \
        RData_34) Encode_4to2
    I18_0 (ReadEn Rdata3_3 Rdata3_2 Rdata3_1 Rdata3_0 RData_33 \
        RData_32) Encode_4to2
    I19_7 (ReadEn Rdata_31 Rdata_30 Rdata_29 Rdata_28 RData_15 \
        RData_14) Encode_4to2
    I19_6 (ReadEn Rdata_27 Rdata_26 Rdata_25 Rdata_24 RData_13 \
        RData_12) Encode_4to2
    I19_5 (ReadEn Rdata_23 Rdata_22 Rdata_21 Rdata_20 RData_11 \
        RData_10) Encode_4to2
    I19_4 (ReadEn Rdata_19 Rdata_18 Rdata_17 Rdata_16 RData_9 RData_8) \
        Encode_4to2
    I19_3 (ReadEn Rdata_15 Rdata_14 Rdata_13 Rdata_12 RData_7 RData_6) \
        Encode_4to2
    I19_2 (ReadEn Rdata_11 Rdata_10 Rdata_9 Rdata_8 RData_5 RData_4) \
        Encode_4to2
    I19_1 (ReadEn Rdata_7 Rdata_6 Rdata_5 Rdata_4 RData_3 RData_2) \
        Encode_4to2
    I19_0 (ReadEn Rdata_3 Rdata_2 Rdata_1 Rdata_0 RData_1 RData_0) \
        Encode_4to2
    I73 (R_Addr_23 R_Addr_22 R_Addr_21 R_Addr_20 R_Addr_19 R_Addr_18 \
        R_Addr_17 R_Addr_16 R_Addr_15 R_Addr_14 R_Addr_13 R_Addr_12 \
        R_Addr_11 R_Addr_10 R_Addr_9 R_Addr_8 R_Addr_7 R_Addr_6 \
        R_Addr_5 R_Addr_4 R_Addr_3 R_Addr_2 R_Addr_1 R_Addr_0 net0340_0 \
        net0340_1 net0340_2 net0340_3 net0340_4 net0340_5 net0346_0 \
        net0346_1 net0346_2 net0346_3 net0346_4 net0346_5 net0346_6 \
        net0346_7 net0346_8 net0346_9 net0346_10 net0346_11 net0346_12 \
        net0346_13 net0346_14 net0346_15 net0346_16 net0346_17 \
        net0346_18 net0346_19 net0346_20 net0346_21 net0346_22 \
        net0346_23 net0343_0 net0343_1 net0343_2 net0343_3 net0343_4 \
        net0343_5 Read_RW_1 Read_RW_0 net0103 ReadAck Read_1 Read_0) \
        _sub100
    I72 (W_Addr_23 W_Addr_22 W_Addr_21 W_Addr_20 W_Addr_19 W_Addr_18 \
        W_Addr_17 W_Addr_16 W_Addr_15 W_Addr_14 W_Addr_13 W_Addr_12 \
        W_Addr_11 W_Addr_10 W_Addr_9 W_Addr_8 W_Addr_7 W_Addr_6 \
        W_Addr_5 W_Addr_4 W_Addr_3 W_Addr_2 W_Addr_1 W_Addr_0 net0339_0 \
        net0339_1 net0339_2 net0339_3 net0339_4 net0339_5 net0341_0 \
        net0341_1 net0341_2 net0341_3 net0341_4 net0341_5 net0341_6 \
        net0341_7 net0341_8 net0341_9 net0341_10 net0341_11 net0341_12 \
        net0341_13 net0341_14 net0341_15 net0341_16 net0341_17 \
        net0341_18 net0341_19 net0341_20 net0341_21 net0341_22 \
        net0341_23 net0342_0 net0342_1 net0342_2 net0342_3 net0342_4 \
        net0342_5 Write_RW_1 Write_RW_0 net0102 WriteAck Write_1 \
        Write_0) _sub100
    I69 (RRW_Ack1 RRW_Ack2 RRW_Ack3 RRW_Ack4 net0103) TH44
    I66_5 (WA_Ack2_5 WA_Ack1_5 WA_Ack3_5 WA_Ack4_5 net0339_0) TH44
    I66_4 (WA_Ack2_4 WA_Ack1_4 WA_Ack3_4 WA_Ack4_4 net0339_1) TH44
    I66_3 (WA_Ack2_3 WA_Ack1_3 WA_Ack3_3 WA_Ack4_3 net0339_2) TH44
    I66_2 (WA_Ack2_2 WA_Ack1_2 WA_Ack3_2 WA_Ack4_2 net0339_3) TH44
    I66_1 (WA_Ack2_1 WA_Ack1_1 WA_Ack3_1 WA_Ack4_1 net0339_4) TH44
    I66_0 (WA_Ack2_0 WA_Ack1_0 WA_Ack3_0 WA_Ack4_0 net0339_5) TH44
    I68_5 (RA_Ack1_5 RA_Ack2_5 RA_Ack3_5 RA_Ack4_5 net0340_0) TH44
    I68_4 (RA_Ack1_4 RA_Ack2_4 RA_Ack3_4 RA_Ack4_4 net0340_1) TH44
    I68_3 (RA_Ack1_3 RA_Ack2_3 RA_Ack3_3 RA_Ack4_3 net0340_2) TH44
    I68_2 (RA_Ack1_2 RA_Ack2_2 RA_Ack3_2 RA_Ack4_2 net0340_3) TH44
    I68_1 (RA_Ack1_1 RA_Ack2_1 RA_Ack3_1 RA_Ack4_1 net0340_4) TH44
    I68_0 (RA_Ack1_0 RA_Ack2_0 RA_Ack3_0 RA_Ack4_0 net0340_5) TH44
    I67 (WRW_Ack1 WRW_Ack2 WRW_Ack3 WRW_Ack4 net0102) TH44
ends _sub101
// End of subcircuit definition.

// Library name: 16nm_Tests
// Cell name: 6T_MultiBank_32K_Test
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
// system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
I9_63 (RDataT_63 \~RData_63) inv_1xt
I9_62 (RDataT_62 \~RData_62) inv_1xt
I9_61 (RDataT_61 \~RData_61) inv_1xt
I9_60 (RDataT_60 \~RData_60) inv_1xt
I9_59 (RDataT_59 \~RData_59) inv_1xt
I9_58 (RDataT_58 \~RData_58) inv_1xt
I9_57 (RDataT_57 \~RData_57) inv_1xt
I9_56 (RDataT_56 \~RData_56) inv_1xt
I9_55 (RDataT_55 \~RData_55) inv_1xt
I9_54 (RDataT_54 \~RData_54) inv_1xt
I9_53 (RDataT_53 \~RData_53) inv_1xt
I9_52 (RDataT_52 \~RData_52) inv_1xt
I9_51 (RDataT_51 \~RData_51) inv_1xt
I9_50 (RDataT_50 \~RData_50) inv_1xt
I9_49 (RDataT_49 \~RData_49) inv_1xt
I9_48 (RDataT_48 \~RData_48) inv_1xt
I9_47 (RDataT_47 \~RData_47) inv_1xt
I9_46 (RDataT_46 \~RData_46) inv_1xt
I9_45 (RDataT_45 \~RData_45) inv_1xt
I9_44 (RDataT_44 \~RData_44) inv_1xt
I9_43 (RDataT_43 \~RData_43) inv_1xt
I9_42 (RDataT_42 \~RData_42) inv_1xt
I9_41 (RDataT_41 \~RData_41) inv_1xt
I9_40 (RDataT_40 \~RData_40) inv_1xt
I9_39 (RDataT_39 \~RData_39) inv_1xt
I9_38 (RDataT_38 \~RData_38) inv_1xt
I9_37 (RDataT_37 \~RData_37) inv_1xt
I9_36 (RDataT_36 \~RData_36) inv_1xt
I9_35 (RDataT_35 \~RData_35) inv_1xt
I9_34 (RDataT_34 \~RData_34) inv_1xt
I9_33 (RDataT_33 \~RData_33) inv_1xt
I9_32 (RDataT_32 \~RData_32) inv_1xt
I9_31 (RDataT_31 \~RData_31) inv_1xt
I9_30 (RDataT_30 \~RData_30) inv_1xt
I9_29 (RDataT_29 \~RData_29) inv_1xt
I9_28 (RDataT_28 \~RData_28) inv_1xt
I9_27 (RDataT_27 \~RData_27) inv_1xt
I9_26 (RDataT_26 \~RData_26) inv_1xt
I9_25 (RDataT_25 \~RData_25) inv_1xt
I9_24 (RDataT_24 \~RData_24) inv_1xt
I9_23 (RDataT_23 \~RData_23) inv_1xt
I9_22 (RDataT_22 \~RData_22) inv_1xt
I9_21 (RDataT_21 \~RData_21) inv_1xt
I9_20 (RDataT_20 \~RData_20) inv_1xt
I9_19 (RDataT_19 \~RData_19) inv_1xt
I9_18 (RDataT_18 \~RData_18) inv_1xt
I9_17 (RDataT_17 \~RData_17) inv_1xt
I9_16 (RDataT_16 \~RData_16) inv_1xt
I9_15 (RDataT_15 \~RData_15) inv_1xt
I9_14 (RDataT_14 \~RData_14) inv_1xt
I9_13 (RDataT_13 \~RData_13) inv_1xt
I9_12 (RDataT_12 \~RData_12) inv_1xt
I9_11 (RDataT_11 \~RData_11) inv_1xt
I9_10 (RDataT_10 \~RData_10) inv_1xt
I9_9 (RDataT_9 \~RData_9) inv_1xt
I9_8 (RDataT_8 \~RData_8) inv_1xt
I9_7 (RDataT_7 \~RData_7) inv_1xt
I9_6 (RDataT_6 \~RData_6) inv_1xt
I9_5 (RDataT_5 \~RData_5) inv_1xt
I9_4 (RDataT_4 \~RData_4) inv_1xt
I9_3 (RDataT_3 \~RData_3) inv_1xt
I9_2 (RDataT_2 \~RData_2) inv_1xt
I9_1 (RDataT_1 \~RData_1) inv_1xt
I9_0 (RDataT_0 \~RData_0) inv_1xt
I17 (\~WriteEn WriteEnT) inv_1xt
I14 (WAckT \~WAck) inv_1xt
I6_11 (\~W_Address_11 W_AddressT_11) inv_1xt
I6_10 (\~W_Address_10 W_AddressT_10) inv_1xt
I6_9 (\~W_Address_9 W_AddressT_9) inv_1xt
I6_8 (\~W_Address_8 W_AddressT_8) inv_1xt
I6_7 (\~W_Address_7 W_AddressT_7) inv_1xt
I6_6 (\~W_Address_6 W_AddressT_6) inv_1xt
I6_5 (\~W_Address_5 W_AddressT_5) inv_1xt
I6_4 (\~W_Address_4 W_AddressT_4) inv_1xt
I6_3 (\~W_Address_3 W_AddressT_3) inv_1xt
I6_2 (\~W_Address_2 W_AddressT_2) inv_1xt
I6_1 (\~W_Address_1 W_AddressT_1) inv_1xt
I6_0 (\~W_Address_0 W_AddressT_0) inv_1xt
I11 (\~ReadEn ReadEnT) inv_1xt
I13 (RAckT \~RAck) inv_1xt
I5_11 (\~R_Address_11 R_AddressT_11) inv_1xt
I5_10 (\~R_Address_10 R_AddressT_10) inv_1xt
I5_9 (\~R_Address_9 R_AddressT_9) inv_1xt
I5_8 (\~R_Address_8 R_AddressT_8) inv_1xt
I5_7 (\~R_Address_7 R_AddressT_7) inv_1xt
I5_6 (\~R_Address_6 R_AddressT_6) inv_1xt
I5_5 (\~R_Address_5 R_AddressT_5) inv_1xt
I5_4 (\~R_Address_4 R_AddressT_4) inv_1xt
I5_3 (\~R_Address_3 R_AddressT_3) inv_1xt
I5_2 (\~R_Address_2 R_AddressT_2) inv_1xt
I5_1 (\~R_Address_1 R_AddressT_1) inv_1xt
I5_0 (\~R_Address_0 R_AddressT_0) inv_1xt
I27_31 (WDataAckT_31 \~WDataAck_31) inv_1xt
I27_30 (WDataAckT_30 \~WDataAck_30) inv_1xt
I27_29 (WDataAckT_29 \~WDataAck_29) inv_1xt
I27_28 (WDataAckT_28 \~WDataAck_28) inv_1xt
I27_27 (WDataAckT_27 \~WDataAck_27) inv_1xt
I27_26 (WDataAckT_26 \~WDataAck_26) inv_1xt
I27_25 (WDataAckT_25 \~WDataAck_25) inv_1xt
I27_24 (WDataAckT_24 \~WDataAck_24) inv_1xt
I27_23 (WDataAckT_23 \~WDataAck_23) inv_1xt
I27_22 (WDataAckT_22 \~WDataAck_22) inv_1xt
I27_21 (WDataAckT_21 \~WDataAck_21) inv_1xt
I27_20 (WDataAckT_20 \~WDataAck_20) inv_1xt
I27_19 (WDataAckT_19 \~WDataAck_19) inv_1xt
I27_18 (WDataAckT_18 \~WDataAck_18) inv_1xt
I27_17 (WDataAckT_17 \~WDataAck_17) inv_1xt
I27_16 (WDataAckT_16 \~WDataAck_16) inv_1xt
I27_15 (WDataAckT_15 \~WDataAck_15) inv_1xt
I27_14 (WDataAckT_14 \~WDataAck_14) inv_1xt
I27_13 (WDataAckT_13 \~WDataAck_13) inv_1xt
I27_12 (WDataAckT_12 \~WDataAck_12) inv_1xt
I27_11 (WDataAckT_11 \~WDataAck_11) inv_1xt
I27_10 (WDataAckT_10 \~WDataAck_10) inv_1xt
I27_9 (WDataAckT_9 \~WDataAck_9) inv_1xt
I27_8 (WDataAckT_8 \~WDataAck_8) inv_1xt
I27_7 (WDataAckT_7 \~WDataAck_7) inv_1xt
I27_6 (WDataAckT_6 \~WDataAck_6) inv_1xt
I27_5 (WDataAckT_5 \~WDataAck_5) inv_1xt
I27_4 (WDataAckT_4 \~WDataAck_4) inv_1xt
I27_3 (WDataAckT_3 \~WDataAck_3) inv_1xt
I27_2 (WDataAckT_2 \~WDataAck_2) inv_1xt
I27_1 (WDataAckT_1 \~WDataAck_1) inv_1xt
I27_0 (WDataAckT_0 \~WDataAck_0) inv_1xt
I26_63 (\~WData_63 WDataT_63) inv_1xt
I26_62 (\~WData_62 WDataT_62) inv_1xt
I26_61 (\~WData_61 WDataT_61) inv_1xt
I26_60 (\~WData_60 WDataT_60) inv_1xt
I26_59 (\~WData_59 WDataT_59) inv_1xt
I26_58 (\~WData_58 WDataT_58) inv_1xt
I26_57 (\~WData_57 WDataT_57) inv_1xt
I26_56 (\~WData_56 WDataT_56) inv_1xt
I26_55 (\~WData_55 WDataT_55) inv_1xt
I26_54 (\~WData_54 WDataT_54) inv_1xt
I26_53 (\~WData_53 WDataT_53) inv_1xt
I26_52 (\~WData_52 WDataT_52) inv_1xt
I26_51 (\~WData_51 WDataT_51) inv_1xt
I26_50 (\~WData_50 WDataT_50) inv_1xt
I26_49 (\~WData_49 WDataT_49) inv_1xt
I26_48 (\~WData_48 WDataT_48) inv_1xt
I26_47 (\~WData_47 WDataT_47) inv_1xt
I26_46 (\~WData_46 WDataT_46) inv_1xt
I26_45 (\~WData_45 WDataT_45) inv_1xt
I26_44 (\~WData_44 WDataT_44) inv_1xt
I26_43 (\~WData_43 WDataT_43) inv_1xt
I26_42 (\~WData_42 WDataT_42) inv_1xt
I26_41 (\~WData_41 WDataT_41) inv_1xt
I26_40 (\~WData_40 WDataT_40) inv_1xt
I26_39 (\~WData_39 WDataT_39) inv_1xt
I26_38 (\~WData_38 WDataT_38) inv_1xt
I26_37 (\~WData_37 WDataT_37) inv_1xt
I26_36 (\~WData_36 WDataT_36) inv_1xt
I26_35 (\~WData_35 WDataT_35) inv_1xt
I26_34 (\~WData_34 WDataT_34) inv_1xt
I26_33 (\~WData_33 WDataT_33) inv_1xt
I26_32 (\~WData_32 WDataT_32) inv_1xt
I26_31 (\~WData_31 WDataT_31) inv_1xt
I26_30 (\~WData_30 WDataT_30) inv_1xt
I26_29 (\~WData_29 WDataT_29) inv_1xt
I26_28 (\~WData_28 WDataT_28) inv_1xt
I26_27 (\~WData_27 WDataT_27) inv_1xt
I26_26 (\~WData_26 WDataT_26) inv_1xt
I26_25 (\~WData_25 WDataT_25) inv_1xt
I26_24 (\~WData_24 WDataT_24) inv_1xt
I26_23 (\~WData_23 WDataT_23) inv_1xt
I26_22 (\~WData_22 WDataT_22) inv_1xt
I26_21 (\~WData_21 WDataT_21) inv_1xt
I26_20 (\~WData_20 WDataT_20) inv_1xt
I26_19 (\~WData_19 WDataT_19) inv_1xt
I26_18 (\~WData_18 WDataT_18) inv_1xt
I26_17 (\~WData_17 WDataT_17) inv_1xt
I26_16 (\~WData_16 WDataT_16) inv_1xt
I26_15 (\~WData_15 WDataT_15) inv_1xt
I26_14 (\~WData_14 WDataT_14) inv_1xt
I26_13 (\~WData_13 WDataT_13) inv_1xt
I26_12 (\~WData_12 WDataT_12) inv_1xt
I26_11 (\~WData_11 WDataT_11) inv_1xt
I26_10 (\~WData_10 WDataT_10) inv_1xt
I26_9 (\~WData_9 WDataT_9) inv_1xt
I26_8 (\~WData_8 WDataT_8) inv_1xt
I26_7 (\~WData_7 WDataT_7) inv_1xt
I26_6 (\~WData_6 WDataT_6) inv_1xt
I26_5 (\~WData_5 WDataT_5) inv_1xt
I26_4 (\~WData_4 WDataT_4) inv_1xt
I26_3 (\~WData_3 WDataT_3) inv_1xt
I26_2 (\~WData_2 WDataT_2) inv_1xt
I26_1 (\~WData_1 WDataT_1) inv_1xt
I26_0 (\~WData_0 WDataT_0) inv_1xt
V0 (vdd! 0) vsource type=dc dc=vdd
V1 (vcc! 0) vsource type=dc dc=vcc
I21 (RDataT_63 RDataT_62 RDataT_61 RDataT_60 RDataT_59 RDataT_58 \
        RDataT_57 RDataT_56 RDataT_55 RDataT_54 RDataT_53 RDataT_52 \
        RDataT_51 RDataT_50 RDataT_49 RDataT_48 RDataT_47 RDataT_46 \
        RDataT_45 RDataT_44 RDataT_43 RDataT_42 RDataT_41 RDataT_40 \
        RDataT_39 RDataT_38 RDataT_37 RDataT_36 RDataT_35 RDataT_34 \
        RDataT_33 RDataT_32 RDataT_31 RDataT_30 RDataT_29 RDataT_28 \
        RDataT_27 RDataT_26 RDataT_25 RDataT_24 RDataT_23 RDataT_22 \
        RDataT_21 RDataT_20 RDataT_19 RDataT_18 RDataT_17 RDataT_16 \
        RDataT_15 RDataT_14 RDataT_13 RDataT_12 RDataT_11 RDataT_10 \
        RDataT_9 RDataT_8 RDataT_7 RDataT_6 RDataT_5 RDataT_4 RDataT_3 \
        RDataT_2 RDataT_1 RDataT_0 R_AddressT_11 R_AddressT_10 \
        R_AddressT_9 R_AddressT_8 R_AddressT_7 R_AddressT_6 \
        R_AddressT_5 R_AddressT_4 R_AddressT_3 R_AddressT_2 \
        R_AddressT_1 R_AddressT_0 RAckT ReadEnT WDataT_63 WDataT_62 \
        WDataT_61 WDataT_60 WDataT_59 WDataT_58 WDataT_57 WDataT_56 \
        WDataT_55 WDataT_54 WDataT_53 WDataT_52 WDataT_51 WDataT_50 \
        WDataT_49 WDataT_48 WDataT_47 WDataT_46 WDataT_45 WDataT_44 \
        WDataT_43 WDataT_42 WDataT_41 WDataT_40 WDataT_39 WDataT_38 \
        WDataT_37 WDataT_36 WDataT_35 WDataT_34 WDataT_33 WDataT_32 \
        WDataT_31 WDataT_30 WDataT_29 WDataT_28 WDataT_27 WDataT_26 \
        WDataT_25 WDataT_24 WDataT_23 WDataT_22 WDataT_21 WDataT_20 \
        WDataT_19 WDataT_18 WDataT_17 WDataT_16 WDataT_15 WDataT_14 \
        WDataT_13 WDataT_12 WDataT_11 WDataT_10 WDataT_9 WDataT_8 \
        WDataT_7 WDataT_6 WDataT_5 WDataT_4 WDataT_3 WDataT_2 WDataT_1 \
        WDataT_0 WDataAckT_31 WDataAckT_30 WDataAckT_29 WDataAckT_28 \
        WDataAckT_27 WDataAckT_26 WDataAckT_25 WDataAckT_24 \
        WDataAckT_23 WDataAckT_22 WDataAckT_21 WDataAckT_20 \
        WDataAckT_19 WDataAckT_18 WDataAckT_17 WDataAckT_16 \
        WDataAckT_15 WDataAckT_14 WDataAckT_13 WDataAckT_12 \
        WDataAckT_11 WDataAckT_10 WDataAckT_9 WDataAckT_8 WDataAckT_7 \
        WDataAckT_6 WDataAckT_5 WDataAckT_4 WDataAckT_3 WDataAckT_2 \
        WDataAckT_1 WDataAckT_0 W_AddressT_11 W_AddressT_10 \
        W_AddressT_9 W_AddressT_8 W_AddressT_7 W_AddressT_6 \
        W_AddressT_5 W_AddressT_4 W_AddressT_3 W_AddressT_2 \
        W_AddressT_1 W_AddressT_0 WAckT WriteEnT) _sub101
// BEGIN Hierarchical Interface Elements
_ie99812 (\~RAck 0) a2d dest="99812" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99813 (\~WAck 0) a2d dest="99813" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99814 (\~WDataAck_31 0) a2d dest="99814" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99815 (\~WDataAck_30 0) a2d dest="99815" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99816 (\~WDataAck_29 0) a2d dest="99816" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99817 (\~WData_42 0) d2a src="99817" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99818 (\~WData_43 0) d2a src="99818" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99819 (\~WData_44 0) d2a src="99819" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99820 (\~WData_32 0) d2a src="99820" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99821 (\~WData_33 0) d2a src="99821" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99822 (\~WData_34 0) d2a src="99822" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99823 (\~WData_2 0) d2a src="99823" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99824 (\~WData_1 0) d2a src="99824" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99825 (\~WData_0 0) d2a src="99825" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99826 (\~WData_39 0) d2a src="99826" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99827 (\~WData_38 0) d2a src="99827" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99828 (\~WData_37 0) d2a src="99828" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99829 (\~WData_36 0) d2a src="99829" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99830 (\~WData_35 0) d2a src="99830" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99831 (\~WData_40 0) d2a src="99831" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99832 (\~WData_27 0) d2a src="99832" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99833 (\~WData_28 0) d2a src="99833" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99834 (\~WData_29 0) d2a src="99834" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99835 (\~WData_30 0) d2a src="99835" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99836 (\~WData_31 0) d2a src="99836" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99837 (\~WData_41 0) d2a src="99837" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99838 (\~WData_54 0) d2a src="99838" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99839 (\~WData_53 0) d2a src="99839" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99840 (\~WData_52 0) d2a src="99840" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99841 (\~WData_51 0) d2a src="99841" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99842 (\~WData_50 0) d2a src="99842" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99843 (\~WData_49 0) d2a src="99843" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99844 (\~WData_48 0) d2a src="99844" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99845 (\~WData_47 0) d2a src="99845" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99846 (\~WData_46 0) d2a src="99846" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99847 (\~WData_45 0) d2a src="99847" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99848 (\~WData_3 0) d2a src="99848" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99849 (\~WData_8 0) d2a src="99849" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99850 (\~WData_7 0) d2a src="99850" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99851 (\~WData_6 0) d2a src="99851" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99852 (\~WData_5 0) d2a src="99852" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99853 (\~WData_4 0) d2a src="99853" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99854 (\~WData_9 0) d2a src="99854" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99855 (\~WData_10 0) d2a src="99855" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99856 (\~WData_15 0) d2a src="99856" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99857 (\~WData_14 0) d2a src="99857" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99858 (\~WData_13 0) d2a src="99858" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99859 (\~WData_12 0) d2a src="99859" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99860 (\~WData_11 0) d2a src="99860" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99861 (\~WDataAck_5 0) a2d dest="99861" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99862 (\~WDataAck_4 0) a2d dest="99862" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99863 (\~WDataAck_2 0) a2d dest="99863" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99864 (\~WDataAck_3 0) a2d dest="99864" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99865 (\~WDataAck_0 0) a2d dest="99865" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99866 (\~WDataAck_1 0) a2d dest="99866" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99867 (\~WDataAck_8 0) a2d dest="99867" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99868 (\~WDataAck_7 0) a2d dest="99868" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99869 (\~WDataAck_6 0) a2d dest="99869" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99870 (\~WData_20 0) d2a src="99870" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99871 (\~WData_55 0) d2a src="99871" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99872 (\~WData_16 0) d2a src="99872" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99873 (\~WData_17 0) d2a src="99873" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99874 (\~WData_26 0) d2a src="99874" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99875 (\~RData_2 0) a2d dest="99875" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99876 (\~RData_4 0) a2d dest="99876" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99877 (\~WData_18 0) d2a src="99877" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99878 (\~WData_19 0) d2a src="99878" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99879 (\~WData_21 0) d2a src="99879" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99880 (\~WData_22 0) d2a src="99880" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99881 (\~WData_23 0) d2a src="99881" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99882 (\~WData_24 0) d2a src="99882" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99883 (\~RData_1 0) a2d dest="99883" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99884 (\~RData_5 0) a2d dest="99884" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99885 (\~RData_3 0) a2d dest="99885" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99886 (\~WData_25 0) d2a src="99886" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99887 (\~R_Address_11 0) d2a src="99887" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99888 (\~R_Address_10 0) d2a src="99888" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99889 (\~R_Address_9 0) d2a src="99889" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99890 (\~R_Address_8 0) d2a src="99890" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99891 (\~R_Address_7 0) d2a src="99891" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99892 (\~R_Address_6 0) d2a src="99892" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99893 (\~R_Address_5 0) d2a src="99893" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99894 (\~R_Address_4 0) d2a src="99894" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99895 (\~R_Address_3 0) d2a src="99895" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99896 (\~R_Address_2 0) d2a src="99896" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99897 (\~R_Address_1 0) d2a src="99897" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99898 (\~R_Address_0 0) d2a src="99898" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99899 (\~WData_63 0) d2a src="99899" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99900 (\~WData_62 0) d2a src="99900" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99901 (\~WData_61 0) d2a src="99901" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99902 (\~WData_60 0) d2a src="99902" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99903 (\~WData_59 0) d2a src="99903" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99904 (\~WData_58 0) d2a src="99904" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99905 (\~WData_57 0) d2a src="99905" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99906 (\~WData_56 0) d2a src="99906" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99907 (\~RData_12 0) a2d dest="99907" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99908 (\~RData_11 0) a2d dest="99908" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99909 (\~RData_10 0) a2d dest="99909" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99910 (\~RData_9 0) a2d dest="99910" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99911 (\~RData_8 0) a2d dest="99911" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99912 (\~RData_7 0) a2d dest="99912" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99913 (\~RData_6 0) a2d dest="99913" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99914 (\~WDataAck_28 0) a2d dest="99914" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99915 (\~WDataAck_27 0) a2d dest="99915" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99916 (\~WDataAck_26 0) a2d dest="99916" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99917 (\~WDataAck_25 0) a2d dest="99917" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99918 (\~WDataAck_24 0) a2d dest="99918" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99919 (\~WDataAck_23 0) a2d dest="99919" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99920 (\~WDataAck_22 0) a2d dest="99920" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99921 (\~WDataAck_21 0) a2d dest="99921" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99922 (\~WDataAck_20 0) a2d dest="99922" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99923 (\~WDataAck_19 0) a2d dest="99923" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99924 (\~WDataAck_18 0) a2d dest="99924" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99925 (\~WDataAck_17 0) a2d dest="99925" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99926 (\~WDataAck_16 0) a2d dest="99926" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99927 (\~WDataAck_15 0) a2d dest="99927" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99928 (\~WDataAck_14 0) a2d dest="99928" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99929 (\~WDataAck_13 0) a2d dest="99929" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99930 (\~WDataAck_12 0) a2d dest="99930" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99931 (\~WDataAck_11 0) a2d dest="99931" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99932 (\~WDataAck_10 0) a2d dest="99932" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99933 (\~WDataAck_9 0) a2d dest="99933" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99934 (\~RData_0 0) a2d dest="99934" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99935 (\~RData_63 0) a2d dest="99935" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99936 (\~RData_62 0) a2d dest="99936" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99937 (\~RData_61 0) a2d dest="99937" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99938 (\~RData_60 0) a2d dest="99938" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99939 (\~RData_59 0) a2d dest="99939" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99940 (\~RData_58 0) a2d dest="99940" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99941 (\~RData_57 0) a2d dest="99941" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99942 (\~RData_56 0) a2d dest="99942" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99943 (\~RData_55 0) a2d dest="99943" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99944 (\~RData_54 0) a2d dest="99944" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99945 (\~RData_53 0) a2d dest="99945" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99946 (\~RData_52 0) a2d dest="99946" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99947 (\~RData_51 0) a2d dest="99947" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99948 (\~RData_50 0) a2d dest="99948" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99949 (\~RData_49 0) a2d dest="99949" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99950 (\~RData_48 0) a2d dest="99950" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99951 (\~RData_47 0) a2d dest="99951" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99952 (\~RData_46 0) a2d dest="99952" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99953 (\~RData_45 0) a2d dest="99953" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99954 (\~RData_44 0) a2d dest="99954" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99955 (\~RData_43 0) a2d dest="99955" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99956 (\~RData_42 0) a2d dest="99956" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99957 (\~RData_41 0) a2d dest="99957" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99958 (\~RData_40 0) a2d dest="99958" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99959 (\~RData_39 0) a2d dest="99959" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99960 (\~RData_38 0) a2d dest="99960" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99961 (\~RData_37 0) a2d dest="99961" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99962 (\~RData_36 0) a2d dest="99962" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99963 (\~RData_35 0) a2d dest="99963" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99964 (\~RData_34 0) a2d dest="99964" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99965 (\~RData_33 0) a2d dest="99965" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99966 (\~RData_32 0) a2d dest="99966" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99967 (\~RData_31 0) a2d dest="99967" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99968 (\~RData_30 0) a2d dest="99968" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99969 (\~RData_29 0) a2d dest="99969" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99970 (\~RData_28 0) a2d dest="99970" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99971 (\~RData_27 0) a2d dest="99971" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99972 (\~RData_26 0) a2d dest="99972" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99973 (\~RData_25 0) a2d dest="99973" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99974 (\~RData_24 0) a2d dest="99974" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99975 (\~RData_23 0) a2d dest="99975" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99976 (\~RData_22 0) a2d dest="99976" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99977 (\~RData_21 0) a2d dest="99977" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99978 (\~RData_20 0) a2d dest="99978" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99979 (\~RData_19 0) a2d dest="99979" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99980 (\~RData_18 0) a2d dest="99980" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99981 (\~RData_17 0) a2d dest="99981" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99982 (\~RData_16 0) a2d dest="99982" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99983 (\~RData_15 0) a2d dest="99983" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99984 (\~RData_14 0) a2d dest="99984" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99985 (\~RData_13 0) a2d dest="99985" vl=0.3*vdd vh=0.7*vdd \
        timex=20n
_ie99986 (\~W_Address_5 0) d2a src="99986" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99987 (\~W_Address_4 0) d2a src="99987" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99988 (\~W_Address_3 0) d2a src="99988" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99989 (\~W_Address_2 0) d2a src="99989" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99990 (\~W_Address_1 0) d2a src="99990" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99991 (\~ReadEn 0) d2a src="99991" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99992 (\~W_Address_0 0) d2a src="99992" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99993 (\~W_Address_11 0) d2a src="99993" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99994 (\~W_Address_10 0) d2a src="99994" val0=0.0 val1=vdd \
        valx=vdd/2 rise=2p fall=2p
_ie99995 (\~W_Address_9 0) d2a src="99995" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99996 (\~W_Address_8 0) d2a src="99996" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99997 (\~W_Address_7 0) d2a src="99997" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99998 (\~W_Address_6 0) d2a src="99998" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99999 (\~WriteEn 0) d2a src="99999" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
// END Hierarchical Interface Elements
ic \~WData_63=vdd \~WData_62=vdd \~WData_61=vdd \~WData_60=vdd \
    \~WData_59=vdd \~WData_58=vdd \~WData_57=vdd \~WData_56=vdd \
    \~WData_55=vdd \~WData_54=vdd \~WData_53=vdd \~WData_52=vdd \
    \~WData_51=vdd \~WData_50=vdd \~WData_49=vdd \~WData_48=vdd \
    \~WData_47=vdd \~WData_46=vdd \~WData_45=vdd \~WData_44=vdd \
    \~WData_43=vdd \~WData_42=vdd \~WData_41=vdd \~WData_40=vdd \
    \~WData_39=vdd \~WData_38=vdd \~WData_37=vdd \~WData_36=vdd \
    \~WData_35=vdd \~WData_34=vdd \~WData_33=vdd \~WData_32=vdd \
    \~WData_31=vdd \~WData_30=vdd \~WData_29=vdd \~WData_28=vdd \
    \~WData_27=vdd \~WData_26=vdd \~WData_25=vdd \~WData_24=vdd \
    \~WData_23=vdd \~WData_22=vdd \~WData_21=vdd \~WData_20=vdd \
    \~WData_19=vdd \~WData_18=vdd \~WData_17=vdd \~WData_16=vdd \
    \~WData_15=vdd \~WData_14=vdd \~WData_13=vdd \~WData_12=vdd \
    \~WData_11=vdd \~WData_10=vdd \~WData_9=vdd \~WData_8=vdd \
    \~WData_7=vdd \~WData_6=vdd \~WData_5=vdd \~WData_4=vdd \~WData_3=vdd \
    \~WData_2=vdd \~WData_1=vdd \~WData_0=vdd \~W_Address_11=vdd \
    \~W_Address_10=vdd \~W_Address_9=vdd \~W_Address_8=vdd \
    \~W_Address_7=vdd \~W_Address_6=vdd \~W_Address_5=vdd \
    \~W_Address_4=vdd \~W_Address_3=vdd \~W_Address_2=vdd \
    \~W_Address_1=vdd \~W_Address_0=vdd \~WriteEn=vdd \~R_Address_11=vdd \
    \~R_Address_10=vdd \~R_Address_9=vdd \~R_Address_8=vdd \
    \~R_Address_7=vdd \~R_Address_6=vdd \~R_Address_5=vdd \
    \~R_Address_4=vdd \~R_Address_3=vdd \~R_Address_2=vdd \
    \~R_Address_1=vdd \~R_Address_0=vdd \~ReadEn=vdd WDataT_63=0 \
    WDataT_62=0 WDataT_61=0 WDataT_60=0 WDataT_59=0 WDataT_58=0 \
    WDataT_57=0 WDataT_56=0 WDataT_55=0 WDataT_54=0 WDataT_53=0 \
    WDataT_52=0 WDataT_51=0 WDataT_50=0 WDataT_49=0 WDataT_48=0 \
    WDataT_47=0 WDataT_46=0 WDataT_45=0 WDataT_44=0 WDataT_43=0 \
    WDataT_42=0 WDataT_41=0 WDataT_40=0 WDataT_39=0 WDataT_38=0 \
    WDataT_37=0 WDataT_36=0 WDataT_35=0 WDataT_34=0 WDataT_33=0 \
    WDataT_32=0 WDataT_31=0 WDataT_30=0 WDataT_29=0 WDataT_28=0 \
    WDataT_27=0 WDataT_26=0 WDataT_25=0 WDataT_24=0 WDataT_23=0 \
    WDataT_22=0 WDataT_21=0 WDataT_20=0 WDataT_19=0 WDataT_18=0 \
    WDataT_17=0 WDataT_16=0 WDataT_15=0 WDataT_14=0 WDataT_13=0 \
    WDataT_12=0 WDataT_11=0 WDataT_10=0 WDataT_9=0 WDataT_8=0 WDataT_7=0 \
    WDataT_6=0 WDataT_5=0 WDataT_4=0 WDataT_3=0 WDataT_2=0 WDataT_1=0 \
    WDataT_0=0 WriteEnT=0 W_AddressT_11=0 W_AddressT_10=0 W_AddressT_9=0 \
    W_AddressT_8=0 W_AddressT_7=0 W_AddressT_6=0 W_AddressT_5=0 \
    W_AddressT_4=0 W_AddressT_3=0 W_AddressT_2=0 W_AddressT_1=0 \
    W_AddressT_0=0 R_AddressT_11=0 R_AddressT_10=0 R_AddressT_9=0 \
    R_AddressT_8=0 R_AddressT_7=0 R_AddressT_6=0 R_AddressT_5=0 \
    R_AddressT_4=0 R_AddressT_3=0 R_AddressT_2=0 R_AddressT_1=0 \
    R_AddressT_0=0 ReadEnT=0 I21.I0.I0.I0.I0.I0.I7.I3.Q1=vdd \
    I21.I1.I0.I0.I0.I0.I7.I3.Q1=vdd I21.I1.I0.I0.I0.I0.I7.I3.Q0=0 \
    I21.I0.I0.I0.I0.I0.I7.I3.Q0=0 
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=30.0 \
    tnom=27 scalem=1.0 scale=1.0 gmin=1e-12 rforce=1 maxnotes=5 maxwarns=5 \
    digits=5 cols=80 pivrel=1e-3 sensfile="../psf/sens.output" \
    checklimitdest=psf 
tran tran stop=10n errpreset=conservative write="spectre.ic" \
    writefinal="spectre.fc" annotate=status maxiters=5 
finalTimeOP info what=oppoint where=rawfile
modelParameter info what=models where=rawfile
element info what=inst where=rawfile
outputParameter info what=output where=rawfile
designParamVals info what=parameters where=rawfile
primitives info what=primitives where=rawfile
subckts info what=subckts where=rawfile
save V0:p 
saveOptions options save=allpub
