# Snake-Game-using-Verilog-HDL

The code can be run on Verilog HDL

You need to set top.v as TOP by right click and setting as top

Keep the top constraint file as target.

Run synthesis, run implementation, and then generate the bitsream.

Open hardware implementation and connect with the Basys-3 FPGA board.

Enjoy the snake game!
