add_32.v,verilog,xil_defaultlib,../../../../Pipeline_IF.srcs/sources_1/ip/add_32_0/add_32.v,
add_32_0.v,verilog,xil_defaultlib,../../../../Pipeline_IF.srcs/sources_1/ip/add_32_0/sim/add_32_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
