// Seed: 2733772124
module module_0 (
    output tri1 id_0,
    input supply1 id_1
);
  wire id_3;
  module_2 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    input supply0 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2;
  tri0 id_1, id_2;
  assign id_1 = id_2 == id_2 - id_1;
  assign module_3.type_14 = 0;
endmodule
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3,
    input supply1 id_4,
    output uwire id_5,
    output supply1 id_6,
    input wand id_7,
    input tri1 id_8,
    output supply0 id_9,
    input wire id_10,
    output wor module_3,
    input wire id_12,
    output tri id_13,
    input supply1 id_14,
    output wand id_15,
    input tri0 id_16,
    input tri1 id_17,
    output tri1 id_18,
    input uwire id_19,
    input wire id_20,
    input uwire id_21,
    input wand id_22,
    input wor id_23,
    output uwire id_24,
    output tri id_25,
    input wand id_26,
    input wor id_27,
    input wire id_28,
    input tri0 id_29
);
  assign id_6 = id_7;
  or primCall (
      id_0,
      id_10,
      id_12,
      id_14,
      id_16,
      id_17,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_26,
      id_27,
      id_28,
      id_29,
      id_4,
      id_7,
      id_8
  );
  module_2 modCall_1 ();
endmodule
