Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-11_17-04-58/42-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib'…
Reading macro library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/home/thanh/NCO/counter.sdc'…
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 600000 500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2283
Number of terminals:      78
Number of snets:          2
Number of nets:           570

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 160.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 23974.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5917.
[INFO DRT-0033] via shape region query size = 2000.
[INFO DRT-0033] met2 shape region query size = 1261.
[INFO DRT-0033] via2 shape region query size = 1600.
[INFO DRT-0033] met3 shape region query size = 1266.
[INFO DRT-0033] via3 shape region query size = 1600.
[INFO DRT-0033] met4 shape region query size = 694.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 625 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 153 unique inst patterns.
[INFO DRT-0084]   Complete 325 groups.
#scanned instances     = 2283
#unique  instances     = 160
#stdCellGenAp          = 4214
#stdCellValidPlanarAp  = 24
#stdCellValidViaAp     = 3253
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1496
#instTermValidViaApCnt = 0
#macroGenAp            = 191
#macroValidPlanarAp    = 191
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:02, memory = 149.60 (MB), peak = 149.60 (MB)

[INFO DRT-0157] Number of guides:     3633

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 86 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 72 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1226.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 990.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 557.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 111.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 77.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1860 vertical wires in 2 frboxes and 1101 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 145 vertical wires in 2 frboxes and 249 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 169.94 (MB), peak = 172.29 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 169.94 (MB), peak = 172.29 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 169.94 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 201.04 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 176.94 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 176.94 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 235.07 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:00, memory = 220.90 (MB).
    Completing 70% with 53 violations.
    elapsed time = 00:00:00, memory = 243.58 (MB).
    Completing 80% with 62 violations.
    elapsed time = 00:00:01, memory = 237.61 (MB).
    Completing 90% with 62 violations.
    elapsed time = 00:00:01, memory = 280.36 (MB).
    Completing 100% with 138 violations.
    elapsed time = 00:00:03, memory = 262.65 (MB).
[INFO DRT-0199]   Number of violations = 179.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        2     34      4      3      3
Min Hole             0      1      0      0      0
Recheck              1     33      7      0      0
Short                0     90      0      0      1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:03, memory = 615.12 (MB), peak = 615.12 (MB)
Total wire length = 15316 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6282 um.
Total wire length on LAYER met2 = 7277 um.
Total wire length on LAYER met3 = 891 um.
Total wire length on LAYER met4 = 864 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3316.
Up-via summary (total 3316):

-----------------------
 FR_MASTERSLICE       0
            li1    1605
           met1    1513
           met2     118
           met3      80
           met4       0
-----------------------
                   3316


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 179 violations.
    elapsed time = 00:00:00, memory = 615.12 (MB).
    Completing 20% with 179 violations.
    elapsed time = 00:00:00, memory = 615.12 (MB).
    Completing 30% with 171 violations.
    elapsed time = 00:00:00, memory = 620.79 (MB).
    Completing 40% with 171 violations.
    elapsed time = 00:00:00, memory = 627.62 (MB).
    Completing 50% with 171 violations.
    elapsed time = 00:00:00, memory = 644.87 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:01, memory = 648.16 (MB).
    Completing 70% with 54 violations.
    elapsed time = 00:00:01, memory = 655.69 (MB).
    Completing 80% with 52 violations.
    elapsed time = 00:00:02, memory = 656.98 (MB).
    Completing 90% with 52 violations.
    elapsed time = 00:00:02, memory = 659.30 (MB).
    Completing 100% with 39 violations.
    elapsed time = 00:00:02, memory = 659.30 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1
Metal Spacing       15
Short               24
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:03, memory = 659.30 (MB), peak = 659.30 (MB)
Total wire length = 15177 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6198 um.
Total wire length on LAYER met2 = 7367 um.
Total wire length on LAYER met3 = 890 um.
Total wire length on LAYER met4 = 721 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3288.
Up-via summary (total 3288):

-----------------------
 FR_MASTERSLICE       0
            li1    1603
           met1    1490
           met2     115
           met3      80
           met4       0
-----------------------
                   3288


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 659.30 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 661.36 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:01, memory = 666.71 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:01, memory = 666.71 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:01, memory = 666.71 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:02, memory = 666.71 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:02, memory = 666.71 (MB).
    Completing 80% with 38 violations.
    elapsed time = 00:00:02, memory = 674.50 (MB).
    Completing 90% with 38 violations.
    elapsed time = 00:00:02, memory = 674.50 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:02, memory = 674.50 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer        met1   met2
Metal Spacing        7      0
Short               30      1
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:02, memory = 674.50 (MB), peak = 674.50 (MB)
Total wire length = 15182 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6180 um.
Total wire length on LAYER met2 = 7356 um.
Total wire length on LAYER met3 = 906 um.
Total wire length on LAYER met4 = 739 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3289.
Up-via summary (total 3289):

-----------------------
 FR_MASTERSLICE       0
            li1    1603
           met1    1487
           met2     119
           met3      80
           met4       0
-----------------------
                   3289


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:00, memory = 674.50 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:00, memory = 674.50 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:00, memory = 674.50 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:00, memory = 674.50 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:00, memory = 674.50 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:02, memory = 676.05 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:02, memory = 676.05 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:02, memory = 676.05 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:02, memory = 676.05 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:02, memory = 678.63 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met2
Metal Spacing        3      0
Short                7      1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 678.63 (MB), peak = 678.63 (MB)
Total wire length = 15175 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6113 um.
Total wire length on LAYER met2 = 7365 um.
Total wire length on LAYER met3 = 957 um.
Total wire length on LAYER met4 = 739 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3316.
Up-via summary (total 3316):

-----------------------
 FR_MASTERSLICE       0
            li1    1603
           met1    1497
           met2     136
           met3      80
           met4       0
-----------------------
                   3316


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 678.63 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 678.63 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 678.63 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 678.63 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 678.63 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 678.89 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 678.89 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 678.89 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 678.89 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 678.89 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 678.89 (MB), peak = 678.89 (MB)
Total wire length = 15182 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6106 um.
Total wire length on LAYER met2 = 7364 um.
Total wire length on LAYER met3 = 972 um.
Total wire length on LAYER met4 = 739 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3330.
Up-via summary (total 3330):

-----------------------
 FR_MASTERSLICE       0
            li1    1603
           met1    1502
           met2     145
           met3      80
           met4       0
-----------------------
                   3330


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 678.89 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 678.89 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 678.89 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 678.89 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 678.89 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 678.89 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 678.89 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 678.89 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 678.89 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 678.89 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 678.89 (MB), peak = 678.89 (MB)
Total wire length = 15179 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6103 um.
Total wire length on LAYER met2 = 7363 um.
Total wire length on LAYER met3 = 973 um.
Total wire length on LAYER met4 = 739 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3332.
Up-via summary (total 3332):

-----------------------
 FR_MASTERSLICE       0
            li1    1603
           met1    1504
           met2     145
           met3      80
           met4       0
-----------------------
                   3332


[INFO DRT-0198] Complete detail routing.
Total wire length = 15179 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6103 um.
Total wire length on LAYER met2 = 7363 um.
Total wire length on LAYER met3 = 973 um.
Total wire length on LAYER met4 = 739 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3332.
Up-via summary (total 3332):

-----------------------
 FR_MASTERSLICE       0
            li1    1603
           met1    1504
           met2     145
           met3      80
           met4       0
-----------------------
                   3332


[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:15, memory = 678.89 (MB), peak = 678.89 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i_116
mem_i.* matched with mem_i_117
mem_i.* matched with mem_i_118
mem_i.* matched with mem_i_114
mem_i.* matched with mem_i_115
mem_i.* matched with mem_i
mem_i.* matched with mem_i_113
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  190712.55
  Fill cell                               660    2477.38
  Tap cell                               1005    1257.46
  Antenna cell                            132     330.32
  Clock buffer                             11     246.49
  Timing Repair Buffer                    112     500.48
  Inverter                                 39     151.40
  Clock inverter                            5      30.03
  Sequential cell                          59    1312.51
  Multi-Input combinational cell          259    1963.13
  Total                                  2283  198981.73
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-11_17-04-58/44-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-11_17-04-58/44-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-11_17-04-58/44-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-11_17-04-58/44-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-11_17-04-58/44-openroad-detailedrouting/counter.sdc'…
