
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000040d0  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80006200  80006200  00006600  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000118  80006400  80006400  00006800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000004  00000004  80006518  00006c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001b8  00000008  8000651c  00006c08  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  00006c08  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000a48  00000000  00000000  00006c38  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000018c0  00000000  00000000  00007680  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00013c3f  00000000  00000000  00008f40  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000026e8  00000000  00000000  0001cb7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000b3a8  00000000  00000000  0001f267  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001ed0  00000000  00000000  0002a610  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004b8c  00000000  00000000  0002c4e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000033b5  00000000  00000000  0003106c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 01045b2e  00000000  00000000  00034421  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 18 .debug_ranges 000009d8  00000000  00000000  01079f50  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf c4 a0 	sub	pc,pc,-15200

Disassembly of section .text:

80002004 <flashcdw_set_wait_state>:
80002004:	eb cd 40 80 	pushm	r7,lr
	return (AVR32_FLASHCDW.fcr & AVR32_FLASHCDW_FCR_FWS_MASK) >> AVR32_FLASHCDW_FCR_FWS_OFFSET;
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
80002008:	1a 97       	mov	r7,sp
8000200a:	20 2d       	sub	sp,8
8000200c:	ef 4c ff f8 	st.w	r7[-8],r12
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
80002010:	fe 68 14 00 	mov	r8,-125952
80002014:	70 08       	ld.w	r8,r8[0x0]
80002016:	30 09       	mov	r9,0
80002018:	ef 49 ff fc 	st.w	r7[-4],r9
8000201c:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
80002020:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002024:	5c 58       	castu.b	r8
80002026:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000202a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000202e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002032:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80002036:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
8000203a:	fe 68 14 00 	mov	r8,-125952
8000203e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002042:	91 09       	st.w	r8[0x0],r9
}
80002044:	2f ed       	sub	sp,-8
80002046:	e3 cd 80 80 	ldm	sp++,r7,pc
8000204a:	d7 03       	nop

8000204c <flashcdw_set_flash_waitstate_and_readmode>:


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
8000204c:	eb cd 40 80 	pushm	r7,lr
80002050:	1a 97       	mov	r7,sp
80002052:	20 1d       	sub	sp,4
80002054:	ef 4c ff fc 	st.w	r7[-4],r12
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
80002058:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000205c:	e0 69 e1 c0 	mov	r9,57792
80002060:	ea 19 00 e4 	orh	r9,0xe4
80002064:	12 38       	cp.w	r8,r9
80002066:	e0 88 00 1b 	brls	8000209c <flashcdw_set_flash_waitstate_and_readmode+0x50>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
8000206a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000206e:	e0 69 c3 80 	mov	r9,50048
80002072:	ea 19 01 c9 	orh	r9,0x1c9
80002076:	12 38       	cp.w	r8,r9
80002078:	e0 8b 00 0a 	brhi	8000208c <flashcdw_set_flash_waitstate_and_readmode+0x40>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
8000207c:	30 1c       	mov	r12,1
8000207e:	f0 1f 00 0d 	mcall	800020b0 <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
80002082:	3f fb       	mov	r11,-1
80002084:	31 1c       	mov	r12,17
80002086:	f0 1f 00 0c 	mcall	800020b4 <flashcdw_set_flash_waitstate_and_readmode+0x68>
8000208a:	c1 08       	rjmp	800020aa <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
8000208c:	30 1c       	mov	r12,1
8000208e:	f0 1f 00 09 	mcall	800020b0 <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
80002092:	3f fb       	mov	r11,-1
80002094:	31 0c       	mov	r12,16
80002096:	f0 1f 00 08 	mcall	800020b4 <flashcdw_set_flash_waitstate_and_readmode+0x68>
8000209a:	c0 88       	rjmp	800020aa <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
8000209c:	30 0c       	mov	r12,0
8000209e:	f0 1f 00 05 	mcall	800020b0 <flashcdw_set_flash_waitstate_and_readmode+0x64>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
800020a2:	3f fb       	mov	r11,-1
800020a4:	31 1c       	mov	r12,17
800020a6:	f0 1f 00 04 	mcall	800020b4 <flashcdw_set_flash_waitstate_and_readmode+0x68>
	}
}
800020aa:	2f fd       	sub	sp,-4
800020ac:	e3 cd 80 80 	ldm	sp++,r7,pc
800020b0:	80 00       	ld.sh	r0,r0[0x0]
800020b2:	20 04       	sub	r4,0
800020b4:	80 00       	ld.sh	r0,r0[0x0]
800020b6:	21 04       	sub	r4,16

800020b8 <flashcdw_is_ready>:
 */
//! @{


bool flashcdw_is_ready(void)
{
800020b8:	eb cd 40 80 	pushm	r7,lr
800020bc:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
800020be:	fe 68 14 00 	mov	r8,-125952
800020c2:	70 28       	ld.w	r8,r8[0x8]
800020c4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800020c8:	5c 58       	castu.b	r8
}
800020ca:	10 9c       	mov	r12,r8
800020cc:	e3 cd 80 80 	ldm	sp++,r7,pc

800020d0 <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
800020d0:	eb cd 40 80 	pushm	r7,lr
800020d4:	1a 97       	mov	r7,sp
	while (!flashcdw_is_ready());
800020d6:	f0 1f 00 05 	mcall	800020e8 <flashcdw_default_wait_until_ready+0x18>
800020da:	18 98       	mov	r8,r12
800020dc:	ec 18 00 01 	eorl	r8,0x1
800020e0:	5c 58       	castu.b	r8
800020e2:	cf a1       	brne	800020d6 <flashcdw_default_wait_until_ready+0x6>
}
800020e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800020e8:	80 00       	ld.sh	r0,r0[0x0]
800020ea:	20 b8       	sub	r8,11

800020ec <flashcdw_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
800020ec:	eb cd 40 80 	pushm	r7,lr
800020f0:	1a 97       	mov	r7,sp
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
800020f2:	fe 68 14 00 	mov	r8,-125952
800020f6:	70 28       	ld.w	r8,r8[0x8]
800020f8:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHCDW_FSR_PROGE_MASK);
}
800020fc:	10 9c       	mov	r12,r8
800020fe:	e3 cd 80 80 	ldm	sp++,r7,pc
80002102:	d7 03       	nop

80002104 <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
80002104:	eb cd 40 80 	pushm	r7,lr
80002108:	1a 97       	mov	r7,sp
8000210a:	20 3d       	sub	sp,12
8000210c:	ef 4c ff f8 	st.w	r7[-8],r12
80002110:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
80002114:	49 b8       	lddpc	r8,80002180 <flashcdw_issue_command+0x7c>
80002116:	70 08       	ld.w	r8,r8[0x0]
80002118:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
8000211a:	fe 68 14 00 	mov	r8,-125952
8000211e:	70 18       	ld.w	r8,r8[0x4]
80002120:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
80002124:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002128:	5c 58       	castu.b	r8
8000212a:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
8000212e:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80002132:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002136:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
8000213a:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
8000213e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002142:	58 08       	cp.w	r8,0
80002144:	c0 b5       	brlt	8000215a <flashcdw_issue_command+0x56>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
80002146:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000214a:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000214e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002152:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
80002156:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
8000215a:	3a 58       	mov	r8,-91
8000215c:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
80002160:	fe 68 14 00 	mov	r8,-125952
80002164:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002168:	91 19       	st.w	r8[0x4],r9
	flashcdw_error_status = flashcdw_get_error_status();
8000216a:	f0 1f 00 07 	mcall	80002184 <flashcdw_issue_command+0x80>
8000216e:	18 99       	mov	r9,r12
80002170:	48 68       	lddpc	r8,80002188 <flashcdw_issue_command+0x84>
80002172:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
80002174:	48 38       	lddpc	r8,80002180 <flashcdw_issue_command+0x7c>
80002176:	70 08       	ld.w	r8,r8[0x0]
80002178:	5d 18       	icall	r8
}
8000217a:	2f dd       	sub	sp,-12
8000217c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002180:	00 00       	add	r0,r0
80002182:	00 04       	add	r4,r0
80002184:	80 00       	ld.sh	r0,r0[0x0]
80002186:	20 ec       	sub	r12,14
80002188:	00 00       	add	r0,r0
8000218a:	00 08       	add	r8,r0

8000218c <flashcdw_clear_page_buffer>:
 */
//! @{


void flashcdw_clear_page_buffer(void)
{
8000218c:	eb cd 40 80 	pushm	r7,lr
80002190:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_CPB, -1);
80002192:	3f fb       	mov	r11,-1
80002194:	30 3c       	mov	r12,3
80002196:	f0 1f 00 03 	mcall	800021a0 <flashcdw_clear_page_buffer+0x14>
}
8000219a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000219e:	00 00       	add	r0,r0
800021a0:	80 00       	ld.sh	r0,r0[0x0]
800021a2:	21 04       	sub	r4,16

800021a4 <flashcdw_is_page_erased>:


bool flashcdw_is_page_erased(void)
{
800021a4:	eb cd 40 80 	pushm	r7,lr
800021a8:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_QPRR_MASK) != 0);
800021aa:	fe 68 14 00 	mov	r8,-125952
800021ae:	70 28       	ld.w	r8,r8[0x8]
800021b0:	e2 18 00 20 	andl	r8,0x20,COH
800021b4:	5f 18       	srne	r8
800021b6:	5c 58       	castu.b	r8
}
800021b8:	10 9c       	mov	r12,r8
800021ba:	e3 cd 80 80 	ldm	sp++,r7,pc
800021be:	d7 03       	nop

800021c0 <flashcdw_quick_page_read>:


bool flashcdw_quick_page_read(int page_number)
{
800021c0:	eb cd 40 80 	pushm	r7,lr
800021c4:	1a 97       	mov	r7,sp
800021c6:	20 1d       	sub	sp,4
800021c8:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPR, page_number);
800021cc:	ee fb ff fc 	ld.w	r11,r7[-4]
800021d0:	30 cc       	mov	r12,12
800021d2:	f0 1f 00 05 	mcall	800021e4 <flashcdw_quick_page_read+0x24>
	return flashcdw_is_page_erased();
800021d6:	f0 1f 00 05 	mcall	800021e8 <flashcdw_quick_page_read+0x28>
800021da:	18 98       	mov	r8,r12
}
800021dc:	10 9c       	mov	r12,r8
800021de:	2f fd       	sub	sp,-4
800021e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	21 04       	sub	r4,16
800021e8:	80 00       	ld.sh	r0,r0[0x0]
800021ea:	21 a4       	sub	r4,26

800021ec <flashcdw_erase_page>:


bool flashcdw_erase_page(int page_number, bool check)
{
800021ec:	eb cd 40 80 	pushm	r7,lr
800021f0:	1a 97       	mov	r7,sp
800021f2:	20 4d       	sub	sp,16
800021f4:	ef 4c ff f4 	st.w	r7[-12],r12
800021f8:	16 98       	mov	r8,r11
800021fa:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
800021fe:	30 18       	mov	r8,1
80002200:	ef 68 ff fb 	st.b	r7[-5],r8

	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EP, page_number);
80002204:	ee fb ff f4 	ld.w	r11,r7[-12]
80002208:	30 2c       	mov	r12,2
8000220a:	f0 1f 00 10 	mcall	80002248 <flashcdw_erase_page+0x5c>

	if (check) {
8000220e:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80002212:	30 08       	mov	r8,0
80002214:	f0 09 18 00 	cp.b	r9,r8
80002218:	c1 20       	breq	8000223c <flashcdw_erase_page+0x50>
		unsigned int error_status = flashcdw_error_status;
8000221a:	48 d8       	lddpc	r8,8000224c <flashcdw_erase_page+0x60>
8000221c:	70 08       	ld.w	r8,r8[0x0]
8000221e:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashcdw_quick_page_read(-1);
80002222:	3f fc       	mov	r12,-1
80002224:	f0 1f 00 0b 	mcall	80002250 <flashcdw_erase_page+0x64>
80002228:	18 98       	mov	r8,r12
8000222a:	ef 68 ff fb 	st.b	r7[-5],r8
		flashcdw_error_status |= error_status;
8000222e:	48 88       	lddpc	r8,8000224c <flashcdw_erase_page+0x60>
80002230:	70 09       	ld.w	r9,r8[0x0]
80002232:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002236:	10 49       	or	r9,r8
80002238:	48 58       	lddpc	r8,8000224c <flashcdw_erase_page+0x60>
8000223a:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
8000223c:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
80002240:	10 9c       	mov	r12,r8
80002242:	2f cd       	sub	sp,-16
80002244:	e3 cd 80 80 	ldm	sp++,r7,pc
80002248:	80 00       	ld.sh	r0,r0[0x0]
8000224a:	21 04       	sub	r4,16
8000224c:	00 00       	add	r0,r0
8000224e:	00 08       	add	r8,r0
80002250:	80 00       	ld.sh	r0,r0[0x0]
80002252:	21 c0       	sub	r0,28

80002254 <flashcdw_write_page>:
	return all_pages_erased;
}


void flashcdw_write_page(int page_number)
{
80002254:	eb cd 40 80 	pushm	r7,lr
80002258:	1a 97       	mov	r7,sp
8000225a:	20 1d       	sub	sp,4
8000225c:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WP, page_number);
80002260:	ee fb ff fc 	ld.w	r11,r7[-4]
80002264:	30 1c       	mov	r12,1
80002266:	f0 1f 00 03 	mcall	80002270 <flashcdw_write_page+0x1c>
}
8000226a:	2f fd       	sub	sp,-4
8000226c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002270:	80 00       	ld.sh	r0,r0[0x0]
80002272:	21 04       	sub	r4,16

80002274 <flashcdw_quick_user_page_read>:


bool flashcdw_quick_user_page_read(void)
{
80002274:	eb cd 40 80 	pushm	r7,lr
80002278:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPRUP, -1);
8000227a:	3f fb       	mov	r11,-1
8000227c:	30 fc       	mov	r12,15
8000227e:	f0 1f 00 05 	mcall	80002290 <flashcdw_quick_user_page_read+0x1c>
	return flashcdw_is_page_erased();
80002282:	f0 1f 00 05 	mcall	80002294 <flashcdw_quick_user_page_read+0x20>
80002286:	18 98       	mov	r8,r12
}
80002288:	10 9c       	mov	r12,r8
8000228a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000228e:	00 00       	add	r0,r0
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	21 04       	sub	r4,16
80002294:	80 00       	ld.sh	r0,r0[0x0]
80002296:	21 a4       	sub	r4,26

80002298 <flashcdw_erase_user_page>:


bool flashcdw_erase_user_page(bool check)
{
80002298:	eb cd 40 80 	pushm	r7,lr
8000229c:	1a 97       	mov	r7,sp
8000229e:	20 1d       	sub	sp,4
800022a0:	18 98       	mov	r8,r12
800022a2:	ef 68 ff fc 	st.b	r7[-4],r8
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EUP, -1);
800022a6:	3f fb       	mov	r11,-1
800022a8:	30 ec       	mov	r12,14
800022aa:	f0 1f 00 09 	mcall	800022cc <flashcdw_erase_user_page+0x34>
	return (check) ? flashcdw_quick_user_page_read() : true;
800022ae:	ef 39 ff fc 	ld.ub	r9,r7[-4]
800022b2:	30 08       	mov	r8,0
800022b4:	f0 09 18 00 	cp.b	r9,r8
800022b8:	c0 50       	breq	800022c2 <flashcdw_erase_user_page+0x2a>
800022ba:	f0 1f 00 06 	mcall	800022d0 <flashcdw_erase_user_page+0x38>
800022be:	18 98       	mov	r8,r12
800022c0:	c0 28       	rjmp	800022c4 <flashcdw_erase_user_page+0x2c>
800022c2:	30 18       	mov	r8,1
}
800022c4:	10 9c       	mov	r12,r8
800022c6:	2f fd       	sub	sp,-4
800022c8:	e3 cd 80 80 	ldm	sp++,r7,pc
800022cc:	80 00       	ld.sh	r0,r0[0x0]
800022ce:	21 04       	sub	r4,16
800022d0:	80 00       	ld.sh	r0,r0[0x0]
800022d2:	22 74       	sub	r4,39

800022d4 <flashcdw_write_user_page>:


void flashcdw_write_user_page(void)
{
800022d4:	eb cd 40 80 	pushm	r7,lr
800022d8:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WUP, -1);
800022da:	3f fb       	mov	r11,-1
800022dc:	30 dc       	mov	r12,13
800022de:	f0 1f 00 03 	mcall	800022e8 <flashcdw_write_user_page+0x14>
}
800022e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800022e6:	00 00       	add	r0,r0
800022e8:	80 00       	ld.sh	r0,r0[0x0]
800022ea:	21 04       	sub	r4,16

800022ec <flashcdw_memcpy>:
	return dst;
}


volatile void *flashcdw_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
800022ec:	eb cd 40 80 	pushm	r7,lr
800022f0:	1a 97       	mov	r7,sp
800022f2:	20 bd       	sub	sp,44
800022f4:	ef 4c ff e0 	st.w	r7[-32],r12
800022f8:	ef 4b ff dc 	st.w	r7[-36],r11
800022fc:	ef 4a ff d8 	st.w	r7[-40],r10
80002300:	12 98       	mov	r8,r9
80002302:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
80002306:	30 08       	mov	r8,0
80002308:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
8000230c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002310:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
80002314:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002318:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashcdw_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;
8000231c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002320:	e0 69 ff ff 	mov	r9,65535
80002324:	ea 19 80 7f 	orh	r9,0x807f
80002328:	12 38       	cp.w	r8,r9
8000232a:	5f b8       	srhi	r8
8000232c:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));
80002330:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002334:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002338:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
8000233c:	f2 08 01 08 	sub	r8,r9,r8
80002340:	ef 48 ff f4 	st.w	r7[-12],r8

	while ( nbytes ) {
80002344:	c9 18       	rjmp	80002466 <flashcdw_memcpy+0x17a>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
80002346:	f0 1f 00 50 	mcall	80002484 <flashcdw_memcpy+0x198>
		error_status |= flashcdw_error_status;
8000234a:	4d 08       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
8000234c:	70 08       	ld.w	r8,r8[0x0]
8000234e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002352:	f3 e8 10 08 	or	r8,r9,r8
80002356:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
8000235a:	30 08       	mov	r8,0
8000235c:	ef 58 ff ec 	st.h	r7[-20],r8
80002360:	c4 b8       	rjmp	800023f6 <flashcdw_memcpy+0x10a>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80002362:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002366:	f0 e8 00 00 	ld.d	r8,r8[0]
8000236a:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
8000236e:	30 08       	mov	r8,0
80002370:	ef 68 ff ee 	st.b	r7[-18],r8
80002374:	c2 d8       	rjmp	800023ce <flashcdw_memcpy+0xe2>
				if ( nbytes && (flash_add == dest_add)) {
80002376:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000237a:	58 08       	cp.w	r8,0
8000237c:	c1 f0       	breq	800023ba <flashcdw_memcpy+0xce>
8000237e:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002382:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002386:	10 39       	cp.w	r9,r8
80002388:	c1 91       	brne	800023ba <flashcdw_memcpy+0xce>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
8000238a:	ef 39 ff ee 	ld.ub	r9,r7[-18]
8000238e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002392:	11 88       	ld.ub	r8,r8[0x0]
80002394:	ee 09 00 09 	add	r9,r7,r9
80002398:	f3 68 ff e4 	st.b	r9[-28],r8
8000239c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023a0:	2f f8       	sub	r8,-1
800023a2:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
800023a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800023aa:	2f f8       	sub	r8,-1
800023ac:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
800023b0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800023b4:	20 18       	sub	r8,1
800023b6:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
800023ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800023be:	2f f8       	sub	r8,-1
800023c0:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
800023c4:	ef 38 ff ee 	ld.ub	r8,r7[-18]
800023c8:	2f f8       	sub	r8,-1
800023ca:	ef 68 ff ee 	st.b	r7[-18],r8
800023ce:	ef 39 ff ee 	ld.ub	r9,r7[-18]
800023d2:	30 78       	mov	r8,7
800023d4:	f0 09 18 00 	cp.b	r9,r8
800023d8:	fe 98 ff cf 	brls	80002376 <flashcdw_memcpy+0x8a>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
800023dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800023e0:	20 88       	sub	r8,8
800023e2:	10 9a       	mov	r10,r8
800023e4:	ee e8 ff e4 	ld.d	r8,r7[-28]
800023e8:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
800023ec:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800023f0:	2f 88       	sub	r8,-8
800023f2:	ef 58 ff ec 	st.h	r7[-20],r8
800023f6:	ef 09 ff ec 	ld.sh	r9,r7[-20]
800023fa:	e0 68 00 ff 	mov	r8,255
800023fe:	f0 09 19 00 	cp.h	r9,r8
80002402:	fe 98 ff b0 	brls	80002362 <flashcdw_memcpy+0x76>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
80002406:	ef 39 ff d4 	ld.ub	r9,r7[-44]
8000240a:	30 08       	mov	r8,0
8000240c:	f0 09 18 00 	cp.b	r9,r8
80002410:	c1 70       	breq	8000243e <flashcdw_memcpy+0x152>
			(b_user_page)? flashcdw_erase_user_page(false) : flashcdw_erase_page(-1, false);
80002412:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002416:	30 08       	mov	r8,0
80002418:	f0 09 18 00 	cp.b	r9,r8
8000241c:	c0 50       	breq	80002426 <flashcdw_memcpy+0x13a>
8000241e:	30 0c       	mov	r12,0
80002420:	f0 1f 00 1b 	mcall	8000248c <flashcdw_memcpy+0x1a0>
80002424:	c0 58       	rjmp	8000242e <flashcdw_memcpy+0x142>
80002426:	30 0b       	mov	r11,0
80002428:	3f fc       	mov	r12,-1
8000242a:	f0 1f 00 1a 	mcall	80002490 <flashcdw_memcpy+0x1a4>
			error_status |= flashcdw_error_status;
8000242e:	49 78       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
80002430:	70 08       	ld.w	r8,r8[0x0]
80002432:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002436:	f3 e8 10 08 	or	r8,r9,r8
8000243a:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
8000243e:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002442:	30 08       	mov	r8,0
80002444:	f0 09 18 00 	cp.b	r9,r8
80002448:	c0 40       	breq	80002450 <flashcdw_memcpy+0x164>
8000244a:	f0 1f 00 13 	mcall	80002494 <flashcdw_memcpy+0x1a8>
8000244e:	c0 48       	rjmp	80002456 <flashcdw_memcpy+0x16a>
80002450:	3f fc       	mov	r12,-1
80002452:	f0 1f 00 12 	mcall	80002498 <flashcdw_memcpy+0x1ac>
		error_status |= flashcdw_error_status;
80002456:	48 d8       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
80002458:	70 08       	ld.w	r8,r8[0x0]
8000245a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000245e:	f3 e8 10 08 	or	r8,r9,r8
80002462:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
80002466:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000246a:	58 08       	cp.w	r8,0
8000246c:	fe 91 ff 6d 	brne	80002346 <flashcdw_memcpy+0x5a>
		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
		error_status |= flashcdw_error_status;
	}
	// Update the FLASHC error status.
	flashcdw_error_status = error_status;
80002470:	48 68       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
80002472:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002476:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80002478:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
8000247c:	10 9c       	mov	r12,r8
8000247e:	2f 5d       	sub	sp,-44
80002480:	e3 cd 80 80 	ldm	sp++,r7,pc
80002484:	80 00       	ld.sh	r0,r0[0x0]
80002486:	21 8c       	sub	r12,24
80002488:	00 00       	add	r0,r0
8000248a:	00 08       	add	r8,r0
8000248c:	80 00       	ld.sh	r0,r0[0x0]
8000248e:	22 98       	sub	r8,41
80002490:	80 00       	ld.sh	r0,r0[0x0]
80002492:	21 ec       	sub	r12,30
80002494:	80 00       	ld.sh	r0,r0[0x0]
80002496:	22 d4       	sub	r4,45
80002498:	80 00       	ld.sh	r0,r0[0x0]
8000249a:	22 54       	sub	r4,37

8000249c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000249c:	eb cd 40 80 	pushm	r7,lr
800024a0:	1a 97       	mov	r7,sp
800024a2:	20 4d       	sub	sp,16
800024a4:	ef 4c ff f4 	st.w	r7[-12],r12
800024a8:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
800024ac:	30 08       	mov	r8,0
800024ae:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
800024b2:	30 08       	mov	r8,0
800024b4:	ef 48 ff fc 	st.w	r7[-4],r8
800024b8:	c1 c8       	rjmp	800024f0 <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800024ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024be:	70 19       	ld.w	r9,r8[0x4]
800024c0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024c4:	70 08       	ld.w	r8,r8[0x0]
800024c6:	12 9b       	mov	r11,r9
800024c8:	10 9c       	mov	r12,r8
800024ca:	f0 1f 00 10 	mcall	80002508 <gpio_enable_module+0x6c>
800024ce:	18 98       	mov	r8,r12
800024d0:	ee f9 ff f8 	ld.w	r9,r7[-8]
800024d4:	f3 e8 10 08 	or	r8,r9,r8
800024d8:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
800024dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024e0:	2f 88       	sub	r8,-8
800024e2:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800024e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024ea:	2f f8       	sub	r8,-1
800024ec:	ef 48 ff fc 	st.w	r7[-4],r8
800024f0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800024f4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800024f8:	10 39       	cp.w	r9,r8
800024fa:	ce 03       	brcs	800024ba <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
800024fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80002500:	10 9c       	mov	r12,r8
80002502:	2f cd       	sub	sp,-16
80002504:	e3 cd 80 80 	ldm	sp++,r7,pc
80002508:	80 00       	ld.sh	r0,r0[0x0]
8000250a:	25 0c       	sub	r12,80

8000250c <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
8000250c:	eb cd 40 80 	pushm	r7,lr
80002510:	1a 97       	mov	r7,sp
80002512:	20 3d       	sub	sp,12
80002514:	ef 4c ff f8 	st.w	r7[-8],r12
80002518:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000251c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002520:	a5 98       	lsr	r8,0x5
80002522:	a9 78       	lsl	r8,0x9
80002524:	e0 28 d8 00 	sub	r8,55296
80002528:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
8000252c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002530:	58 78       	cp.w	r8,7
80002532:	e0 8b 01 16 	brhi	8000275e <gpio_enable_module_pin+0x252>
80002536:	fe f9 02 4e 	ld.w	r9,pc[590]
8000253a:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000253e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002542:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002546:	30 19       	mov	r9,1
80002548:	f2 08 09 48 	lsl	r8,r9,r8
8000254c:	10 99       	mov	r9,r8
8000254e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002552:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002554:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002558:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000255c:	30 19       	mov	r9,1
8000255e:	f2 08 09 48 	lsl	r8,r9,r8
80002562:	10 99       	mov	r9,r8
80002564:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002568:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000256a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000256e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002572:	30 19       	mov	r9,1
80002574:	f2 08 09 48 	lsl	r8,r9,r8
80002578:	10 99       	mov	r9,r8
8000257a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000257e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002580:	cf 18       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002582:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002586:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000258a:	30 19       	mov	r9,1
8000258c:	f2 08 09 48 	lsl	r8,r9,r8
80002590:	10 99       	mov	r9,r8
80002592:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002596:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002598:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000259c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025a0:	30 19       	mov	r9,1
800025a2:	f2 08 09 48 	lsl	r8,r9,r8
800025a6:	10 99       	mov	r9,r8
800025a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025ac:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800025ae:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025b2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025b6:	30 19       	mov	r9,1
800025b8:	f2 08 09 48 	lsl	r8,r9,r8
800025bc:	10 99       	mov	r9,r8
800025be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025c2:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800025c4:	cc f8       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800025c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025ca:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025ce:	30 19       	mov	r9,1
800025d0:	f2 08 09 48 	lsl	r8,r9,r8
800025d4:	10 99       	mov	r9,r8
800025d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025da:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800025dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025e0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025e4:	30 19       	mov	r9,1
800025e6:	f2 08 09 48 	lsl	r8,r9,r8
800025ea:	10 99       	mov	r9,r8
800025ec:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025f0:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800025f2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025f6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025fa:	30 19       	mov	r9,1
800025fc:	f2 08 09 48 	lsl	r8,r9,r8
80002600:	10 99       	mov	r9,r8
80002602:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002606:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002608:	ca d8       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000260a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000260e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002612:	30 19       	mov	r9,1
80002614:	f2 08 09 48 	lsl	r8,r9,r8
80002618:	10 99       	mov	r9,r8
8000261a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000261e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002620:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002624:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002628:	30 19       	mov	r9,1
8000262a:	f2 08 09 48 	lsl	r8,r9,r8
8000262e:	10 99       	mov	r9,r8
80002630:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002634:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002636:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000263a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000263e:	30 19       	mov	r9,1
80002640:	f2 08 09 48 	lsl	r8,r9,r8
80002644:	10 99       	mov	r9,r8
80002646:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000264a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000264c:	c8 b8       	rjmp	80002762 <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000264e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002652:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002656:	30 19       	mov	r9,1
80002658:	f2 08 09 48 	lsl	r8,r9,r8
8000265c:	10 99       	mov	r9,r8
8000265e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002662:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002664:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002668:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000266c:	30 19       	mov	r9,1
8000266e:	f2 08 09 48 	lsl	r8,r9,r8
80002672:	10 99       	mov	r9,r8
80002674:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002678:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000267a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000267e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002682:	30 19       	mov	r9,1
80002684:	f2 08 09 48 	lsl	r8,r9,r8
80002688:	10 99       	mov	r9,r8
8000268a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000268e:	91 d9       	st.w	r8[0x34],r9
		break;
80002690:	c6 98       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002692:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002696:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000269a:	30 19       	mov	r9,1
8000269c:	f2 08 09 48 	lsl	r8,r9,r8
800026a0:	10 99       	mov	r9,r8
800026a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026a6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800026a8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026ac:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026b0:	30 19       	mov	r9,1
800026b2:	f2 08 09 48 	lsl	r8,r9,r8
800026b6:	10 99       	mov	r9,r8
800026b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026bc:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800026be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026c2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026c6:	30 19       	mov	r9,1
800026c8:	f2 08 09 48 	lsl	r8,r9,r8
800026cc:	10 99       	mov	r9,r8
800026ce:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026d2:	91 d9       	st.w	r8[0x34],r9
		break;
800026d4:	c4 78       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800026d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026da:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026de:	30 19       	mov	r9,1
800026e0:	f2 08 09 48 	lsl	r8,r9,r8
800026e4:	10 99       	mov	r9,r8
800026e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026ea:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800026ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026f0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026f4:	30 19       	mov	r9,1
800026f6:	f2 08 09 48 	lsl	r8,r9,r8
800026fa:	10 99       	mov	r9,r8
800026fc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002700:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002702:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002706:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000270a:	30 19       	mov	r9,1
8000270c:	f2 08 09 48 	lsl	r8,r9,r8
80002710:	10 99       	mov	r9,r8
80002712:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002716:	91 d9       	st.w	r8[0x34],r9
		break;
80002718:	c2 58       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000271a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000271e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002722:	30 19       	mov	r9,1
80002724:	f2 08 09 48 	lsl	r8,r9,r8
80002728:	10 99       	mov	r9,r8
8000272a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000272e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002730:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002734:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002738:	30 19       	mov	r9,1
8000273a:	f2 08 09 48 	lsl	r8,r9,r8
8000273e:	10 99       	mov	r9,r8
80002740:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002744:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002746:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000274a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000274e:	30 19       	mov	r9,1
80002750:	f2 08 09 48 	lsl	r8,r9,r8
80002754:	10 99       	mov	r9,r8
80002756:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000275a:	91 d9       	st.w	r8[0x34],r9
		break;
8000275c:	c0 38       	rjmp	80002762 <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
8000275e:	30 18       	mov	r8,1
80002760:	c0 d8       	rjmp	8000277a <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002762:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002766:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000276a:	30 19       	mov	r9,1
8000276c:	f2 08 09 48 	lsl	r8,r9,r8
80002770:	10 99       	mov	r9,r8
80002772:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002776:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80002778:	30 08       	mov	r8,0
}
8000277a:	10 9c       	mov	r12,r8
8000277c:	2f dd       	sub	sp,-12
8000277e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002782:	00 00       	add	r0,r0
80002784:	80 00       	ld.sh	r0,r0[0x0]
80002786:	64 00       	ld.w	r0,r2[0x0]

80002788 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002788:	eb cd 40 80 	pushm	r7,lr
8000278c:	1a 97       	mov	r7,sp
8000278e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002790:	e1 b8 00 00 	mfsr	r8,0x0
80002794:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002798:	d3 03       	ssrf	0x10

	return flags;
8000279a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000279e:	10 9c       	mov	r12,r8
800027a0:	2f fd       	sub	sp,-4
800027a2:	e3 cd 80 80 	ldm	sp++,r7,pc

800027a6 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800027a6:	eb cd 40 80 	pushm	r7,lr
800027aa:	1a 97       	mov	r7,sp
800027ac:	20 1d       	sub	sp,4
800027ae:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800027b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800027b6:	e6 18 00 01 	andh	r8,0x1,COH
800027ba:	5f 08       	sreq	r8
800027bc:	5c 58       	castu.b	r8
}
800027be:	10 9c       	mov	r12,r8
800027c0:	2f fd       	sub	sp,-4
800027c2:	e3 cd 80 80 	ldm	sp++,r7,pc
800027c6:	d7 03       	nop

800027c8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800027c8:	eb cd 40 80 	pushm	r7,lr
800027cc:	1a 97       	mov	r7,sp
800027ce:	20 1d       	sub	sp,4
800027d0:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800027d4:	ee fc ff fc 	ld.w	r12,r7[-4]
800027d8:	f0 1f 00 05 	mcall	800027ec <cpu_irq_restore+0x24>
800027dc:	18 98       	mov	r8,r12
800027de:	58 08       	cp.w	r8,0
800027e0:	c0 20       	breq	800027e4 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800027e2:	d5 03       	csrf	0x10
   }

	barrier();
}
800027e4:	2f fd       	sub	sp,-4
800027e6:	e3 cd 80 80 	ldm	sp++,r7,pc
800027ea:	00 00       	add	r0,r0
800027ec:	80 00       	ld.sh	r0,r0[0x0]
800027ee:	27 a6       	sub	r6,122

800027f0 <pdca_get_handler>:

#include "compiler.h"
#include "pdca.h"

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
800027f0:	eb cd 40 80 	pushm	r7,lr
800027f4:	1a 97       	mov	r7,sp
800027f6:	20 2d       	sub	sp,8
800027f8:	18 98       	mov	r8,r12
800027fa:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
800027fe:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80002802:	a7 68       	lsl	r8,0x6
80002804:	e0 38 00 00 	sub	r8,65536
80002808:	ef 48 ff fc 	st.w	r7[-4],r8

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
8000280c:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80002810:	30 68       	mov	r8,6
80002812:	f0 09 18 00 	cp.b	r9,r8
80002816:	e0 88 00 04 	brls	8000281e <pdca_get_handler+0x2e>
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
8000281a:	3f f8       	mov	r8,-1
8000281c:	c0 38       	rjmp	80002822 <pdca_get_handler+0x32>
	}

	return pdca_channel;
8000281e:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002822:	10 9c       	mov	r12,r8
80002824:	2f ed       	sub	sp,-8
80002826:	e3 cd 80 80 	ldm	sp++,r7,pc
8000282a:	d7 03       	nop

8000282c <pdca_init_channel>:

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
8000282c:	eb cd 40 80 	pushm	r7,lr
80002830:	1a 97       	mov	r7,sp
80002832:	20 4d       	sub	sp,16
80002834:	18 98       	mov	r8,r12
80002836:	ef 4b ff f0 	st.w	r7[-16],r11
8000283a:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000283e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002842:	10 9c       	mov	r12,r8
80002844:	f0 1f 00 29 	mcall	800028e8 <pdca_init_channel+0xbc>
80002848:	18 98       	mov	r8,r12
			pdca_ch_number);
8000284a:	ef 48 ff f8 	st.w	r7[-8],r8

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
8000284e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002852:	10 9c       	mov	r12,r8
80002854:	f0 1f 00 26 	mcall	800028ec <pdca_init_channel+0xc0>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80002858:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000285c:	10 9c       	mov	r12,r8
8000285e:	f0 1f 00 25 	mcall	800028f0 <pdca_init_channel+0xc4>
	
	irqflags_t flags = cpu_irq_save();
80002862:	f0 1f 00 25 	mcall	800028f4 <pdca_init_channel+0xc8>
80002866:	18 98       	mov	r8,r12
80002868:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->mar = (uint32_t)opt->addr;
8000286c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002870:	70 08       	ld.w	r8,r8[0x0]
80002872:	10 99       	mov	r9,r8
80002874:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002878:	91 09       	st.w	r8[0x0],r9
	pdca_channel->tcr = opt->size;
8000287a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000287e:	70 19       	ld.w	r9,r8[0x4]
80002880:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002884:	91 29       	st.w	r8[0x8],r9
	pdca_channel->psr = opt->pid;
80002886:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000288a:	70 49       	ld.w	r9,r8[0x10]
8000288c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002890:	91 19       	st.w	r8[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80002892:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002896:	70 28       	ld.w	r8,r8[0x8]
80002898:	10 99       	mov	r9,r8
8000289a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000289e:	91 39       	st.w	r8[0xc],r9
	pdca_channel->tcrr = opt->r_size;
800028a0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028a4:	70 39       	ld.w	r9,r8[0xc]
800028a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028aa:	91 49       	st.w	r8[0x10],r9
	pdca_channel->mr =
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
800028ac:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028b0:	f1 38 00 18 	ld.ub	r8,r8[24]
800028b4:	a3 68       	lsl	r8,0x2
800028b6:	10 99       	mov	r9,r8
800028b8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028bc:	70 58       	ld.w	r8,r8[0x14]
800028be:	10 49       	or	r9,r8
	pdca_channel->mar = (uint32_t)opt->addr;
	pdca_channel->tcr = opt->size;
	pdca_channel->psr = opt->pid;
	pdca_channel->marr = (uint32_t)opt->r_addr;
	pdca_channel->tcrr = opt->r_size;
	pdca_channel->mr =
800028c0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028c4:	91 69       	st.w	r8[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
800028c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028ca:	e0 69 01 00 	mov	r9,256
800028ce:	91 59       	st.w	r8[0x14],r9
	pdca_channel->isr;
800028d0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028d4:	70 b8       	ld.w	r8,r8[0x2c]
	
	cpu_irq_restore(flags);
800028d6:	ee fc ff fc 	ld.w	r12,r7[-4]
800028da:	f0 1f 00 08 	mcall	800028f8 <pdca_init_channel+0xcc>

	return PDCA_SUCCESS;
800028de:	30 08       	mov	r8,0
}
800028e0:	10 9c       	mov	r12,r8
800028e2:	2f cd       	sub	sp,-16
800028e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800028e8:	80 00       	ld.sh	r0,r0[0x0]
800028ea:	27 f0       	sub	r0,127
800028ec:	80 00       	ld.sh	r0,r0[0x0]
800028ee:	29 5c       	sub	r12,-107
800028f0:	80 00       	ld.sh	r0,r0[0x0]
800028f2:	29 ac       	sub	r12,-102
800028f4:	80 00       	ld.sh	r0,r0[0x0]
800028f6:	27 88       	sub	r8,120
800028f8:	80 00       	ld.sh	r0,r0[0x0]
800028fa:	27 c8       	sub	r8,124

800028fc <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
800028fc:	eb cd 40 80 	pushm	r7,lr
80002900:	1a 97       	mov	r7,sp
80002902:	20 2d       	sub	sp,8
80002904:	18 98       	mov	r8,r12
80002906:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000290a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000290e:	10 9c       	mov	r12,r8
80002910:	f0 1f 00 06 	mcall	80002928 <pdca_disable+0x2c>
80002914:	18 98       	mov	r8,r12
			pdca_ch_number);
80002916:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
8000291a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000291e:	30 29       	mov	r9,2
80002920:	91 59       	st.w	r8[0x14],r9
}
80002922:	2f ed       	sub	sp,-8
80002924:	e3 cd 80 80 	ldm	sp++,r7,pc
80002928:	80 00       	ld.sh	r0,r0[0x0]
8000292a:	27 f0       	sub	r0,127

8000292c <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
8000292c:	eb cd 40 80 	pushm	r7,lr
80002930:	1a 97       	mov	r7,sp
80002932:	20 2d       	sub	sp,8
80002934:	18 98       	mov	r8,r12
80002936:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000293a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000293e:	10 9c       	mov	r12,r8
80002940:	f0 1f 00 06 	mcall	80002958 <pdca_enable+0x2c>
80002944:	18 98       	mov	r8,r12
			pdca_ch_number);
80002946:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
8000294a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000294e:	30 19       	mov	r9,1
80002950:	91 59       	st.w	r8[0x14],r9
}
80002952:	2f ed       	sub	sp,-8
80002954:	e3 cd 80 80 	ldm	sp++,r7,pc
80002958:	80 00       	ld.sh	r0,r0[0x0]
8000295a:	27 f0       	sub	r0,127

8000295c <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
8000295c:	eb cd 40 80 	pushm	r7,lr
80002960:	1a 97       	mov	r7,sp
80002962:	20 3d       	sub	sp,12
80002964:	18 98       	mov	r8,r12
80002966:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000296a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000296e:	10 9c       	mov	r12,r8
80002970:	f0 1f 00 0c 	mcall	800029a0 <pdca_disable_interrupt_transfer_complete+0x44>
80002974:	18 98       	mov	r8,r12
			pdca_ch_number);
80002976:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
8000297a:	f0 1f 00 0b 	mcall	800029a4 <pdca_disable_interrupt_transfer_complete+0x48>
8000297e:	18 98       	mov	r8,r12
80002980:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80002984:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002988:	30 29       	mov	r9,2
8000298a:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
8000298c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002990:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
80002992:	ee fc ff fc 	ld.w	r12,r7[-4]
80002996:	f0 1f 00 05 	mcall	800029a8 <pdca_disable_interrupt_transfer_complete+0x4c>
}
8000299a:	2f dd       	sub	sp,-12
8000299c:	e3 cd 80 80 	ldm	sp++,r7,pc
800029a0:	80 00       	ld.sh	r0,r0[0x0]
800029a2:	27 f0       	sub	r0,127
800029a4:	80 00       	ld.sh	r0,r0[0x0]
800029a6:	27 88       	sub	r8,120
800029a8:	80 00       	ld.sh	r0,r0[0x0]
800029aa:	27 c8       	sub	r8,124

800029ac <pdca_disable_interrupt_reload_counter_zero>:

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
}

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
800029ac:	eb cd 40 80 	pushm	r7,lr
800029b0:	1a 97       	mov	r7,sp
800029b2:	20 3d       	sub	sp,12
800029b4:	18 98       	mov	r8,r12
800029b6:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800029ba:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800029be:	10 9c       	mov	r12,r8
800029c0:	f0 1f 00 0c 	mcall	800029f0 <pdca_disable_interrupt_reload_counter_zero+0x44>
800029c4:	18 98       	mov	r8,r12
			pdca_ch_number);
800029c6:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
800029ca:	f0 1f 00 0b 	mcall	800029f4 <pdca_disable_interrupt_reload_counter_zero+0x48>
800029ce:	18 98       	mov	r8,r12
800029d0:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
800029d4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800029d8:	30 19       	mov	r9,1
800029da:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
800029dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800029e0:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
800029e2:	ee fc ff fc 	ld.w	r12,r7[-4]
800029e6:	f0 1f 00 05 	mcall	800029f8 <pdca_disable_interrupt_reload_counter_zero+0x4c>
}
800029ea:	2f dd       	sub	sp,-12
800029ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	27 f0       	sub	r0,127
800029f4:	80 00       	ld.sh	r0,r0[0x0]
800029f6:	27 88       	sub	r8,120
800029f8:	80 00       	ld.sh	r0,r0[0x0]
800029fa:	27 c8       	sub	r8,124

800029fc <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800029fc:	eb cd 40 80 	pushm	r7,lr
80002a00:	1a 97       	mov	r7,sp
80002a02:	20 1d       	sub	sp,4
80002a04:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80002a08:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a0c:	e6 18 00 01 	andh	r8,0x1,COH
80002a10:	5f 08       	sreq	r8
80002a12:	5c 58       	castu.b	r8
}
80002a14:	10 9c       	mov	r12,r8
80002a16:	2f fd       	sub	sp,-4
80002a18:	e3 cd 80 80 	ldm	sp++,r7,pc

80002a1c <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002a1c:	eb cd 40 80 	pushm	r7,lr
80002a20:	1a 97       	mov	r7,sp
80002a22:	20 1d       	sub	sp,4
80002a24:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002a28:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a2c:	30 1c       	mov	r12,1
80002a2e:	f0 1f 00 03 	mcall	80002a38 <sysclk_enable_hsb_module+0x1c>
}
80002a32:	2f fd       	sub	sp,-4
80002a34:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a38:	80 00       	ld.sh	r0,r0[0x0]
80002a3a:	50 58       	stdsp	sp[0x14],r8

80002a3c <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80002a3c:	eb cd 40 80 	pushm	r7,lr
80002a40:	1a 97       	mov	r7,sp
80002a42:	20 1d       	sub	sp,4
80002a44:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80002a48:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a4c:	30 2c       	mov	r12,2
80002a4e:	f0 1f 00 03 	mcall	80002a58 <sysclk_enable_pba_module+0x1c>
}
80002a52:	2f fd       	sub	sp,-4
80002a54:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a58:	80 00       	ld.sh	r0,r0[0x0]
80002a5a:	50 58       	stdsp	sp[0x14],r8

80002a5c <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80002a5c:	eb cd 40 80 	pushm	r7,lr
80002a60:	1a 97       	mov	r7,sp
80002a62:	20 1d       	sub	sp,4
80002a64:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80002a68:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a6c:	30 3c       	mov	r12,3
80002a6e:	f0 1f 00 03 	mcall	80002a78 <sysclk_enable_pbb_module+0x1c>
}
80002a72:	2f fd       	sub	sp,-4
80002a74:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a78:	80 00       	ld.sh	r0,r0[0x0]
80002a7a:	50 58       	stdsp	sp[0x14],r8

80002a7c <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80002a7c:	eb cd 40 80 	pushm	r7,lr
80002a80:	1a 97       	mov	r7,sp
80002a82:	20 1d       	sub	sp,4
80002a84:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80002a88:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a8c:	fe 58 38 00 	cp.w	r8,-51200
80002a90:	e0 80 00 8a 	breq	80002ba4 <sysclk_enable_peripheral_clock+0x128>
80002a94:	e0 8b 00 33 	brhi	80002afa <sysclk_enable_peripheral_clock+0x7e>
80002a98:	fe 58 14 00 	cp.w	r8,-60416
80002a9c:	c6 80       	breq	80002b6c <sysclk_enable_peripheral_clock+0xf0>
80002a9e:	e0 8b 00 18 	brhi	80002ace <sysclk_enable_peripheral_clock+0x52>
80002aa2:	fe 48 14 00 	cp.w	r8,-125952
80002aa6:	e0 80 00 be 	breq	80002c22 <sysclk_enable_peripheral_clock+0x1a6>
80002aaa:	e0 8b 00 0b 	brhi	80002ac0 <sysclk_enable_peripheral_clock+0x44>
80002aae:	fe 48 00 00 	cp.w	r8,-131072
80002ab2:	e0 80 00 ad 	breq	80002c0c <sysclk_enable_peripheral_clock+0x190>
80002ab6:	fe 48 10 00 	cp.w	r8,-126976
80002aba:	e0 80 00 b0 	breq	80002c1a <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002abe:	cb 98       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002ac0:	fe 58 00 00 	cp.w	r8,-65536
80002ac4:	c4 90       	breq	80002b56 <sysclk_enable_peripheral_clock+0xda>
80002ac6:	fe 58 10 00 	cp.w	r8,-61440
80002aca:	c4 d0       	breq	80002b64 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002acc:	cb 28       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002ace:	fe 58 20 00 	cp.w	r8,-57344
80002ad2:	c5 90       	breq	80002b84 <sysclk_enable_peripheral_clock+0x108>
80002ad4:	e0 8b 00 09 	brhi	80002ae6 <sysclk_enable_peripheral_clock+0x6a>
80002ad8:	fe 58 18 00 	cp.w	r8,-59392
80002adc:	c4 c0       	breq	80002b74 <sysclk_enable_peripheral_clock+0xf8>
80002ade:	fe 58 1c 00 	cp.w	r8,-58368
80002ae2:	c4 d0       	breq	80002b7c <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002ae4:	ca 68       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002ae6:	fe 58 30 00 	cp.w	r8,-53248
80002aea:	c5 50       	breq	80002b94 <sysclk_enable_peripheral_clock+0x118>
80002aec:	fe 58 34 00 	cp.w	r8,-52224
80002af0:	c5 60       	breq	80002b9c <sysclk_enable_peripheral_clock+0x120>
80002af2:	fe 58 28 00 	cp.w	r8,-55296
80002af6:	c4 b0       	breq	80002b8c <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002af8:	c9 c8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002afa:	fe 58 50 00 	cp.w	r8,-45056
80002afe:	c6 b0       	breq	80002bd4 <sysclk_enable_peripheral_clock+0x158>
80002b00:	e0 8b 00 15 	brhi	80002b2a <sysclk_enable_peripheral_clock+0xae>
80002b04:	fe 58 44 00 	cp.w	r8,-48128
80002b08:	c5 a0       	breq	80002bbc <sysclk_enable_peripheral_clock+0x140>
80002b0a:	e0 8b 00 09 	brhi	80002b1c <sysclk_enable_peripheral_clock+0xa0>
80002b0e:	fe 58 3c 00 	cp.w	r8,-50176
80002b12:	c4 d0       	breq	80002bac <sysclk_enable_peripheral_clock+0x130>
80002b14:	fe 58 40 00 	cp.w	r8,-49152
80002b18:	c4 e0       	breq	80002bb4 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002b1a:	c8 b8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002b1c:	fe 58 48 00 	cp.w	r8,-47104
80002b20:	c5 20       	breq	80002bc4 <sysclk_enable_peripheral_clock+0x148>
80002b22:	fe 58 4c 00 	cp.w	r8,-46080
80002b26:	c5 30       	breq	80002bcc <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002b28:	c8 48       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002b2a:	fe 58 5c 00 	cp.w	r8,-41984
80002b2e:	c5 f0       	breq	80002bec <sysclk_enable_peripheral_clock+0x170>
80002b30:	e0 8b 00 09 	brhi	80002b42 <sysclk_enable_peripheral_clock+0xc6>
80002b34:	fe 58 54 00 	cp.w	r8,-44032
80002b38:	c5 20       	breq	80002bdc <sysclk_enable_peripheral_clock+0x160>
80002b3a:	fe 58 58 00 	cp.w	r8,-43008
80002b3e:	c5 30       	breq	80002be4 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002b40:	c7 88       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002b42:	fe 58 64 00 	cp.w	r8,-39936
80002b46:	c5 b0       	breq	80002bfc <sysclk_enable_peripheral_clock+0x180>
80002b48:	fe 58 68 00 	cp.w	r8,-38912
80002b4c:	c5 c0       	breq	80002c04 <sysclk_enable_peripheral_clock+0x188>
80002b4e:	fe 58 60 00 	cp.w	r8,-40960
80002b52:	c5 10       	breq	80002bf4 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002b54:	c6 e8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80002b56:	30 4c       	mov	r12,4
80002b58:	f0 1f 00 38 	mcall	80002c38 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80002b5c:	30 0c       	mov	r12,0
80002b5e:	f0 1f 00 38 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002b62:	c6 78       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80002b64:	30 1c       	mov	r12,1
80002b66:	f0 1f 00 36 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002b6a:	c6 38       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80002b6c:	30 2c       	mov	r12,2
80002b6e:	f0 1f 00 34 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002b72:	c5 f8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80002b74:	30 3c       	mov	r12,3
80002b76:	f0 1f 00 32 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002b7a:	c5 b8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80002b7c:	30 4c       	mov	r12,4
80002b7e:	f0 1f 00 30 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002b82:	c5 78       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80002b84:	30 5c       	mov	r12,5
80002b86:	f0 1f 00 2e 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002b8a:	c5 38       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80002b8c:	30 6c       	mov	r12,6
80002b8e:	f0 1f 00 2c 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002b92:	c4 f8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002b94:	30 7c       	mov	r12,7
80002b96:	f0 1f 00 2a 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002b9a:	c4 b8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002b9c:	30 8c       	mov	r12,8
80002b9e:	f0 1f 00 28 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002ba2:	c4 78       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002ba4:	30 9c       	mov	r12,9
80002ba6:	f0 1f 00 26 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002baa:	c4 38       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002bac:	30 ac       	mov	r12,10
80002bae:	f0 1f 00 24 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bb2:	c3 f8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002bb4:	30 bc       	mov	r12,11
80002bb6:	f0 1f 00 22 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bba:	c3 b8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002bbc:	30 cc       	mov	r12,12
80002bbe:	f0 1f 00 20 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bc2:	c3 78       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002bc4:	30 dc       	mov	r12,13
80002bc6:	f0 1f 00 1e 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bca:	c3 38       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002bcc:	30 ec       	mov	r12,14
80002bce:	f0 1f 00 1c 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bd2:	c2 f8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002bd4:	30 fc       	mov	r12,15
80002bd6:	f0 1f 00 1a 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bda:	c2 b8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002bdc:	31 0c       	mov	r12,16
80002bde:	f0 1f 00 18 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002be2:	c2 78       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002be4:	31 1c       	mov	r12,17
80002be6:	f0 1f 00 16 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bea:	c2 38       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002bec:	31 2c       	mov	r12,18
80002bee:	f0 1f 00 14 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bf2:	c1 f8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002bf4:	31 3c       	mov	r12,19
80002bf6:	f0 1f 00 12 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bfa:	c1 b8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002bfc:	31 4c       	mov	r12,20
80002bfe:	f0 1f 00 10 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002c02:	c1 78       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002c04:	31 5c       	mov	r12,21
80002c06:	f0 1f 00 0e 	mcall	80002c3c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002c0a:	c1 38       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002c0c:	30 3c       	mov	r12,3
80002c0e:	f0 1f 00 0b 	mcall	80002c38 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80002c12:	30 0c       	mov	r12,0
80002c14:	f0 1f 00 0b 	mcall	80002c40 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002c18:	c0 c8       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002c1a:	30 1c       	mov	r12,1
80002c1c:	f0 1f 00 09 	mcall	80002c40 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002c20:	c0 88       	rjmp	80002c30 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80002c22:	30 0c       	mov	r12,0
80002c24:	f0 1f 00 05 	mcall	80002c38 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002c28:	30 2c       	mov	r12,2
80002c2a:	f0 1f 00 06 	mcall	80002c40 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002c2e:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80002c30:	2f fd       	sub	sp,-4
80002c32:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c36:	00 00       	add	r0,r0
80002c38:	80 00       	ld.sh	r0,r0[0x0]
80002c3a:	2a 1c       	sub	r12,-95
80002c3c:	80 00       	ld.sh	r0,r0[0x0]
80002c3e:	2a 3c       	sub	r12,-93
80002c40:	80 00       	ld.sh	r0,r0[0x0]
80002c42:	2a 5c       	sub	r12,-91

80002c44 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80002c44:	eb cd 40 80 	pushm	r7,lr
80002c48:	1a 97       	mov	r7,sp
80002c4a:	20 cd       	sub	sp,48
80002c4c:	ef 4c ff d4 	st.w	r7[-44],r12
80002c50:	ef 4b ff d0 	st.w	r7[-48],r11
80002c54:	ee f8 ff d4 	ld.w	r8,r7[-44]
80002c58:	ef 48 ff dc 	st.w	r7[-36],r8
80002c5c:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002c60:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80002c64:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c68:	58 18       	cp.w	r8,1
80002c6a:	c2 11       	brne	80002cac <ioport_set_pin_dir+0x68>
80002c6c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002c70:	ef 48 ff e0 	st.w	r7[-32],r8
80002c74:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002c78:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002c7c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002c80:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002c82:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002c86:	ee f8 ff e8 	ld.w	r8,r7[-24]
80002c8a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002c8c:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002c90:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002c94:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002c98:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002c9c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002ca0:	30 1a       	mov	r10,1
80002ca2:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002ca6:	f1 49 00 44 	st.w	r8[68],r9
80002caa:	c2 48       	rjmp	80002cf2 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80002cac:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002cb0:	58 08       	cp.w	r8,0
80002cb2:	c2 01       	brne	80002cf2 <ioport_set_pin_dir+0xae>
80002cb4:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002cb8:	ef 48 ff f0 	st.w	r7[-16],r8
80002cbc:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002cc0:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002cc4:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cc8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002cca:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002cce:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002cd2:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002cd4:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80002cd8:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002cdc:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002ce0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002ce4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002ce8:	30 1a       	mov	r10,1
80002cea:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80002cee:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80002cf2:	2f 4d       	sub	sp,-48
80002cf4:	e3 cd 80 80 	ldm	sp++,r7,pc

80002cf8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80002cf8:	eb cd 40 80 	pushm	r7,lr
80002cfc:	1a 97       	mov	r7,sp
80002cfe:	20 cd       	sub	sp,48
80002d00:	ef 4c ff d4 	st.w	r7[-44],r12
80002d04:	16 98       	mov	r8,r11
80002d06:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80002d0a:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80002d0e:	ee f9 ff d4 	ld.w	r9,r7[-44]
80002d12:	ef 49 ff dc 	st.w	r7[-36],r9
80002d16:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80002d1a:	ef 39 ff db 	ld.ub	r9,r7[-37]
80002d1e:	30 08       	mov	r8,0
80002d20:	f0 09 18 00 	cp.b	r9,r8
80002d24:	c2 10       	breq	80002d66 <ioport_set_pin_level+0x6e>
80002d26:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002d2a:	ef 48 ff e0 	st.w	r7[-32],r8
80002d2e:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002d32:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002d36:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002d3a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002d3c:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002d40:	ee f8 ff e8 	ld.w	r8,r7[-24]
80002d44:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002d46:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002d4a:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002d4e:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002d52:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002d56:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002d5a:	30 1a       	mov	r10,1
80002d5c:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002d60:	f1 49 00 54 	st.w	r8[84],r9
80002d64:	c2 08       	rjmp	80002da4 <ioport_set_pin_level+0xac>
80002d66:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002d6a:	ef 48 ff f0 	st.w	r7[-16],r8
80002d6e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d72:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002d76:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002d7a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002d7c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002d80:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d84:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002d86:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002d8a:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002d8e:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002d92:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002d96:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002d9a:	30 1a       	mov	r10,1
80002d9c:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002da0:	f1 49 00 58 	st.w	r8[88],r9
}
80002da4:	2f 4d       	sub	sp,-48
80002da6:	e3 cd 80 80 	ldm	sp++,r7,pc

80002daa <spi_get>:
 * \param spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
80002daa:	eb cd 40 80 	pushm	r7,lr
80002dae:	1a 97       	mov	r7,sp
80002db0:	20 1d       	sub	sp,4
80002db2:	ef 4c ff fc 	st.w	r7[-4],r12
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002db6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dba:	70 28       	ld.w	r8,r8[0x8]
80002dbc:	5c 88       	casts.h	r8
}
80002dbe:	10 9c       	mov	r12,r8
80002dc0:	2f fd       	sub	sp,-4
80002dc2:	e3 cd 80 80 	ldm	sp++,r7,pc
80002dc6:	d7 03       	nop

80002dc8 <com_spi_interrupt_handler>:
#include "spi_protocol.h"
#include "pid.h"


ISR(com_spi_interrupt_handler, AVR32_SPI_IRQ_GROUP, SPI_ARDU_IRQ_LEVEL)
{
80002dc8:	eb cd 40 80 	pushm	r7,lr
80002dcc:	1a 97       	mov	r7,sp
80002dce:	20 8d       	sub	sp,32
	pdca_disable(PDCA_CHANNEL_SPI_RX);
80002dd0:	30 0c       	mov	r12,0
80002dd2:	f0 1f 00 23 	mcall	80002e5c <com_spi_interrupt_handler+0x94>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
80002dd6:	30 1c       	mov	r12,1
80002dd8:	f0 1f 00 21 	mcall	80002e5c <com_spi_interrupt_handler+0x94>
	pdca_channel_options_t pdca_opt;
	pdca_opt.transfer_size	= PDCA_TRANSFER_SIZE_BYTE;
80002ddc:	30 08       	mov	r8,0
80002dde:	ef 48 ff f4 	st.w	r7[-12],r8
	pdca_opt.etrig			= false;
80002de2:	30 08       	mov	r8,0
80002de4:	ef 68 ff f8 	st.b	r7[-8],r8
	pdca_opt.r_addr			= 0;
80002de8:	30 08       	mov	r8,0
80002dea:	ef 48 ff e8 	st.w	r7[-24],r8
	pdca_opt.r_size			= 0;
80002dee:	30 08       	mov	r8,0
80002df0:	ef 48 ff ec 	st.w	r7[-20],r8

	
	uint8_t cmd = spi_get(SPI_ARDU);
80002df4:	fe 7c 3c 00 	mov	r12,-50176
80002df8:	f0 1f 00 1a 	mcall	80002e60 <com_spi_interrupt_handler+0x98>
80002dfc:	18 98       	mov	r8,r12
80002dfe:	5c 88       	casts.h	r8
80002e00:	ef 68 ff ff 	st.b	r7[-1],r8
	switch (cmd)
80002e04:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80002e08:	58 18       	cp.w	r8,1
80002e0a:	c2 51       	brne	80002e54 <com_spi_interrupt_handler+0x8c>
	{
		case SPI_CMD_EULER_COORD:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80002e0c:	30 38       	mov	r8,3
80002e0e:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= &app_euler;
80002e12:	49 58       	lddpc	r8,80002e64 <com_spi_interrupt_handler+0x9c>
80002e14:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES;
80002e18:	30 68       	mov	r8,6
80002e1a:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80002e1e:	ee c8 00 20 	sub	r8,r7,32
80002e22:	10 9b       	mov	r11,r8
80002e24:	30 0c       	mov	r12,0
80002e26:	f0 1f 00 11 	mcall	80002e68 <com_spi_interrupt_handler+0xa0>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80002e2a:	30 f8       	mov	r8,15
80002e2c:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= &sensor_euler;
80002e30:	48 f8       	lddpc	r8,80002e6c <com_spi_interrupt_handler+0xa4>
80002e32:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES;
80002e36:	30 68       	mov	r8,6
80002e38:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80002e3c:	ee c8 00 20 	sub	r8,r7,32
80002e40:	10 9b       	mov	r11,r8
80002e42:	30 1c       	mov	r12,1
80002e44:	f0 1f 00 09 	mcall	80002e68 <com_spi_interrupt_handler+0xa0>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80002e48:	30 0c       	mov	r12,0
80002e4a:	f0 1f 00 0a 	mcall	80002e70 <com_spi_interrupt_handler+0xa8>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80002e4e:	30 1c       	mov	r12,1
80002e50:	f0 1f 00 08 	mcall	80002e70 <com_spi_interrupt_handler+0xa8>
		case SPI_CMD_SET_WRITE:
			break;
		default:
			break;
	}
};
80002e54:	2f 8d       	sub	sp,-32
80002e56:	e3 cd 40 80 	ldm	sp++,r7,lr
80002e5a:	d6 03       	rete
80002e5c:	80 00       	ld.sh	r0,r0[0x0]
80002e5e:	28 fc       	sub	r12,-113
80002e60:	80 00       	ld.sh	r0,r0[0x0]
80002e62:	2d aa       	sub	r10,-38
80002e64:	00 00       	add	r0,r0
80002e66:	01 1c       	ld.sh	r12,r0++
80002e68:	80 00       	ld.sh	r0,r0[0x0]
80002e6a:	28 2c       	sub	r12,-126
80002e6c:	00 00       	add	r0,r0
80002e6e:	01 28       	ld.uh	r8,r0++
80002e70:	80 00       	ld.sh	r0,r0[0x0]
80002e72:	29 2c       	sub	r12,-110

80002e74 <com_spi_init>:

spi_status_t com_spi_init(void)
{
80002e74:	eb cd 40 80 	pushm	r7,lr
80002e78:	1a 97       	mov	r7,sp
80002e7a:	20 1d       	sub	sp,4
	ioport_set_pin_dir(MISO_REG,IOPORT_DIR_OUTPUT);
80002e7c:	30 1b       	mov	r11,1
80002e7e:	30 0c       	mov	r12,0
80002e80:	f0 1f 00 22 	mcall	80002f08 <com_spi_init+0x94>
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
80002e84:	30 0b       	mov	r11,0
80002e86:	30 1c       	mov	r12,1
80002e88:	f0 1f 00 20 	mcall	80002f08 <com_spi_init+0x94>
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
80002e8c:	30 0b       	mov	r11,0
80002e8e:	30 2c       	mov	r12,2
80002e90:	f0 1f 00 1e 	mcall	80002f08 <com_spi_init+0x94>
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
80002e94:	30 0b       	mov	r11,0
80002e96:	30 0c       	mov	r12,0
80002e98:	f0 1f 00 1d 	mcall	80002f0c <com_spi_init+0x98>
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
80002e9c:	30 3b       	mov	r11,3
80002e9e:	49 dc       	lddpc	r12,80002f10 <com_spi_init+0x9c>
80002ea0:	f0 1f 00 1d 	mcall	80002f14 <com_spi_init+0xa0>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
80002ea4:	fe 7c 3c 00 	mov	r12,-50176
80002ea8:	f0 1f 00 1c 	mcall	80002f18 <com_spi_init+0xa4>
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
80002eac:	30 0a       	mov	r10,0
80002eae:	30 8b       	mov	r11,8
80002eb0:	fe 7c 3c 00 	mov	r12,-50176
80002eb4:	f0 1f 00 1a 	mcall	80002f1c <com_spi_init+0xa8>
	spi_enable(SPI_ARDU);
80002eb8:	fe 7c 3c 00 	mov	r12,-50176
80002ebc:	f0 1f 00 19 	mcall	80002f20 <com_spi_init+0xac>
	
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002ec0:	e1 b8 00 00 	mfsr	r8,0x0
80002ec4:	10 9c       	mov	r12,r8
80002ec6:	f0 1f 00 18 	mcall	80002f24 <com_spi_init+0xb0>
80002eca:	18 98       	mov	r8,r12
80002ecc:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) cpu_irq_disable();
80002ed0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80002ed4:	30 08       	mov	r8,0
80002ed6:	f0 09 18 00 	cp.b	r9,r8
80002eda:	c0 20       	breq	80002ede <com_spi_init+0x6a>
80002edc:	d3 03       	ssrf	0x10
	
	irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
80002ede:	30 1a       	mov	r10,1
80002ee0:	e0 6b 01 20 	mov	r11,288
80002ee4:	49 1c       	lddpc	r12,80002f28 <com_spi_init+0xb4>
80002ee6:	f0 1f 00 12 	mcall	80002f2c <com_spi_init+0xb8>
	(*SPI_ARDU).ier = AVR32_SPI_IER_RDRF_MASK; //enable Interrupt
80002eea:	fe 78 3c 00 	mov	r8,-50176
80002eee:	30 19       	mov	r9,1
80002ef0:	91 59       	st.w	r8[0x14],r9
	cpu_irq_enable();
80002ef2:	d5 03       	csrf	0x10
	
	sysclk_enable_peripheral_clock(&AVR32_PDCA);
80002ef4:	fe 7c 00 00 	mov	r12,-65536
80002ef8:	f0 1f 00 08 	mcall	80002f18 <com_spi_init+0xa4>


	
	return SPI_OK;
80002efc:	30 08       	mov	r8,0
}
80002efe:	10 9c       	mov	r12,r8
80002f00:	2f fd       	sub	sp,-4
80002f02:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f06:	00 00       	add	r0,r0
80002f08:	80 00       	ld.sh	r0,r0[0x0]
80002f0a:	2c 44       	sub	r4,-60
80002f0c:	80 00       	ld.sh	r0,r0[0x0]
80002f0e:	2c f8       	sub	r8,-49
80002f10:	80 00       	ld.sh	r0,r0[0x0]
80002f12:	64 20       	ld.w	r0,r2[0x8]
80002f14:	80 00       	ld.sh	r0,r0[0x0]
80002f16:	24 9c       	sub	r12,73
80002f18:	80 00       	ld.sh	r0,r0[0x0]
80002f1a:	2a 7c       	sub	r12,-89
80002f1c:	80 00       	ld.sh	r0,r0[0x0]
80002f1e:	52 34       	stdsp	sp[0x8c],r4
80002f20:	80 00       	ld.sh	r0,r0[0x0]
80002f22:	52 be       	stdsp	sp[0xac],lr
80002f24:	80 00       	ld.sh	r0,r0[0x0]
80002f26:	29 fc       	sub	r12,-97
80002f28:	80 00       	ld.sh	r0,r0[0x0]
80002f2a:	2d c8       	sub	r8,-36
80002f2c:	80 00       	ld.sh	r0,r0[0x0]
80002f2e:	5a 8c       	cp.w	r12,-24

80002f30 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80002f30:	eb cd 40 80 	pushm	r7,lr
80002f34:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80002f36:	e0 68 0e 00 	mov	r8,3584
80002f3a:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80002f3e:	10 9c       	mov	r12,r8
80002f40:	e3 cd 80 80 	ldm	sp++,r7,pc

80002f44 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80002f44:	eb cd 40 80 	pushm	r7,lr
80002f48:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80002f4a:	f0 1f 00 04 	mcall	80002f58 <sysclk_get_pba_hz+0x14>
80002f4e:	18 98       	mov	r8,r12
80002f50:	a3 88       	lsr	r8,0x2
}
80002f52:	10 9c       	mov	r12,r8
80002f54:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f58:	80 00       	ld.sh	r0,r0[0x0]
80002f5a:	2f 30       	sub	r0,-13

80002f5c <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002f5c:	eb cd 40 80 	pushm	r7,lr
80002f60:	1a 97       	mov	r7,sp
80002f62:	20 1d       	sub	sp,4
80002f64:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002f68:	ee fb ff fc 	ld.w	r11,r7[-4]
80002f6c:	30 1c       	mov	r12,1
80002f6e:	f0 1f 00 03 	mcall	80002f78 <sysclk_enable_hsb_module+0x1c>
}
80002f72:	2f fd       	sub	sp,-4
80002f74:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f78:	80 00       	ld.sh	r0,r0[0x0]
80002f7a:	50 58       	stdsp	sp[0x14],r8

80002f7c <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80002f7c:	eb cd 40 80 	pushm	r7,lr
80002f80:	1a 97       	mov	r7,sp
80002f82:	20 1d       	sub	sp,4
80002f84:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80002f88:	ee fb ff fc 	ld.w	r11,r7[-4]
80002f8c:	30 2c       	mov	r12,2
80002f8e:	f0 1f 00 03 	mcall	80002f98 <sysclk_enable_pba_module+0x1c>
}
80002f92:	2f fd       	sub	sp,-4
80002f94:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f98:	80 00       	ld.sh	r0,r0[0x0]
80002f9a:	50 58       	stdsp	sp[0x14],r8

80002f9c <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80002f9c:	eb cd 40 80 	pushm	r7,lr
80002fa0:	1a 97       	mov	r7,sp
80002fa2:	20 1d       	sub	sp,4
80002fa4:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80002fa8:	ee fb ff fc 	ld.w	r11,r7[-4]
80002fac:	30 3c       	mov	r12,3
80002fae:	f0 1f 00 03 	mcall	80002fb8 <sysclk_enable_pbb_module+0x1c>
}
80002fb2:	2f fd       	sub	sp,-4
80002fb4:	e3 cd 80 80 	ldm	sp++,r7,pc
80002fb8:	80 00       	ld.sh	r0,r0[0x0]
80002fba:	50 58       	stdsp	sp[0x14],r8

80002fbc <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80002fbc:	eb cd 40 80 	pushm	r7,lr
80002fc0:	1a 97       	mov	r7,sp
80002fc2:	20 1d       	sub	sp,4
80002fc4:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80002fc8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002fcc:	fe 58 38 00 	cp.w	r8,-51200
80002fd0:	e0 80 00 8a 	breq	800030e4 <sysclk_enable_peripheral_clock+0x128>
80002fd4:	e0 8b 00 33 	brhi	8000303a <sysclk_enable_peripheral_clock+0x7e>
80002fd8:	fe 58 14 00 	cp.w	r8,-60416
80002fdc:	c6 80       	breq	800030ac <sysclk_enable_peripheral_clock+0xf0>
80002fde:	e0 8b 00 18 	brhi	8000300e <sysclk_enable_peripheral_clock+0x52>
80002fe2:	fe 48 14 00 	cp.w	r8,-125952
80002fe6:	e0 80 00 be 	breq	80003162 <sysclk_enable_peripheral_clock+0x1a6>
80002fea:	e0 8b 00 0b 	brhi	80003000 <sysclk_enable_peripheral_clock+0x44>
80002fee:	fe 48 00 00 	cp.w	r8,-131072
80002ff2:	e0 80 00 ad 	breq	8000314c <sysclk_enable_peripheral_clock+0x190>
80002ff6:	fe 48 10 00 	cp.w	r8,-126976
80002ffa:	e0 80 00 b0 	breq	8000315a <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002ffe:	cb 98       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003000:	fe 58 00 00 	cp.w	r8,-65536
80003004:	c4 90       	breq	80003096 <sysclk_enable_peripheral_clock+0xda>
80003006:	fe 58 10 00 	cp.w	r8,-61440
8000300a:	c4 d0       	breq	800030a4 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000300c:	cb 28       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000300e:	fe 58 20 00 	cp.w	r8,-57344
80003012:	c5 90       	breq	800030c4 <sysclk_enable_peripheral_clock+0x108>
80003014:	e0 8b 00 09 	brhi	80003026 <sysclk_enable_peripheral_clock+0x6a>
80003018:	fe 58 18 00 	cp.w	r8,-59392
8000301c:	c4 c0       	breq	800030b4 <sysclk_enable_peripheral_clock+0xf8>
8000301e:	fe 58 1c 00 	cp.w	r8,-58368
80003022:	c4 d0       	breq	800030bc <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003024:	ca 68       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003026:	fe 58 30 00 	cp.w	r8,-53248
8000302a:	c5 50       	breq	800030d4 <sysclk_enable_peripheral_clock+0x118>
8000302c:	fe 58 34 00 	cp.w	r8,-52224
80003030:	c5 60       	breq	800030dc <sysclk_enable_peripheral_clock+0x120>
80003032:	fe 58 28 00 	cp.w	r8,-55296
80003036:	c4 b0       	breq	800030cc <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003038:	c9 c8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000303a:	fe 58 50 00 	cp.w	r8,-45056
8000303e:	c6 b0       	breq	80003114 <sysclk_enable_peripheral_clock+0x158>
80003040:	e0 8b 00 15 	brhi	8000306a <sysclk_enable_peripheral_clock+0xae>
80003044:	fe 58 44 00 	cp.w	r8,-48128
80003048:	c5 a0       	breq	800030fc <sysclk_enable_peripheral_clock+0x140>
8000304a:	e0 8b 00 09 	brhi	8000305c <sysclk_enable_peripheral_clock+0xa0>
8000304e:	fe 58 3c 00 	cp.w	r8,-50176
80003052:	c4 d0       	breq	800030ec <sysclk_enable_peripheral_clock+0x130>
80003054:	fe 58 40 00 	cp.w	r8,-49152
80003058:	c4 e0       	breq	800030f4 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000305a:	c8 b8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000305c:	fe 58 48 00 	cp.w	r8,-47104
80003060:	c5 20       	breq	80003104 <sysclk_enable_peripheral_clock+0x148>
80003062:	fe 58 4c 00 	cp.w	r8,-46080
80003066:	c5 30       	breq	8000310c <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003068:	c8 48       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000306a:	fe 58 5c 00 	cp.w	r8,-41984
8000306e:	c5 f0       	breq	8000312c <sysclk_enable_peripheral_clock+0x170>
80003070:	e0 8b 00 09 	brhi	80003082 <sysclk_enable_peripheral_clock+0xc6>
80003074:	fe 58 54 00 	cp.w	r8,-44032
80003078:	c5 20       	breq	8000311c <sysclk_enable_peripheral_clock+0x160>
8000307a:	fe 58 58 00 	cp.w	r8,-43008
8000307e:	c5 30       	breq	80003124 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003080:	c7 88       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003082:	fe 58 64 00 	cp.w	r8,-39936
80003086:	c5 b0       	breq	8000313c <sysclk_enable_peripheral_clock+0x180>
80003088:	fe 58 68 00 	cp.w	r8,-38912
8000308c:	c5 c0       	breq	80003144 <sysclk_enable_peripheral_clock+0x188>
8000308e:	fe 58 60 00 	cp.w	r8,-40960
80003092:	c5 10       	breq	80003134 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003094:	c6 e8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003096:	30 4c       	mov	r12,4
80003098:	f0 1f 00 38 	mcall	80003178 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
8000309c:	30 0c       	mov	r12,0
8000309e:	f0 1f 00 38 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030a2:	c6 78       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800030a4:	30 1c       	mov	r12,1
800030a6:	f0 1f 00 36 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030aa:	c6 38       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800030ac:	30 2c       	mov	r12,2
800030ae:	f0 1f 00 34 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030b2:	c5 f8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800030b4:	30 3c       	mov	r12,3
800030b6:	f0 1f 00 32 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030ba:	c5 b8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800030bc:	30 4c       	mov	r12,4
800030be:	f0 1f 00 30 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030c2:	c5 78       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800030c4:	30 5c       	mov	r12,5
800030c6:	f0 1f 00 2e 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030ca:	c5 38       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800030cc:	30 6c       	mov	r12,6
800030ce:	f0 1f 00 2c 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030d2:	c4 f8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
800030d4:	30 7c       	mov	r12,7
800030d6:	f0 1f 00 2a 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030da:	c4 b8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
800030dc:	30 8c       	mov	r12,8
800030de:	f0 1f 00 28 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030e2:	c4 78       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
800030e4:	30 9c       	mov	r12,9
800030e6:	f0 1f 00 26 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030ea:	c4 38       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
800030ec:	30 ac       	mov	r12,10
800030ee:	f0 1f 00 24 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030f2:	c3 f8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
800030f4:	30 bc       	mov	r12,11
800030f6:	f0 1f 00 22 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
800030fa:	c3 b8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
800030fc:	30 cc       	mov	r12,12
800030fe:	f0 1f 00 20 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003102:	c3 78       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003104:	30 dc       	mov	r12,13
80003106:	f0 1f 00 1e 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000310a:	c3 38       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
8000310c:	30 ec       	mov	r12,14
8000310e:	f0 1f 00 1c 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003112:	c2 f8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003114:	30 fc       	mov	r12,15
80003116:	f0 1f 00 1a 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000311a:	c2 b8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
8000311c:	31 0c       	mov	r12,16
8000311e:	f0 1f 00 18 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003122:	c2 78       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003124:	31 1c       	mov	r12,17
80003126:	f0 1f 00 16 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000312a:	c2 38       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
8000312c:	31 2c       	mov	r12,18
8000312e:	f0 1f 00 14 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003132:	c1 f8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003134:	31 3c       	mov	r12,19
80003136:	f0 1f 00 12 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000313a:	c1 b8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
8000313c:	31 4c       	mov	r12,20
8000313e:	f0 1f 00 10 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003142:	c1 78       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003144:	31 5c       	mov	r12,21
80003146:	f0 1f 00 0e 	mcall	8000317c <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000314a:	c1 38       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
8000314c:	30 3c       	mov	r12,3
8000314e:	f0 1f 00 0b 	mcall	80003178 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003152:	30 0c       	mov	r12,0
80003154:	f0 1f 00 0b 	mcall	80003180 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003158:	c0 c8       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
8000315a:	30 1c       	mov	r12,1
8000315c:	f0 1f 00 09 	mcall	80003180 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003160:	c0 88       	rjmp	80003170 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003162:	30 0c       	mov	r12,0
80003164:	f0 1f 00 05 	mcall	80003178 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003168:	30 2c       	mov	r12,2
8000316a:	f0 1f 00 06 	mcall	80003180 <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000316e:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003170:	2f fd       	sub	sp,-4
80003172:	e3 cd 80 80 	ldm	sp++,r7,pc
80003176:	00 00       	add	r0,r0
80003178:	80 00       	ld.sh	r0,r0[0x0]
8000317a:	2f 5c       	sub	r12,-11
8000317c:	80 00       	ld.sh	r0,r0[0x0]
8000317e:	2f 7c       	sub	r12,-9
80003180:	80 00       	ld.sh	r0,r0[0x0]
80003182:	2f 9c       	sub	r12,-7

80003184 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003184:	eb cd 40 80 	pushm	r7,lr
80003188:	1a 97       	mov	r7,sp
8000318a:	20 cd       	sub	sp,48
8000318c:	ef 4c ff d4 	st.w	r7[-44],r12
80003190:	ef 4b ff d0 	st.w	r7[-48],r11
80003194:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003198:	ef 48 ff dc 	st.w	r7[-36],r8
8000319c:	ee f8 ff d0 	ld.w	r8,r7[-48]
800031a0:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800031a4:	ee f8 ff d8 	ld.w	r8,r7[-40]
800031a8:	58 18       	cp.w	r8,1
800031aa:	c2 11       	brne	800031ec <ioport_set_pin_dir+0x68>
800031ac:	ee f8 ff dc 	ld.w	r8,r7[-36]
800031b0:	ef 48 ff e0 	st.w	r7[-32],r8
800031b4:	ee f8 ff e0 	ld.w	r8,r7[-32]
800031b8:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800031bc:	ee f8 ff e4 	ld.w	r8,r7[-28]
800031c0:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800031c2:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800031c6:	ee f8 ff e8 	ld.w	r8,r7[-24]
800031ca:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800031cc:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800031d0:	ee f9 ff dc 	ld.w	r9,r7[-36]
800031d4:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800031d8:	ee f9 ff ec 	ld.w	r9,r7[-20]
800031dc:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800031e0:	30 1a       	mov	r10,1
800031e2:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800031e6:	f1 49 00 44 	st.w	r8[68],r9
800031ea:	c2 48       	rjmp	80003232 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800031ec:	ee f8 ff d8 	ld.w	r8,r7[-40]
800031f0:	58 08       	cp.w	r8,0
800031f2:	c2 01       	brne	80003232 <ioport_set_pin_dir+0xae>
800031f4:	ee f8 ff dc 	ld.w	r8,r7[-36]
800031f8:	ef 48 ff f0 	st.w	r7[-16],r8
800031fc:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003200:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003204:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003208:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000320a:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000320e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003212:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003214:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003218:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000321c:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003220:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003224:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003228:	30 1a       	mov	r10,1
8000322a:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000322e:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003232:	2f 4d       	sub	sp,-48
80003234:	e3 cd 80 80 	ldm	sp++,r7,pc

80003238 <motor_init>:



// initializes the motor-functions, setting timer-preferences, etc. ...
void motor_init(void) //TODO: static?
{
80003238:	eb cd 40 80 	pushm	r7,lr
8000323c:	1a 97       	mov	r7,sp
8000323e:	20 4d       	sub	sp,16
	//set-up the pins of all ESC
	ioport_set_pin_dir(ESC_BL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003240:	30 1b       	mov	r11,1
80003242:	31 5c       	mov	r12,21
80003244:	f0 1f 00 c0 	mcall	80003544 <motor_init+0x30c>
	ioport_set_pin_dir(ESC_BR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003248:	30 1b       	mov	r11,1
8000324a:	31 6c       	mov	r12,22
8000324c:	f0 1f 00 be 	mcall	80003544 <motor_init+0x30c>
	ioport_set_pin_dir(ESC_FL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003250:	30 1b       	mov	r11,1
80003252:	31 ac       	mov	r12,26
80003254:	f0 1f 00 bc 	mcall	80003544 <motor_init+0x30c>
	ioport_set_pin_dir(ESC_FR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003258:	30 1b       	mov	r11,1
8000325a:	31 bc       	mov	r12,27
8000325c:	f0 1f 00 ba 	mcall	80003544 <motor_init+0x30c>
	
	
	//enable clock for timer
	sysclk_enable_peripheral_clock(TIMER_ESC);
80003260:	fe 7c 50 00 	mov	r12,-45056
80003264:	f0 1f 00 b9 	mcall	80003548 <motor_init+0x310>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
80003268:	30 4b       	mov	r11,4
8000326a:	fe fc 02 e2 	ld.w	r12,pc[738]
8000326e:	f0 1f 00 b9 	mcall	80003550 <motor_init+0x318>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
80003272:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003276:	30 29       	mov	r9,2
80003278:	f1 d9 d2 02 	bfins	r8,r9,0x10,0x2
8000327c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80003280:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003284:	30 19       	mov	r9,1
80003286:	f1 d9 d2 42 	bfins	r8,r9,0x12,0x2
8000328a:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
8000328e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003292:	30 09       	mov	r9,0
80003294:	f1 d9 d2 82 	bfins	r8,r9,0x14,0x2
80003298:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
8000329c:	ee f8 ff f8 	ld.w	r8,r7[-8]
800032a0:	30 09       	mov	r9,0
800032a2:	f1 d9 d2 c2 	bfins	r8,r9,0x16,0x2
800032a6:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
800032aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800032ae:	30 29       	mov	r9,2
800032b0:	f1 d9 d3 02 	bfins	r8,r9,0x18,0x2
800032b4:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
800032b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800032bc:	30 19       	mov	r9,1
800032be:	f1 d9 d3 42 	bfins	r8,r9,0x1a,0x2
800032c2:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
800032c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800032ca:	30 09       	mov	r9,0
800032cc:	f1 d9 d3 82 	bfins	r8,r9,0x1c,0x2
800032d0:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
800032d4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800032d8:	30 09       	mov	r9,0
800032da:	f1 d9 d3 c2 	bfins	r8,r9,0x1e,0x2
800032de:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
800032e2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800032e6:	30 09       	mov	r9,0
800032e8:	f1 d9 d0 82 	bfins	r8,r9,0x4,0x2
800032ec:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
800032f0:	30 08       	mov	r8,0
800032f2:	ef 48 ff f4 	st.w	r7[-12],r8
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
800032f6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800032fa:	30 09       	mov	r9,0
800032fc:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003300:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
80003304:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003308:	30 09       	mov	r9,0
8000330a:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
8000330e:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
80003312:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003316:	30 09       	mov	r9,0
80003318:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
8000331c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
80003320:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003324:	30 19       	mov	r9,1
80003326:	f1 d9 d1 42 	bfins	r8,r9,0xa,0x2
8000332a:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevtedg = TC_SEL_NO_EDGE; //external event edge selection
8000332e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003332:	30 09       	mov	r9,0
80003334:	f1 d9 d1 02 	bfins	r8,r9,0x8,0x2
80003338:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.enetrg = false; //event-trigger enable: false
8000333c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003340:	30 09       	mov	r9,0
80003342:	f1 d9 d1 81 	bfins	r8,r9,0xc,0x1
80003346:	ef 48 ff f8 	st.w	r7[-8],r8
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
8000334a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000334e:	30 29       	mov	r9,2
80003350:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
80003354:	ef 48 ff f8 	st.w	r7[-8],r8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
80003358:	f0 1f 00 7f 	mcall	80003554 <motor_init+0x31c>
8000335c:	18 99       	mov	r9,r12
8000335e:	e0 68 4d d3 	mov	r8,19923
80003362:	ea 18 10 62 	orh	r8,0x1062
80003366:	f2 08 06 48 	mulu.d	r8,r9,r8
8000336a:	f2 08 16 07 	lsr	r8,r9,0x7
8000336e:	10 99       	mov	r9,r8
80003370:	4f a8       	lddpc	r8,80003558 <motor_init+0x320>
80003372:	91 09       	st.w	r8[0x0],r9
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
80003374:	4f 98       	lddpc	r8,80003558 <motor_init+0x320>
80003376:	70 08       	ld.w	r8,r8[0x0]
80003378:	f0 09 16 1f 	lsr	r9,r8,0x1f
8000337c:	f2 08 00 08 	add	r8,r9,r8
80003380:	a1 58       	asr	r8,0x1
80003382:	10 99       	mov	r9,r8
80003384:	4f 58       	lddpc	r8,80003558 <motor_init+0x320>
80003386:	91 29       	st.w	r8[0x8],r9
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
80003388:	4f 48       	lddpc	r8,80003558 <motor_init+0x320>
8000338a:	70 08       	ld.w	r8,r8[0x0]
8000338c:	f0 c9 ff fd 	sub	r9,r8,-3
80003390:	58 08       	cp.w	r8,0
80003392:	f2 08 17 50 	movlt	r8,r9
80003396:	a3 48       	asr	r8,0x2
80003398:	10 99       	mov	r9,r8
8000339a:	4f 08       	lddpc	r8,80003558 <motor_init+0x320>
8000339c:	91 19       	st.w	r8[0x4],r9
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
8000339e:	4e f8       	lddpc	r8,80003558 <motor_init+0x320>
800033a0:	70 29       	ld.w	r9,r8[0x8]
800033a2:	4e e8       	lddpc	r8,80003558 <motor_init+0x320>
800033a4:	70 18       	ld.w	r8,r8[0x4]
800033a6:	10 19       	sub	r9,r8
800033a8:	4e c8       	lddpc	r8,80003558 <motor_init+0x320>
800033aa:	91 39       	st.w	r8[0xc],r9
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
800033ac:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033b0:	30 29       	mov	r9,2
800033b2:	f1 d9 d1 a2 	bfins	r8,r9,0xd,0x2
800033b6:	ef 48 ff f8 	st.w	r7[-8],r8
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
800033ba:	ee c8 00 0c 	sub	r8,r7,12
800033be:	10 9b       	mov	r11,r8
800033c0:	fe 7c 50 00 	mov	r12,-45056
800033c4:	f0 1f 00 66 	mcall	8000355c <motor_init+0x324>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
800033c8:	30 18       	mov	r8,1
800033ca:	ef 48 ff f4 	st.w	r7[-12],r8
	tc_init_waveform(TIMER_ESC, &wf_opt);
800033ce:	ee c8 00 0c 	sub	r8,r7,12
800033d2:	10 9b       	mov	r11,r8
800033d4:	fe 7c 50 00 	mov	r12,-45056
800033d8:	f0 1f 00 61 	mcall	8000355c <motor_init+0x324>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
800033dc:	30 08       	mov	r8,0
800033de:	ef 48 ff fc 	st.w	r7[-4],r8
800033e2:	c0 e8       	rjmp	800033fe <motor_init+0x1c6>
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
800033e4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800033e8:	4d c8       	lddpc	r8,80003558 <motor_init+0x320>
800033ea:	70 18       	ld.w	r8,r8[0x4]
800033ec:	10 9a       	mov	r10,r8
800033ee:	4d d8       	lddpc	r8,80003560 <motor_init+0x328>
800033f0:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
	tc_init_waveform(TIMER_ESC, &wf_opt);
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
800033f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800033f8:	2f f8       	sub	r8,-1
800033fa:	ef 48 ff fc 	st.w	r7[-4],r8
800033fe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003402:	58 38       	cp.w	r8,3
80003404:	fe 98 ff f0 	brls	800033e4 <motor_init+0x1ac>
		esc_timer_compare_values[i] = esc_timer_values.min;
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
80003408:	4d 48       	lddpc	r8,80003558 <motor_init+0x320>
8000340a:	70 08       	ld.w	r8,r8[0x0]
8000340c:	5c 88       	casts.h	r8
8000340e:	5c 78       	castu.h	r8
80003410:	10 9a       	mov	r10,r8
80003412:	30 0b       	mov	r11,0
80003414:	fe 7c 50 00 	mov	r12,-45056
80003418:	f0 1f 00 53 	mcall	80003564 <motor_init+0x32c>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
8000341c:	4c f8       	lddpc	r8,80003558 <motor_init+0x320>
8000341e:	70 08       	ld.w	r8,r8[0x0]
80003420:	5c 88       	casts.h	r8
80003422:	5c 78       	castu.h	r8
80003424:	10 9a       	mov	r10,r8
80003426:	30 1b       	mov	r11,1
80003428:	fe 7c 50 00 	mov	r12,-45056
8000342c:	f0 1f 00 4e 	mcall	80003564 <motor_init+0x32c>
	
	//pre-fill
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003430:	4c a8       	lddpc	r8,80003558 <motor_init+0x320>
80003432:	70 18       	ld.w	r8,r8[0x4]
80003434:	5c 88       	casts.h	r8
80003436:	5c 78       	castu.h	r8
80003438:	10 9a       	mov	r10,r8
8000343a:	30 0b       	mov	r11,0
8000343c:	fe 7c 50 00 	mov	r12,-45056
80003440:	f0 1f 00 4a 	mcall	80003568 <motor_init+0x330>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80003444:	4c 58       	lddpc	r8,80003558 <motor_init+0x320>
80003446:	70 18       	ld.w	r8,r8[0x4]
80003448:	5c 88       	casts.h	r8
8000344a:	5c 78       	castu.h	r8
8000344c:	10 9a       	mov	r10,r8
8000344e:	30 1b       	mov	r11,1
80003450:	fe 7c 50 00 	mov	r12,-45056
80003454:	f0 1f 00 45 	mcall	80003568 <motor_init+0x330>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003458:	4c 08       	lddpc	r8,80003558 <motor_init+0x320>
8000345a:	70 18       	ld.w	r8,r8[0x4]
8000345c:	5c 88       	casts.h	r8
8000345e:	5c 78       	castu.h	r8
80003460:	10 9a       	mov	r10,r8
80003462:	30 0b       	mov	r11,0
80003464:	fe 7c 50 00 	mov	r12,-45056
80003468:	f0 1f 00 41 	mcall	8000356c <motor_init+0x334>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
8000346c:	4b b8       	lddpc	r8,80003558 <motor_init+0x320>
8000346e:	70 18       	ld.w	r8,r8[0x4]
80003470:	5c 88       	casts.h	r8
80003472:	5c 78       	castu.h	r8
80003474:	10 9a       	mov	r10,r8
80003476:	30 1b       	mov	r11,1
80003478:	fe 7c 50 00 	mov	r12,-45056
8000347c:	f0 1f 00 3c 	mcall	8000356c <motor_init+0x334>

	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
80003480:	30 0b       	mov	r11,0
80003482:	fe 7c 50 00 	mov	r12,-45056
80003486:	f0 1f 00 3b 	mcall	80003570 <motor_init+0x338>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000348a:	30 1b       	mov	r11,1
8000348c:	fe 7c 50 00 	mov	r12,-45056
80003490:	f0 1f 00 38 	mcall	80003570 <motor_init+0x338>
	
	
	
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
80003494:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003498:	30 09       	mov	r9,0
8000349a:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
8000349e:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpas = 0; // RA-compare-interrupt
800034a2:	ee f8 ff f0 	ld.w	r8,r7[-16]
800034a6:	30 09       	mov	r9,0
800034a8:	f1 d9 d0 41 	bfins	r8,r9,0x2,0x1
800034ac:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpbs = 0; // RB-compare-interrupt
800034b0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800034b4:	30 09       	mov	r9,0
800034b6:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
800034ba:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpcs = 1; // RC-compare-interrupt
800034be:	ee f8 ff f0 	ld.w	r8,r7[-16]
800034c2:	30 19       	mov	r9,1
800034c4:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800034c8:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.etrgs = 0; // external-trigger-interrupt
800034cc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800034d0:	30 09       	mov	r9,0
800034d2:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
800034d6:	ef 48 ff f0 	st.w	r7[-16],r8
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
800034da:	ee f8 ff f0 	ld.w	r8,r7[-16]
800034de:	30 09       	mov	r9,0
800034e0:	f1 d9 d0 a1 	bfins	r8,r9,0x5,0x1
800034e4:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.ldrbs = 0; // RB-load-interrupt
800034e8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800034ec:	30 09       	mov	r9,0
800034ee:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
800034f2:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.lovrs = 0; // load-overrun-interrupt
800034f6:	ee f8 ff f0 	ld.w	r8,r7[-16]
800034fa:	30 09       	mov	r9,0
800034fc:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80003500:	ef 48 ff f0 	st.w	r7[-16],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
80003504:	ee c8 00 10 	sub	r8,r7,16
80003508:	10 9a       	mov	r10,r8
8000350a:	30 0b       	mov	r11,0
8000350c:	fe 7c 50 00 	mov	r12,-45056
80003510:	f0 1f 00 19 	mcall	80003574 <motor_init+0x33c>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
80003514:	ee c8 00 10 	sub	r8,r7,16
80003518:	10 9a       	mov	r10,r8
8000351a:	30 1b       	mov	r11,1
8000351c:	fe 7c 50 00 	mov	r12,-45056
80003520:	f0 1f 00 15 	mcall	80003574 <motor_init+0x33c>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
80003524:	30 0a       	mov	r10,0
80003526:	e0 6b 01 c0 	mov	r11,448
8000352a:	49 4c       	lddpc	r12,80003578 <motor_init+0x340>
8000352c:	f0 1f 00 14 	mcall	8000357c <motor_init+0x344>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80003530:	30 0a       	mov	r10,0
80003532:	e0 6b 01 c1 	mov	r11,449
80003536:	49 3c       	lddpc	r12,80003580 <motor_init+0x348>
80003538:	f0 1f 00 11 	mcall	8000357c <motor_init+0x344>
};
8000353c:	2f cd       	sub	sp,-16
8000353e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003542:	00 00       	add	r0,r0
80003544:	80 00       	ld.sh	r0,r0[0x0]
80003546:	31 84       	mov	r4,24
80003548:	80 00       	ld.sh	r0,r0[0x0]
8000354a:	2f bc       	sub	r12,-5
8000354c:	80 00       	ld.sh	r0,r0[0x0]
8000354e:	64 38       	ld.w	r8,r2[0xc]
80003550:	80 00       	ld.sh	r0,r0[0x0]
80003552:	24 9c       	sub	r12,73
80003554:	80 00       	ld.sh	r0,r0[0x0]
80003556:	2f 44       	sub	r4,-12
80003558:	00 00       	add	r0,r0
8000355a:	01 3c       	ld.ub	r12,r0++
8000355c:	80 00       	ld.sh	r0,r0[0x0]
8000355e:	4b 60       	lddpc	r0,80003634 <set_motor_speeds+0x10>
80003560:	00 00       	add	r0,r0
80003562:	01 4c       	ld.w	r12,--r0
80003564:	80 00       	ld.sh	r0,r0[0x0]
80003566:	4e 18       	lddpc	r8,800036e8 <sysclk_get_cpu_hz+0x10>
80003568:	80 00       	ld.sh	r0,r0[0x0]
8000356a:	4d 28       	lddpc	r8,800036b0 <set_motor_speeds+0x8c>
8000356c:	80 00       	ld.sh	r0,r0[0x0]
8000356e:	4d a0       	lddpc	r0,800036d4 <sysclk_get_main_hz+0x10>
80003570:	80 00       	ld.sh	r0,r0[0x0]
80003572:	4c b4       	lddpc	r4,8000369c <set_motor_speeds+0x78>
80003574:	80 00       	ld.sh	r0,r0[0x0]
80003576:	49 78       	lddpc	r8,800035d0 <t_c1_rc_isr+0x4c>
80003578:	80 00       	ld.sh	r0,r0[0x0]
8000357a:	35 84       	mov	r4,88
8000357c:	80 00       	ld.sh	r0,r0[0x0]
8000357e:	5a 8c       	cp.w	r12,-24
80003580:	80 00       	ld.sh	r0,r0[0x0]
80003582:	35 d4       	mov	r4,93

80003584 <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
80003584:	eb cd 40 80 	pushm	r7,lr
80003588:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
8000358a:	48 f8       	lddpc	r8,800035c4 <t_c1_rc_isr+0x40>
8000358c:	70 08       	ld.w	r8,r8[0x0]
8000358e:	5c 88       	casts.h	r8
80003590:	5c 78       	castu.h	r8
80003592:	10 9a       	mov	r10,r8
80003594:	30 0b       	mov	r11,0
80003596:	fe 7c 50 00 	mov	r12,-45056
8000359a:	f0 1f 00 0c 	mcall	800035c8 <t_c1_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
8000359e:	48 a8       	lddpc	r8,800035c4 <t_c1_rc_isr+0x40>
800035a0:	70 18       	ld.w	r8,r8[0x4]
800035a2:	5c 88       	casts.h	r8
800035a4:	5c 78       	castu.h	r8
800035a6:	10 9a       	mov	r10,r8
800035a8:	30 0b       	mov	r11,0
800035aa:	fe 7c 50 00 	mov	r12,-45056
800035ae:	f0 1f 00 08 	mcall	800035cc <t_c1_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
800035b2:	30 0b       	mov	r11,0
800035b4:	fe 7c 50 00 	mov	r12,-45056
800035b8:	f0 1f 00 06 	mcall	800035d0 <t_c1_rc_isr+0x4c>
}
800035bc:	e3 cd 40 80 	ldm	sp++,r7,lr
800035c0:	d6 03       	rete
800035c2:	00 00       	add	r0,r0
800035c4:	00 00       	add	r0,r0
800035c6:	01 4c       	ld.w	r12,--r0
800035c8:	80 00       	ld.sh	r0,r0[0x0]
800035ca:	4d 28       	lddpc	r8,80003710 <get_time_since_last_pid+0x20>
800035cc:	80 00       	ld.sh	r0,r0[0x0]
800035ce:	4d a0       	lddpc	r0,80003734 <get_time_since_last_pid+0x44>
800035d0:	80 00       	ld.sh	r0,r0[0x0]
800035d2:	4c ee       	lddpc	lr,80003708 <get_time_since_last_pid+0x18>

800035d4 <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
800035d4:	eb cd 40 80 	pushm	r7,lr
800035d8:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
800035da:	48 f8       	lddpc	r8,80003614 <t_c2_rc_isr+0x40>
800035dc:	70 28       	ld.w	r8,r8[0x8]
800035de:	5c 88       	casts.h	r8
800035e0:	5c 78       	castu.h	r8
800035e2:	10 9a       	mov	r10,r8
800035e4:	30 1b       	mov	r11,1
800035e6:	fe 7c 50 00 	mov	r12,-45056
800035ea:	f0 1f 00 0c 	mcall	80003618 <t_c2_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
800035ee:	48 a8       	lddpc	r8,80003614 <t_c2_rc_isr+0x40>
800035f0:	70 38       	ld.w	r8,r8[0xc]
800035f2:	5c 88       	casts.h	r8
800035f4:	5c 78       	castu.h	r8
800035f6:	10 9a       	mov	r10,r8
800035f8:	30 1b       	mov	r11,1
800035fa:	fe 7c 50 00 	mov	r12,-45056
800035fe:	f0 1f 00 08 	mcall	8000361c <t_c2_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
80003602:	30 1b       	mov	r11,1
80003604:	fe 7c 50 00 	mov	r12,-45056
80003608:	f0 1f 00 06 	mcall	80003620 <t_c2_rc_isr+0x4c>
}
8000360c:	e3 cd 40 80 	ldm	sp++,r7,lr
80003610:	d6 03       	rete
80003612:	00 00       	add	r0,r0
80003614:	00 00       	add	r0,r0
80003616:	01 4c       	ld.w	r12,--r0
80003618:	80 00       	ld.sh	r0,r0[0x0]
8000361a:	4d 28       	lddpc	r8,80003760 <get_time_since_last_pid+0x70>
8000361c:	80 00       	ld.sh	r0,r0[0x0]
8000361e:	4d a0       	lddpc	r0,80003784 <get_time_since_last_pid+0x94>
80003620:	80 00       	ld.sh	r0,r0[0x0]
80003622:	4c ee       	lddpc	lr,80003758 <get_time_since_last_pid+0x68>

80003624 <set_motor_speeds>:
// -1 as motor_speed in struct means that the specific speed is not set
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
80003624:	eb cd 40 80 	pushm	r7,lr
80003628:	1a 97       	mov	r7,sp
8000362a:	20 1d       	sub	sp,4
8000362c:	ee c8 ff f8 	sub	r8,r7,-8
	for (uint_fast8_t i=0; i<4; ++i)
80003630:	30 09       	mov	r9,0
80003632:	ef 49 ff fc 	st.w	r7[-4],r9
80003636:	c3 b8       	rjmp	800036ac <set_motor_speeds+0x88>
	{
		if (motor_speeds.position[i] != -1)
80003638:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000363c:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80003640:	5b f9       	cp.w	r9,-1
80003642:	c3 00       	breq	800036a2 <set_motor_speeds+0x7e>
		{
			if (motor_speeds.position[i] < 0) // check underflow
80003644:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003648:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
8000364c:	58 09       	cp.w	r9,0
8000364e:	c0 a4       	brge	80003662 <set_motor_speeds+0x3e>
			{
				esc_timer_compare_values[i] = esc_timer_values.min;
80003650:	ee fa ff fc 	ld.w	r10,r7[-4]
80003654:	49 a9       	lddpc	r9,800036bc <set_motor_speeds+0x98>
80003656:	72 19       	ld.w	r9,r9[0x4]
80003658:	12 9b       	mov	r11,r9
8000365a:	49 a9       	lddpc	r9,800036c0 <set_motor_speeds+0x9c>
8000365c:	f2 0a 09 2b 	st.w	r9[r10<<0x2],r11
80003660:	c2 18       	rjmp	800036a2 <set_motor_speeds+0x7e>
			}
			else if (motor_speeds.position[i] > esc_timer_values.max_motorspeed) // check overflow
80003662:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003666:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000366a:	49 59       	lddpc	r9,800036bc <set_motor_speeds+0x98>
8000366c:	72 39       	ld.w	r9,r9[0xc]
8000366e:	12 3a       	cp.w	r10,r9
80003670:	e0 8a 00 0b 	brle	80003686 <set_motor_speeds+0x62>
			{
				esc_timer_compare_values[i] = esc_timer_values.max;
80003674:	ee fa ff fc 	ld.w	r10,r7[-4]
80003678:	49 19       	lddpc	r9,800036bc <set_motor_speeds+0x98>
8000367a:	72 29       	ld.w	r9,r9[0x8]
8000367c:	12 9b       	mov	r11,r9
8000367e:	49 19       	lddpc	r9,800036c0 <set_motor_speeds+0x9c>
80003680:	f2 0a 09 2b 	st.w	r9[r10<<0x2],r11
80003684:	c0 f8       	rjmp	800036a2 <set_motor_speeds+0x7e>
			}
			else
			{
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
80003686:	ee fa ff fc 	ld.w	r10,r7[-4]
8000368a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000368e:	f0 09 03 2b 	ld.w	r11,r8[r9<<0x2]
80003692:	48 b9       	lddpc	r9,800036bc <set_motor_speeds+0x98>
80003694:	72 19       	ld.w	r9,r9[0x4]
80003696:	f6 09 00 09 	add	r9,r11,r9
8000369a:	12 9b       	mov	r11,r9
8000369c:	48 99       	lddpc	r9,800036c0 <set_motor_speeds+0x9c>
8000369e:	f2 0a 09 2b 	st.w	r9[r10<<0x2],r11
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
800036a2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800036a6:	2f f9       	sub	r9,-1
800036a8:	ef 49 ff fc 	st.w	r7[-4],r9
800036ac:	ee f9 ff fc 	ld.w	r9,r7[-4]
800036b0:	58 39       	cp.w	r9,3
800036b2:	fe 98 ff c3 	brls	80003638 <set_motor_speeds+0x14>
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
			}
		}
	}
}
800036b6:	2f fd       	sub	sp,-4
800036b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800036bc:	00 00       	add	r0,r0
800036be:	01 3c       	ld.ub	r12,r0++
800036c0:	00 00       	add	r0,r0
800036c2:	01 4c       	ld.w	r12,--r0

800036c4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800036c4:	eb cd 40 80 	pushm	r7,lr
800036c8:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800036ca:	e0 68 0e 00 	mov	r8,3584
800036ce:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
800036d2:	10 9c       	mov	r12,r8
800036d4:	e3 cd 80 80 	ldm	sp++,r7,pc

800036d8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
800036d8:	eb cd 40 80 	pushm	r7,lr
800036dc:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
800036de:	f0 1f 00 04 	mcall	800036ec <sysclk_get_cpu_hz+0x14>
800036e2:	18 98       	mov	r8,r12
800036e4:	a3 88       	lsr	r8,0x2
}
800036e6:	10 9c       	mov	r12,r8
800036e8:	e3 cd 80 80 	ldm	sp++,r7,pc
800036ec:	80 00       	ld.sh	r0,r0[0x0]
800036ee:	36 c4       	mov	r4,108

800036f0 <get_time_since_last_pid>:
#include "pid.h"
#include "motor_control.h"


uint_fast32_t get_time_since_last_pid(void)
{
800036f0:	eb cd 40 bf 	pushm	r0-r5,r7,lr
800036f4:	1a 97       	mov	r7,sp
800036f6:	20 ed       	sub	sp,56
	uint_fast32_t count = Get_sys_count();
800036f8:	e1 b8 00 42 	mfsr	r8,0x108
800036fc:	ef 48 ff e8 	st.w	r7[-24],r8
	//Check for an cycle counter overflow
	if(last_cycle_count > count)
80003700:	4c 58       	lddpc	r8,80003814 <get_time_since_last_pid+0x124>
80003702:	70 09       	ld.w	r9,r8[0x0]
80003704:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003708:	10 39       	cp.w	r9,r8
8000370a:	e0 88 00 45 	brls	80003794 <get_time_since_last_pid+0xa4>
	{
		uint_fast32_t _c = (UINT32_MAX - last_cycle_count) + count;
8000370e:	4c 28       	lddpc	r8,80003814 <get_time_since_last_pid+0x124>
80003710:	70 08       	ld.w	r8,r8[0x0]
80003712:	f0 09 11 ff 	rsub	r9,r8,-1
80003716:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000371a:	f2 08 00 08 	add	r8,r9,r8
8000371e:	ef 48 ff ec 	st.w	r7[-20],r8
		return cpu_cy_2_us(_c, sysclk_get_cpu_hz());
80003722:	f0 1f 00 3e 	mcall	80003818 <get_time_since_last_pid+0x128>
80003726:	18 98       	mov	r8,r12
80003728:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000372c:	ef 49 ff f4 	st.w	r7[-12],r9
80003730:	ef 48 ff f0 	st.w	r7[-16],r8
 *
 * \return the converted number of micro-second.
 */
__always_inline static uint32_t cpu_cy_2_us(unsigned long cy, unsigned long fcpu_hz)
{
  return ((unsigned long long)cy * 1000000 + fcpu_hz-1) / fcpu_hz;
80003734:	ee f0 ff f4 	ld.w	r0,r7[-12]
80003738:	30 01       	mov	r1,0
8000373a:	ee 78 42 40 	mov	r8,1000000
8000373e:	e2 08 02 4a 	mul	r10,r1,r8
80003742:	e0 08 10 00 	mul	r8,r0,0
80003746:	10 0a       	add	r10,r8
80003748:	ee 78 42 40 	mov	r8,1000000
8000374c:	e0 08 06 48 	mulu.d	r8,r0,r8
80003750:	12 0a       	add	r10,r9
80003752:	14 99       	mov	r9,r10
80003754:	ee fa ff f0 	ld.w	r10,r7[-16]
80003758:	ef 4a ff d4 	st.w	r7[-44],r10
8000375c:	30 05       	mov	r5,0
8000375e:	ef 45 ff d0 	st.w	r7[-48],r5
80003762:	ee e4 ff d0 	ld.d	r4,r7[-48]
80003766:	f0 04 00 0a 	add	r10,r8,r4
8000376a:	f2 05 00 4b 	adc	r11,r9,r5
8000376e:	3f f8       	mov	r8,-1
80003770:	3f f9       	mov	r9,-1
80003772:	10 0a       	add	r10,r8
80003774:	f6 09 00 4b 	adc	r11,r11,r9
80003778:	ee f4 ff f0 	ld.w	r4,r7[-16]
8000377c:	ef 44 ff cc 	st.w	r7[-52],r4
80003780:	30 08       	mov	r8,0
80003782:	ef 48 ff c8 	st.w	r7[-56],r8
80003786:	ee e8 ff c8 	ld.d	r8,r7[-56]
8000378a:	f0 1f 00 25 	mcall	8000381c <get_time_since_last_pid+0x12c>
8000378e:	14 98       	mov	r8,r10
80003790:	16 99       	mov	r9,r11
80003792:	c3 d8       	rjmp	8000380c <get_time_since_last_pid+0x11c>
	}
	//No cycle counter overflow
	else
	{
		return cpu_cy_2_us(count-last_cycle_count, sysclk_get_cpu_hz());
80003794:	f0 1f 00 21 	mcall	80003818 <get_time_since_last_pid+0x128>
80003798:	18 98       	mov	r8,r12
8000379a:	49 f9       	lddpc	r9,80003814 <get_time_since_last_pid+0x124>
8000379c:	72 09       	ld.w	r9,r9[0x0]
8000379e:	ee fa ff e8 	ld.w	r10,r7[-24]
800037a2:	f4 09 01 09 	sub	r9,r10,r9
800037a6:	ef 49 ff fc 	st.w	r7[-4],r9
800037aa:	ef 48 ff f8 	st.w	r7[-8],r8
800037ae:	ee f2 ff fc 	ld.w	r2,r7[-4]
800037b2:	30 03       	mov	r3,0
800037b4:	ee 78 42 40 	mov	r8,1000000
800037b8:	e6 08 02 4a 	mul	r10,r3,r8
800037bc:	e4 08 10 00 	mul	r8,r2,0
800037c0:	10 0a       	add	r10,r8
800037c2:	ee 78 42 40 	mov	r8,1000000
800037c6:	e4 08 06 48 	mulu.d	r8,r2,r8
800037ca:	12 0a       	add	r10,r9
800037cc:	14 99       	mov	r9,r10
800037ce:	ee f5 ff f8 	ld.w	r5,r7[-8]
800037d2:	ef 45 ff e4 	st.w	r7[-28],r5
800037d6:	30 04       	mov	r4,0
800037d8:	ef 44 ff e0 	st.w	r7[-32],r4
800037dc:	ee e4 ff e0 	ld.d	r4,r7[-32]
800037e0:	f0 04 00 0a 	add	r10,r8,r4
800037e4:	f2 05 00 4b 	adc	r11,r9,r5
800037e8:	3f f8       	mov	r8,-1
800037ea:	3f f9       	mov	r9,-1
800037ec:	10 0a       	add	r10,r8
800037ee:	f6 09 00 4b 	adc	r11,r11,r9
800037f2:	ee f4 ff f8 	ld.w	r4,r7[-8]
800037f6:	ef 44 ff dc 	st.w	r7[-36],r4
800037fa:	30 08       	mov	r8,0
800037fc:	ef 48 ff d8 	st.w	r7[-40],r8
80003800:	ee e8 ff d8 	ld.d	r8,r7[-40]
80003804:	f0 1f 00 06 	mcall	8000381c <get_time_since_last_pid+0x12c>
80003808:	14 98       	mov	r8,r10
8000380a:	16 99       	mov	r9,r11
	}
}
8000380c:	10 9c       	mov	r12,r8
8000380e:	2f 2d       	sub	sp,-56
80003810:	e3 cd 80 bf 	ldm	sp++,r0-r5,r7,pc
80003814:	00 00       	add	r0,r0
80003816:	01 38       	ld.ub	r8,r0++
80003818:	80 00       	ld.sh	r0,r0[0x0]
8000381a:	36 d8       	mov	r8,109
8000381c:	80 00       	ld.sh	r0,r0[0x0]
8000381e:	5e 70       	retpl	r0

80003820 <calculate_actuating_variable>:

//w is set value, x is the actual meassured value	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
80003820:	eb cd 40 c0 	pushm	r6-r7,lr
80003824:	1a 97       	mov	r7,sp
80003826:	20 5d       	sub	sp,20
80003828:	ee c6 ff f4 	sub	r6,r7,-12
8000382c:	ef 4c ff f4 	st.w	r7[-12],r12
80003830:	ef 4b ff f0 	st.w	r7[-16],r11
80003834:	ef 4a ff ec 	st.w	r7[-20],r10
	time_since_start += get_time_since_last_pid();		//Calculation of the Controllers runtime
80003838:	f0 1f 00 2a 	mcall	800038e0 <calculate_actuating_variable+0xc0>
8000383c:	18 99       	mov	r9,r12
8000383e:	4a a8       	lddpc	r8,800038e4 <calculate_actuating_variable+0xc4>
80003840:	70 08       	ld.w	r8,r8[0x0]
80003842:	10 09       	add	r9,r8
80003844:	4a 88       	lddpc	r8,800038e4 <calculate_actuating_variable+0xc4>
80003846:	91 09       	st.w	r8[0x0],r9
	
	int_fast32_t e,y;
	
	e = w - x;			//Calculatibg the controll deviation
80003848:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000384c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003850:	f2 08 01 08 	sub	r8,r9,r8
80003854:	ef 48 ff f8 	st.w	r7[-8],r8
	
	e = e << PID_SHIFT_AMOUNT;
80003858:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000385c:	a5 78       	lsl	r8,0x5
8000385e:	ef 48 ff f8 	st.w	r7[-8],r8
	
	_tmp->e_int += e;	
80003862:	ee f8 ff ec 	ld.w	r8,r7[-20]
80003866:	70 19       	ld.w	r9,r8[0x4]
80003868:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000386c:	10 09       	add	r9,r8
8000386e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80003872:	91 19       	st.w	r8[0x4],r9
	
	//Calculating the actuation variable out of the controlled system include a proportional, integration and a differentation part
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
80003874:	6c 09       	ld.w	r9,r6[0x0]
80003876:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000387a:	f2 08 02 48 	mul	r8,r9,r8
8000387e:	ef 48 ff fc 	st.w	r7[-4],r8
	y += _set.i * _tmp->e_int * time_since_start;
80003882:	6c 19       	ld.w	r9,r6[0x4]
80003884:	ee f8 ff ec 	ld.w	r8,r7[-20]
80003888:	70 18       	ld.w	r8,r8[0x4]
8000388a:	b1 39       	mul	r9,r8
8000388c:	49 68       	lddpc	r8,800038e4 <calculate_actuating_variable+0xc4>
8000388e:	70 08       	ld.w	r8,r8[0x0]
80003890:	b1 39       	mul	r9,r8
80003892:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003896:	f2 08 00 08 	add	r8,r9,r8
8000389a:	ef 48 ff fc 	st.w	r7[-4],r8
	y += _set.d *(e - _tmp->e_old)/time_since_start;
8000389e:	6c 29       	ld.w	r9,r6[0x8]
800038a0:	ee f8 ff ec 	ld.w	r8,r7[-20]
800038a4:	70 08       	ld.w	r8,r8[0x0]
800038a6:	ee fa ff f8 	ld.w	r10,r7[-8]
800038aa:	f4 08 01 08 	sub	r8,r10,r8
800038ae:	f2 08 02 48 	mul	r8,r9,r8
800038b2:	48 d9       	lddpc	r9,800038e4 <calculate_actuating_variable+0xc4>
800038b4:	72 09       	ld.w	r9,r9[0x0]
800038b6:	f0 09 0d 08 	divu	r8,r8,r9
800038ba:	10 99       	mov	r9,r8
800038bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800038c0:	f2 08 00 08 	add	r8,r9,r8
800038c4:	ef 48 ff fc 	st.w	r7[-4],r8
	
	//Speichern des Wertes fr die nchste Regelung
	//Save the Control Deviation for the next controlling cycle
	_tmp->e_old = e;
800038c8:	ee f8 ff ec 	ld.w	r8,r7[-20]
800038cc:	ee f9 ff f8 	ld.w	r9,r7[-8]
800038d0:	91 09       	st.w	r8[0x0],r9
	
	return y >> PID_SHIFT_AMOUNT;
800038d2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800038d6:	a5 58       	asr	r8,0x5
}
800038d8:	10 9c       	mov	r12,r8
800038da:	2f bd       	sub	sp,-20
800038dc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800038e0:	80 00       	ld.sh	r0,r0[0x0]
800038e2:	36 f0       	mov	r0,111
800038e4:	00 00       	add	r0,r0
800038e6:	01 18       	ld.sh	r8,r0++

800038e8 <control>:
		//}
	}
}*/
	
void control()
{
800038e8:	eb cd 40 80 	pushm	r7,lr
800038ec:	1a 97       	mov	r7,sp
800038ee:	20 fd       	sub	sp,60
	struct bno055_euler_t x;
	x = read_sensor_euler();
800038f0:	ee c8 00 20 	sub	r8,r7,32
800038f4:	10 9c       	mov	r12,r8
800038f6:	f0 1f 00 5f 	mcall	80003a70 <control+0x188>
	struct bno055_euler_t y = {0,0,0};
800038fa:	30 08       	mov	r8,0
800038fc:	ef 48 ff d4 	st.w	r7[-44],r8
80003900:	30 08       	mov	r8,0
80003902:	ef 48 ff d8 	st.w	r7[-40],r8
80003906:	30 08       	mov	r8,0
80003908:	ef 48 ff dc 	st.w	r7[-36],r8
		//}
	//}
	
		
	//throttle constant for the controller
	uint_fast32_t _thr = 0;
8000390c:	30 08       	mov	r8,0
8000390e:	ef 48 ff ec 	st.w	r7[-20],r8
	static pid_tmp r_tmp = {0,0};
//	static pid_tmp thr_tmp = {0,0};
	
	
	//calculate all actuating variables 
	y.p = calculate_actuating_variable(set.pid_pitch, app_euler.p, x.p, &p_tmp);
80003912:	ee fe ff e8 	ld.w	lr,r7[-24]
80003916:	4d 88       	lddpc	r8,80003a74 <control+0x18c>
80003918:	70 2c       	ld.w	r12,r8[0x8]
8000391a:	4d 88       	lddpc	r8,80003a78 <control+0x190>
8000391c:	20 3d       	sub	sp,12
8000391e:	1a 99       	mov	r9,sp
80003920:	12 9a       	mov	r10,r9
80003922:	f0 cb ff f0 	sub	r11,r8,-16
80003926:	f6 e8 00 00 	ld.d	r8,r11[0]
8000392a:	f4 e9 00 00 	st.d	r10[0],r8
8000392e:	76 28       	ld.w	r8,r11[0x8]
80003930:	95 28       	st.w	r10[0x8],r8
80003932:	4d 3a       	lddpc	r10,80003a7c <control+0x194>
80003934:	1c 9b       	mov	r11,lr
80003936:	f0 1f 00 53 	mcall	80003a80 <control+0x198>
8000393a:	2f dd       	sub	sp,-12
8000393c:	18 98       	mov	r8,r12
8000393e:	ef 48 ff dc 	st.w	r7[-36],r8
	y.r = calculate_actuating_variable(set.pid_roll, app_euler.r, x.r, &r_tmp);
80003942:	ee fe ff e4 	ld.w	lr,r7[-28]
80003946:	4c c8       	lddpc	r8,80003a74 <control+0x18c>
80003948:	70 1c       	ld.w	r12,r8[0x4]
8000394a:	4c c8       	lddpc	r8,80003a78 <control+0x190>
8000394c:	20 3d       	sub	sp,12
8000394e:	1a 99       	mov	r9,sp
80003950:	12 9a       	mov	r10,r9
80003952:	f0 cb ff e4 	sub	r11,r8,-28
80003956:	f6 e8 00 00 	ld.d	r8,r11[0]
8000395a:	f4 e9 00 00 	st.d	r10[0],r8
8000395e:	76 28       	ld.w	r8,r11[0x8]
80003960:	95 28       	st.w	r10[0x8],r8
80003962:	4c 9a       	lddpc	r10,80003a84 <control+0x19c>
80003964:	1c 9b       	mov	r11,lr
80003966:	f0 1f 00 47 	mcall	80003a80 <control+0x198>
8000396a:	2f dd       	sub	sp,-12
8000396c:	18 98       	mov	r8,r12
8000396e:	ef 48 ff d8 	st.w	r7[-40],r8
	y.h = calculate_actuating_variable(set.pid_yaw, app_euler.h, x.h, &h_tmp);
80003972:	ee fe ff e0 	ld.w	lr,r7[-32]
80003976:	4c 08       	lddpc	r8,80003a74 <control+0x18c>
80003978:	70 0c       	ld.w	r12,r8[0x0]
8000397a:	4c 08       	lddpc	r8,80003a78 <control+0x190>
8000397c:	20 3d       	sub	sp,12
8000397e:	1a 99       	mov	r9,sp
80003980:	12 9a       	mov	r10,r9
80003982:	f0 cb ff fc 	sub	r11,r8,-4
80003986:	f6 e8 00 00 	ld.d	r8,r11[0]
8000398a:	f4 e9 00 00 	st.d	r10[0],r8
8000398e:	76 28       	ld.w	r8,r11[0x8]
80003990:	95 28       	st.w	r10[0x8],r8
80003992:	4b ea       	lddpc	r10,80003a88 <control+0x1a0>
80003994:	1c 9b       	mov	r11,lr
80003996:	f0 1f 00 3b 	mcall	80003a80 <control+0x198>
8000399a:	2f dd       	sub	sp,-12
8000399c:	18 98       	mov	r8,r12
8000399e:	ef 48 ff d4 	st.w	r7[-44],r8
	//int_fast32_t throttle = calculate_actuating_variable(set.pid_throttle, throotle, _thr, &thr_tmp);
	
	//Add all actuating variables to the motor speeds
	uint_fast32_t _esc0 = y.r + y.h +  y.p + throotle;
800039a2:	ee f9 ff d8 	ld.w	r9,r7[-40]
800039a6:	ee f8 ff d4 	ld.w	r8,r7[-44]
800039aa:	10 09       	add	r9,r8
800039ac:	ee f8 ff dc 	ld.w	r8,r7[-36]
800039b0:	f2 08 00 08 	add	r8,r9,r8
800039b4:	10 99       	mov	r9,r8
800039b6:	4b 68       	lddpc	r8,80003a8c <control+0x1a4>
800039b8:	70 08       	ld.w	r8,r8[0x0]
800039ba:	f2 08 00 08 	add	r8,r9,r8
800039be:	ef 48 ff f0 	st.w	r7[-16],r8
	uint_fast32_t _esc1 = (-y.r) + y.h +  (-y.p) + throotle;
800039c2:	ee f9 ff d4 	ld.w	r9,r7[-44]
800039c6:	ee f8 ff d8 	ld.w	r8,r7[-40]
800039ca:	10 19       	sub	r9,r8
800039cc:	ee f8 ff dc 	ld.w	r8,r7[-36]
800039d0:	f2 08 01 08 	sub	r8,r9,r8
800039d4:	10 99       	mov	r9,r8
800039d6:	4a e8       	lddpc	r8,80003a8c <control+0x1a4>
800039d8:	70 08       	ld.w	r8,r8[0x0]
800039da:	f2 08 00 08 	add	r8,r9,r8
800039de:	ef 48 ff f4 	st.w	r7[-12],r8
	uint_fast32_t _esc2 = y.r + (-y.h) +  y.p + throotle;
800039e2:	ee f9 ff d8 	ld.w	r9,r7[-40]
800039e6:	ee f8 ff d4 	ld.w	r8,r7[-44]
800039ea:	10 19       	sub	r9,r8
800039ec:	ee f8 ff dc 	ld.w	r8,r7[-36]
800039f0:	f2 08 00 08 	add	r8,r9,r8
800039f4:	10 99       	mov	r9,r8
800039f6:	4a 68       	lddpc	r8,80003a8c <control+0x1a4>
800039f8:	70 08       	ld.w	r8,r8[0x0]
800039fa:	f2 08 00 08 	add	r8,r9,r8
800039fe:	ef 48 ff f8 	st.w	r7[-8],r8
	uint_fast32_t _esc3 =(-y.r) + (-y.h) +  (-y.p) + throotle;
80003a02:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003a06:	f0 09 11 00 	rsub	r9,r8,0
80003a0a:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003a0e:	10 19       	sub	r9,r8
80003a10:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003a14:	f2 08 01 08 	sub	r8,r9,r8
80003a18:	10 99       	mov	r9,r8
80003a1a:	49 d8       	lddpc	r8,80003a8c <control+0x1a4>
80003a1c:	70 08       	ld.w	r8,r8[0x0]
80003a1e:	f2 08 00 08 	add	r8,r9,r8
80003a22:	ef 48 ff fc 	st.w	r7[-4],r8
	
	//TODO: check
	motor_values_t speed;
	speed.position[MOTOR_POS_FL] = _esc0;
80003a26:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003a2a:	ef 48 ff c4 	st.w	r7[-60],r8
	speed.position[MOTOR_POS_FR] = _esc1;
80003a2e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003a32:	ef 48 ff c8 	st.w	r7[-56],r8
	speed.position[MOTOR_POS_BL] = _esc2;
80003a36:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003a3a:	ef 48 ff cc 	st.w	r7[-52],r8
	speed.position[MOTOR_POS_BR] = _esc3;
80003a3e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003a42:	ef 48 ff d0 	st.w	r7[-48],r8
	
	
	set_motor_speeds(speed);
80003a46:	20 4d       	sub	sp,16
80003a48:	1a 98       	mov	r8,sp
80003a4a:	ee c9 00 3c 	sub	r9,r7,60
80003a4e:	20 08       	sub	r8,0
80003a50:	20 09       	sub	r9,0
80003a52:	72 0a       	ld.w	r10,r9[0x0]
80003a54:	91 0a       	st.w	r8[0x0],r10
80003a56:	72 1a       	ld.w	r10,r9[0x4]
80003a58:	91 1a       	st.w	r8[0x4],r10
80003a5a:	72 2a       	ld.w	r10,r9[0x8]
80003a5c:	91 2a       	st.w	r8[0x8],r10
80003a5e:	72 39       	ld.w	r9,r9[0xc]
80003a60:	91 39       	st.w	r8[0xc],r9
80003a62:	f0 1f 00 0c 	mcall	80003a90 <control+0x1a8>
80003a66:	2f cd       	sub	sp,-16
80003a68:	2f 1d       	sub	sp,-60
80003a6a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a6e:	00 00       	add	r0,r0
80003a70:	80 00       	ld.sh	r0,r0[0x0]
80003a72:	45 18       	lddsp	r8,sp[0x144]
80003a74:	00 00       	add	r0,r0
80003a76:	01 1c       	ld.sh	r12,r0++
80003a78:	00 00       	add	r0,r0
80003a7a:	01 5c       	ld.sh	r12,--r0
80003a7c:	00 00       	add	r0,r0
80003a7e:	00 0c       	add	r12,r0
80003a80:	80 00       	ld.sh	r0,r0[0x0]
80003a82:	38 20       	mov	r0,-126
80003a84:	00 00       	add	r0,r0
80003a86:	00 14       	sub	r4,r0
80003a88:	00 00       	add	r0,r0
80003a8a:	00 1c       	sub	r12,r0
80003a8c:	00 00       	add	r0,r0
80003a8e:	01 34       	ld.ub	r4,r0++
80003a90:	80 00       	ld.sh	r0,r0[0x0]
80003a92:	36 24       	mov	r4,98

80003a94 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80003a94:	eb cd 40 80 	pushm	r7,lr
80003a98:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80003a9a:	e0 68 0e 00 	mov	r8,3584
80003a9e:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003aa2:	10 9c       	mov	r12,r8
80003aa4:	e3 cd 80 80 	ldm	sp++,r7,pc

80003aa8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80003aa8:	eb cd 40 80 	pushm	r7,lr
80003aac:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80003aae:	f0 1f 00 04 	mcall	80003abc <sysclk_get_cpu_hz+0x14>
80003ab2:	18 98       	mov	r8,r12
80003ab4:	a3 88       	lsr	r8,0x2
}
80003ab6:	10 9c       	mov	r12,r8
80003ab8:	e3 cd 80 80 	ldm	sp++,r7,pc
80003abc:	80 00       	ld.sh	r0,r0[0x0]
80003abe:	3a 94       	mov	r4,-87

80003ac0 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80003ac0:	eb cd 40 80 	pushm	r7,lr
80003ac4:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003ac6:	f0 1f 00 04 	mcall	80003ad4 <sysclk_get_pba_hz+0x14>
80003aca:	18 98       	mov	r8,r12
80003acc:	a3 88       	lsr	r8,0x2
}
80003ace:	10 9c       	mov	r12,r8
80003ad0:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ad4:	80 00       	ld.sh	r0,r0[0x0]
80003ad6:	3a 94       	mov	r4,-87

80003ad8 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003ad8:	eb cd 40 80 	pushm	r7,lr
80003adc:	1a 97       	mov	r7,sp
80003ade:	20 1d       	sub	sp,4
80003ae0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003ae4:	ee fb ff fc 	ld.w	r11,r7[-4]
80003ae8:	30 1c       	mov	r12,1
80003aea:	f0 1f 00 03 	mcall	80003af4 <sysclk_enable_hsb_module+0x1c>
}
80003aee:	2f fd       	sub	sp,-4
80003af0:	e3 cd 80 80 	ldm	sp++,r7,pc
80003af4:	80 00       	ld.sh	r0,r0[0x0]
80003af6:	50 58       	stdsp	sp[0x14],r8

80003af8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003af8:	eb cd 40 80 	pushm	r7,lr
80003afc:	1a 97       	mov	r7,sp
80003afe:	20 1d       	sub	sp,4
80003b00:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003b04:	ee fb ff fc 	ld.w	r11,r7[-4]
80003b08:	30 2c       	mov	r12,2
80003b0a:	f0 1f 00 03 	mcall	80003b14 <sysclk_enable_pba_module+0x1c>
}
80003b0e:	2f fd       	sub	sp,-4
80003b10:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b14:	80 00       	ld.sh	r0,r0[0x0]
80003b16:	50 58       	stdsp	sp[0x14],r8

80003b18 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003b18:	eb cd 40 80 	pushm	r7,lr
80003b1c:	1a 97       	mov	r7,sp
80003b1e:	20 1d       	sub	sp,4
80003b20:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003b24:	ee fb ff fc 	ld.w	r11,r7[-4]
80003b28:	30 3c       	mov	r12,3
80003b2a:	f0 1f 00 03 	mcall	80003b34 <sysclk_enable_pbb_module+0x1c>
}
80003b2e:	2f fd       	sub	sp,-4
80003b30:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b34:	80 00       	ld.sh	r0,r0[0x0]
80003b36:	50 58       	stdsp	sp[0x14],r8

80003b38 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003b38:	eb cd 40 80 	pushm	r7,lr
80003b3c:	1a 97       	mov	r7,sp
80003b3e:	20 1d       	sub	sp,4
80003b40:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003b44:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003b48:	fe 58 38 00 	cp.w	r8,-51200
80003b4c:	e0 80 00 8a 	breq	80003c60 <sysclk_enable_peripheral_clock+0x128>
80003b50:	e0 8b 00 33 	brhi	80003bb6 <sysclk_enable_peripheral_clock+0x7e>
80003b54:	fe 58 14 00 	cp.w	r8,-60416
80003b58:	c6 80       	breq	80003c28 <sysclk_enable_peripheral_clock+0xf0>
80003b5a:	e0 8b 00 18 	brhi	80003b8a <sysclk_enable_peripheral_clock+0x52>
80003b5e:	fe 48 14 00 	cp.w	r8,-125952
80003b62:	e0 80 00 be 	breq	80003cde <sysclk_enable_peripheral_clock+0x1a6>
80003b66:	e0 8b 00 0b 	brhi	80003b7c <sysclk_enable_peripheral_clock+0x44>
80003b6a:	fe 48 00 00 	cp.w	r8,-131072
80003b6e:	e0 80 00 ad 	breq	80003cc8 <sysclk_enable_peripheral_clock+0x190>
80003b72:	fe 48 10 00 	cp.w	r8,-126976
80003b76:	e0 80 00 b0 	breq	80003cd6 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b7a:	cb 98       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b7c:	fe 58 00 00 	cp.w	r8,-65536
80003b80:	c4 90       	breq	80003c12 <sysclk_enable_peripheral_clock+0xda>
80003b82:	fe 58 10 00 	cp.w	r8,-61440
80003b86:	c4 d0       	breq	80003c20 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b88:	cb 28       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b8a:	fe 58 20 00 	cp.w	r8,-57344
80003b8e:	c5 90       	breq	80003c40 <sysclk_enable_peripheral_clock+0x108>
80003b90:	e0 8b 00 09 	brhi	80003ba2 <sysclk_enable_peripheral_clock+0x6a>
80003b94:	fe 58 18 00 	cp.w	r8,-59392
80003b98:	c4 c0       	breq	80003c30 <sysclk_enable_peripheral_clock+0xf8>
80003b9a:	fe 58 1c 00 	cp.w	r8,-58368
80003b9e:	c4 d0       	breq	80003c38 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003ba0:	ca 68       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003ba2:	fe 58 30 00 	cp.w	r8,-53248
80003ba6:	c5 50       	breq	80003c50 <sysclk_enable_peripheral_clock+0x118>
80003ba8:	fe 58 34 00 	cp.w	r8,-52224
80003bac:	c5 60       	breq	80003c58 <sysclk_enable_peripheral_clock+0x120>
80003bae:	fe 58 28 00 	cp.w	r8,-55296
80003bb2:	c4 b0       	breq	80003c48 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003bb4:	c9 c8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003bb6:	fe 58 50 00 	cp.w	r8,-45056
80003bba:	c6 b0       	breq	80003c90 <sysclk_enable_peripheral_clock+0x158>
80003bbc:	e0 8b 00 15 	brhi	80003be6 <sysclk_enable_peripheral_clock+0xae>
80003bc0:	fe 58 44 00 	cp.w	r8,-48128
80003bc4:	c5 a0       	breq	80003c78 <sysclk_enable_peripheral_clock+0x140>
80003bc6:	e0 8b 00 09 	brhi	80003bd8 <sysclk_enable_peripheral_clock+0xa0>
80003bca:	fe 58 3c 00 	cp.w	r8,-50176
80003bce:	c4 d0       	breq	80003c68 <sysclk_enable_peripheral_clock+0x130>
80003bd0:	fe 58 40 00 	cp.w	r8,-49152
80003bd4:	c4 e0       	breq	80003c70 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003bd6:	c8 b8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003bd8:	fe 58 48 00 	cp.w	r8,-47104
80003bdc:	c5 20       	breq	80003c80 <sysclk_enable_peripheral_clock+0x148>
80003bde:	fe 58 4c 00 	cp.w	r8,-46080
80003be2:	c5 30       	breq	80003c88 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003be4:	c8 48       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003be6:	fe 58 5c 00 	cp.w	r8,-41984
80003bea:	c5 f0       	breq	80003ca8 <sysclk_enable_peripheral_clock+0x170>
80003bec:	e0 8b 00 09 	brhi	80003bfe <sysclk_enable_peripheral_clock+0xc6>
80003bf0:	fe 58 54 00 	cp.w	r8,-44032
80003bf4:	c5 20       	breq	80003c98 <sysclk_enable_peripheral_clock+0x160>
80003bf6:	fe 58 58 00 	cp.w	r8,-43008
80003bfa:	c5 30       	breq	80003ca0 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003bfc:	c7 88       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003bfe:	fe 58 64 00 	cp.w	r8,-39936
80003c02:	c5 b0       	breq	80003cb8 <sysclk_enable_peripheral_clock+0x180>
80003c04:	fe 58 68 00 	cp.w	r8,-38912
80003c08:	c5 c0       	breq	80003cc0 <sysclk_enable_peripheral_clock+0x188>
80003c0a:	fe 58 60 00 	cp.w	r8,-40960
80003c0e:	c5 10       	breq	80003cb0 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003c10:	c6 e8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003c12:	30 4c       	mov	r12,4
80003c14:	f0 1f 00 38 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003c18:	30 0c       	mov	r12,0
80003c1a:	f0 1f 00 38 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c1e:	c6 78       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003c20:	30 1c       	mov	r12,1
80003c22:	f0 1f 00 36 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c26:	c6 38       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003c28:	30 2c       	mov	r12,2
80003c2a:	f0 1f 00 34 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c2e:	c5 f8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003c30:	30 3c       	mov	r12,3
80003c32:	f0 1f 00 32 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c36:	c5 b8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003c38:	30 4c       	mov	r12,4
80003c3a:	f0 1f 00 30 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c3e:	c5 78       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003c40:	30 5c       	mov	r12,5
80003c42:	f0 1f 00 2e 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c46:	c5 38       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003c48:	30 6c       	mov	r12,6
80003c4a:	f0 1f 00 2c 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c4e:	c4 f8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003c50:	30 7c       	mov	r12,7
80003c52:	f0 1f 00 2a 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c56:	c4 b8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003c58:	30 8c       	mov	r12,8
80003c5a:	f0 1f 00 28 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c5e:	c4 78       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003c60:	30 9c       	mov	r12,9
80003c62:	f0 1f 00 26 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c66:	c4 38       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003c68:	30 ac       	mov	r12,10
80003c6a:	f0 1f 00 24 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c6e:	c3 f8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003c70:	30 bc       	mov	r12,11
80003c72:	f0 1f 00 22 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c76:	c3 b8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003c78:	30 cc       	mov	r12,12
80003c7a:	f0 1f 00 20 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c7e:	c3 78       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003c80:	30 dc       	mov	r12,13
80003c82:	f0 1f 00 1e 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c86:	c3 38       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003c88:	30 ec       	mov	r12,14
80003c8a:	f0 1f 00 1c 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c8e:	c2 f8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003c90:	30 fc       	mov	r12,15
80003c92:	f0 1f 00 1a 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c96:	c2 b8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003c98:	31 0c       	mov	r12,16
80003c9a:	f0 1f 00 18 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c9e:	c2 78       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003ca0:	31 1c       	mov	r12,17
80003ca2:	f0 1f 00 16 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ca6:	c2 38       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003ca8:	31 2c       	mov	r12,18
80003caa:	f0 1f 00 14 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003cae:	c1 f8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003cb0:	31 3c       	mov	r12,19
80003cb2:	f0 1f 00 12 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003cb6:	c1 b8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003cb8:	31 4c       	mov	r12,20
80003cba:	f0 1f 00 10 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003cbe:	c1 78       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003cc0:	31 5c       	mov	r12,21
80003cc2:	f0 1f 00 0e 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003cc6:	c1 38       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003cc8:	30 3c       	mov	r12,3
80003cca:	f0 1f 00 0b 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003cce:	30 0c       	mov	r12,0
80003cd0:	f0 1f 00 0b 	mcall	80003cfc <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003cd4:	c0 c8       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003cd6:	30 1c       	mov	r12,1
80003cd8:	f0 1f 00 09 	mcall	80003cfc <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003cdc:	c0 88       	rjmp	80003cec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003cde:	30 0c       	mov	r12,0
80003ce0:	f0 1f 00 05 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003ce4:	30 2c       	mov	r12,2
80003ce6:	f0 1f 00 06 	mcall	80003cfc <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003cea:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003cec:	2f fd       	sub	sp,-4
80003cee:	e3 cd 80 80 	ldm	sp++,r7,pc
80003cf2:	00 00       	add	r0,r0
80003cf4:	80 00       	ld.sh	r0,r0[0x0]
80003cf6:	3a d8       	mov	r8,-83
80003cf8:	80 00       	ld.sh	r0,r0[0x0]
80003cfa:	3a f8       	mov	r8,-81
80003cfc:	80 00       	ld.sh	r0,r0[0x0]
80003cfe:	3b 18       	mov	r8,-79

80003d00 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003d00:	eb cd 40 80 	pushm	r7,lr
80003d04:	1a 97       	mov	r7,sp
80003d06:	20 cd       	sub	sp,48
80003d08:	ef 4c ff d4 	st.w	r7[-44],r12
80003d0c:	ef 4b ff d0 	st.w	r7[-48],r11
80003d10:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003d14:	ef 48 ff dc 	st.w	r7[-36],r8
80003d18:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003d1c:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003d20:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003d24:	58 18       	cp.w	r8,1
80003d26:	c2 11       	brne	80003d68 <ioport_set_pin_dir+0x68>
80003d28:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003d2c:	ef 48 ff e0 	st.w	r7[-32],r8
80003d30:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003d34:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003d38:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003d3c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003d3e:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003d42:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003d46:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003d48:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003d4c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003d50:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003d54:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003d58:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003d5c:	30 1a       	mov	r10,1
80003d5e:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003d62:	f1 49 00 44 	st.w	r8[68],r9
80003d66:	c2 48       	rjmp	80003dae <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003d68:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003d6c:	58 08       	cp.w	r8,0
80003d6e:	c2 01       	brne	80003dae <ioport_set_pin_dir+0xae>
80003d70:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003d74:	ef 48 ff f0 	st.w	r7[-16],r8
80003d78:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003d7c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003d80:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003d84:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003d86:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003d8a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d8e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003d90:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003d94:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003d98:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003d9c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003da0:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003da4:	30 1a       	mov	r10,1
80003da6:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003daa:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003dae:	2f 4d       	sub	sp,-48
80003db0:	e3 cd 80 80 	ldm	sp++,r7,pc

80003db4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80003db4:	eb cd 40 80 	pushm	r7,lr
80003db8:	1a 97       	mov	r7,sp
80003dba:	20 cd       	sub	sp,48
80003dbc:	ef 4c ff d4 	st.w	r7[-44],r12
80003dc0:	16 98       	mov	r8,r11
80003dc2:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80003dc6:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80003dca:	ee f9 ff d4 	ld.w	r9,r7[-44]
80003dce:	ef 49 ff dc 	st.w	r7[-36],r9
80003dd2:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80003dd6:	ef 39 ff db 	ld.ub	r9,r7[-37]
80003dda:	30 08       	mov	r8,0
80003ddc:	f0 09 18 00 	cp.b	r9,r8
80003de0:	c2 10       	breq	80003e22 <ioport_set_pin_level+0x6e>
80003de2:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003de6:	ef 48 ff e0 	st.w	r7[-32],r8
80003dea:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003dee:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003df2:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003df6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003df8:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003dfc:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003e00:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003e02:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003e06:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003e0a:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003e0e:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003e12:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003e16:	30 1a       	mov	r10,1
80003e18:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003e1c:	f1 49 00 54 	st.w	r8[84],r9
80003e20:	c2 08       	rjmp	80003e60 <ioport_set_pin_level+0xac>
80003e22:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003e26:	ef 48 ff f0 	st.w	r7[-16],r8
80003e2a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003e2e:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003e32:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003e36:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003e38:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003e3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e40:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003e42:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003e46:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003e4a:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003e4e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003e52:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003e56:	30 1a       	mov	r10,1
80003e58:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003e5c:	f1 49 00 58 	st.w	r8[88],r9
}
80003e60:	2f 4d       	sub	sp,-48
80003e62:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e66:	d7 03       	nop

80003e68 <sensor_init>:
 *  Author: Markus
 */ 
#include "asf.h"
#include "sensor.h" 

void sensor_init(void){
80003e68:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80003e6c:	1a 97       	mov	r7,sp
80003e6e:	fa cd 00 b8 	sub	sp,sp,184
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
80003e72:	30 1b       	mov	r11,1
80003e74:	31 0c       	mov	r12,16
80003e76:	f0 1f 01 30 	mcall	80004334 <sensor_init+0x4cc>
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
80003e7a:	30 1b       	mov	r11,1
80003e7c:	30 8c       	mov	r12,8
80003e7e:	f0 1f 01 2e 	mcall	80004334 <sensor_init+0x4cc>
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
80003e82:	30 0b       	mov	r11,0
80003e84:	30 dc       	mov	r12,13
80003e86:	f0 1f 01 2c 	mcall	80004334 <sensor_init+0x4cc>
	
	sensor_led_init();
80003e8a:	f0 1f 01 2c 	mcall	80004338 <sensor_init+0x4d0>
	
	//TODO: CHECK BOOT_SENS PIN LEVEL (NOT HIGH??)
	
	//ioport_set_pin_level(BOOT_SENS, HIGH);
	ioport_set_pin_level(ADDR0_SENS, ADDR0_SENS_LEVEL);
80003e8e:	30 0b       	mov	r11,0
80003e90:	31 0c       	mov	r12,16
80003e92:	f0 1f 01 2b 	mcall	8000433c <sensor_init+0x4d4>
	ioport_set_pin_level(RST_SENS, LOW);
80003e96:	30 0b       	mov	r11,0
80003e98:	30 8c       	mov	r12,8
80003e9a:	f0 1f 01 29 	mcall	8000433c <sensor_init+0x4d4>
	
	sysclk_enable_peripheral_clock(TWI_SENS);
80003e9e:	fe 7c 40 00 	mov	r12,-49152
80003ea2:	f0 1f 01 28 	mcall	80004340 <sensor_init+0x4d8>
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
80003ea6:	30 2b       	mov	r11,2
80003ea8:	fe fc 04 9c 	ld.w	r12,pc[1180]
80003eac:	f0 1f 01 27 	mcall	80004348 <sensor_init+0x4e0>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
80003eb0:	32 88       	mov	r8,40
80003eb2:	ef 48 ff 98 	st.w	r7[-104],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
80003eb6:	f0 1f 01 26 	mcall	8000434c <sensor_init+0x4e4>
80003eba:	18 98       	mov	r8,r12
80003ebc:	ef 48 ff 90 	st.w	r7[-112],r8
	_twi_opt.smbus = false;
80003ec0:	30 08       	mov	r8,0
80003ec2:	ef 68 ff 9c 	st.b	r7[-100],r8
	_twi_opt.speed = TWI_SENS_SPEED;
80003ec6:	e6 68 1a 80 	mov	r8,400000
80003eca:	ef 48 ff 94 	st.w	r7[-108],r8
	
	delay_ms(5);
80003ece:	f0 1f 01 21 	mcall	80004350 <sensor_init+0x4e8>
80003ed2:	18 98       	mov	r8,r12
80003ed4:	30 59       	mov	r9,5
80003ed6:	ef 49 ff a4 	st.w	r7[-92],r9
80003eda:	ef 48 ff a0 	st.w	r7[-96],r8
80003ede:	ee f8 ff a4 	ld.w	r8,r7[-92]
80003ee2:	ef 48 ff ac 	st.w	r7[-84],r8
80003ee6:	ee f8 ff a0 	ld.w	r8,r7[-96]
80003eea:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80003eee:	ee fc ff ac 	ld.w	r12,r7[-84]
80003ef2:	ef 4c ff 54 	st.w	r7[-172],r12
80003ef6:	30 0b       	mov	r11,0
80003ef8:	ef 4b ff 50 	st.w	r7[-176],r11
80003efc:	ee f9 ff a8 	ld.w	r9,r7[-88]
80003f00:	ef 49 ff 4c 	st.w	r7[-180],r9
80003f04:	30 08       	mov	r8,0
80003f06:	ef 48 ff 48 	st.w	r7[-184],r8
80003f0a:	ee fa ff 50 	ld.w	r10,r7[-176]
80003f0e:	ee fc ff 4c 	ld.w	r12,r7[-180]
80003f12:	b9 3a       	mul	r10,r12
80003f14:	ee f8 ff 48 	ld.w	r8,r7[-184]
80003f18:	ee fb ff 54 	ld.w	r11,r7[-172]
80003f1c:	b7 38       	mul	r8,r11
80003f1e:	10 0a       	add	r10,r8
80003f20:	ee fc ff 54 	ld.w	r12,r7[-172]
80003f24:	ee fb ff 4c 	ld.w	r11,r7[-180]
80003f28:	f8 0b 06 48 	mulu.d	r8,r12,r11
80003f2c:	12 0a       	add	r10,r9
80003f2e:	14 99       	mov	r9,r10
80003f30:	e0 6a 03 e7 	mov	r10,999
80003f34:	30 0b       	mov	r11,0
80003f36:	f0 0a 00 0a 	add	r10,r8,r10
80003f3a:	f2 0b 00 4b 	adc	r11,r9,r11
80003f3e:	e0 68 03 e8 	mov	r8,1000
80003f42:	30 09       	mov	r9,0
80003f44:	f0 1f 01 04 	mcall	80004354 <sensor_init+0x4ec>
80003f48:	14 98       	mov	r8,r10
80003f4a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80003f4c:	ef 48 ff b4 	st.w	r7[-76],r8
80003f50:	ee c8 00 98 	sub	r8,r7,152
80003f54:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003f58:	e1 b8 00 42 	mfsr	r8,0x108
80003f5c:	10 99       	mov	r9,r8
80003f5e:	ee f8 ff b0 	ld.w	r8,r7[-80]
80003f62:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003f64:	ee f8 ff b0 	ld.w	r8,r7[-80]
80003f68:	70 09       	ld.w	r9,r8[0x0]
80003f6a:	ee f8 ff b4 	ld.w	r8,r7[-76]
80003f6e:	10 09       	add	r9,r8
80003f70:	ee f8 ff b0 	ld.w	r8,r7[-80]
80003f74:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80003f76:	ee f9 ff b0 	ld.w	r9,r7[-80]
80003f7a:	30 08       	mov	r8,0
80003f7c:	f3 68 00 08 	st.b	r9[8],r8
80003f80:	ee c8 00 98 	sub	r8,r7,152
80003f84:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003f88:	e1 b8 00 42 	mfsr	r8,0x108
80003f8c:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80003f90:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003f94:	f1 39 00 08 	ld.ub	r9,r8[8]
80003f98:	30 28       	mov	r8,2
80003f9a:	f0 09 18 00 	cp.b	r9,r8
80003f9e:	c0 31       	brne	80003fa4 <sensor_init+0x13c>
    return false;
80003fa0:	30 08       	mov	r8,0
80003fa2:	c4 38       	rjmp	80004028 <sensor_init+0x1c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80003fa4:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003fa8:	f1 39 00 08 	ld.ub	r9,r8[8]
80003fac:	30 18       	mov	r8,1
80003fae:	f0 09 18 00 	cp.b	r9,r8
80003fb2:	c0 31       	brne	80003fb8 <sensor_init+0x150>
    return true;
80003fb4:	30 18       	mov	r8,1
80003fb6:	c3 98       	rjmp	80004028 <sensor_init+0x1c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003fb8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003fbc:	70 09       	ld.w	r9,r8[0x0]
80003fbe:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003fc2:	70 18       	ld.w	r8,r8[0x4]
80003fc4:	10 39       	cp.w	r9,r8
80003fc6:	e0 88 00 1a 	brls	80003ffa <sensor_init+0x192>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003fca:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003fce:	70 08       	ld.w	r8,r8[0x0]
80003fd0:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003fd4:	10 39       	cp.w	r9,r8
80003fd6:	c1 02       	brcc	80003ff6 <sensor_init+0x18e>
80003fd8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003fdc:	70 18       	ld.w	r8,r8[0x4]
80003fde:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003fe2:	10 39       	cp.w	r9,r8
80003fe4:	e0 88 00 09 	brls	80003ff6 <sensor_init+0x18e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80003fe8:	ee f9 ff b8 	ld.w	r9,r7[-72]
80003fec:	30 18       	mov	r8,1
80003fee:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80003ff2:	30 18       	mov	r8,1
80003ff4:	c1 a8       	rjmp	80004028 <sensor_init+0x1c0>
    }
    return false;
80003ff6:	30 08       	mov	r8,0
80003ff8:	c1 88       	rjmp	80004028 <sensor_init+0x1c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003ffa:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003ffe:	70 08       	ld.w	r8,r8[0x0]
80004000:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004004:	10 39       	cp.w	r9,r8
80004006:	c0 93       	brcs	80004018 <sensor_init+0x1b0>
80004008:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000400c:	70 18       	ld.w	r8,r8[0x4]
8000400e:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004012:	10 39       	cp.w	r9,r8
80004014:	e0 88 00 09 	brls	80004026 <sensor_init+0x1be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004018:	ee f9 ff b8 	ld.w	r9,r7[-72]
8000401c:	30 18       	mov	r8,1
8000401e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004022:	30 18       	mov	r8,1
80004024:	c0 28       	rjmp	80004028 <sensor_init+0x1c0>
    }
    return false;
80004026:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004028:	58 08       	cp.w	r8,0
8000402a:	ca b0       	breq	80003f80 <sensor_init+0x118>
	ioport_set_pin_level(RST_SENS, HIGH);
8000402c:	30 1b       	mov	r11,1
8000402e:	30 8c       	mov	r12,8
80004030:	f0 1f 00 c3 	mcall	8000433c <sensor_init+0x4d4>
	delay_ms(BNO055_STARTUP_TIME_MS);							//SENSOR STARTUP TIME
80004034:	f0 1f 00 c7 	mcall	80004350 <sensor_init+0x4e8>
80004038:	18 98       	mov	r8,r12
8000403a:	e0 69 02 bc 	mov	r9,700
8000403e:	ef 49 ff c4 	st.w	r7[-60],r9
80004042:	ef 48 ff c0 	st.w	r7[-64],r8
80004046:	ee f8 ff c4 	ld.w	r8,r7[-60]
8000404a:	ef 48 ff cc 	st.w	r7[-52],r8
8000404e:	ee f8 ff c0 	ld.w	r8,r7[-64]
80004052:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004056:	ee f9 ff cc 	ld.w	r9,r7[-52]
8000405a:	ef 49 ff 64 	st.w	r7[-156],r9
8000405e:	30 08       	mov	r8,0
80004060:	ef 48 ff 60 	st.w	r7[-160],r8
80004064:	ee fc ff c8 	ld.w	r12,r7[-56]
80004068:	ef 4c ff 5c 	st.w	r7[-164],r12
8000406c:	30 0b       	mov	r11,0
8000406e:	ef 4b ff 58 	st.w	r7[-168],r11
80004072:	ee fa ff 60 	ld.w	r10,r7[-160]
80004076:	ee f9 ff 5c 	ld.w	r9,r7[-164]
8000407a:	b3 3a       	mul	r10,r9
8000407c:	ee f8 ff 58 	ld.w	r8,r7[-168]
80004080:	ee fc ff 64 	ld.w	r12,r7[-156]
80004084:	b9 38       	mul	r8,r12
80004086:	10 0a       	add	r10,r8
80004088:	ee fb ff 64 	ld.w	r11,r7[-156]
8000408c:	ee fc ff 5c 	ld.w	r12,r7[-164]
80004090:	f6 0c 06 48 	mulu.d	r8,r11,r12
80004094:	12 0a       	add	r10,r9
80004096:	14 99       	mov	r9,r10
80004098:	e0 6a 03 e7 	mov	r10,999
8000409c:	30 0b       	mov	r11,0
8000409e:	f0 0a 00 0a 	add	r10,r8,r10
800040a2:	f2 0b 00 4b 	adc	r11,r9,r11
800040a6:	e0 68 03 e8 	mov	r8,1000
800040aa:	30 09       	mov	r9,0
800040ac:	f0 1f 00 aa 	mcall	80004354 <sensor_init+0x4ec>
800040b0:	14 98       	mov	r8,r10
800040b2:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
800040b4:	ef 48 ff d4 	st.w	r7[-44],r8
800040b8:	ee c8 00 8c 	sub	r8,r7,140
800040bc:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800040c0:	e1 b8 00 42 	mfsr	r8,0x108
800040c4:	10 99       	mov	r9,r8
800040c6:	ee f8 ff d0 	ld.w	r8,r7[-48]
800040ca:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800040cc:	ee f8 ff d0 	ld.w	r8,r7[-48]
800040d0:	70 09       	ld.w	r9,r8[0x0]
800040d2:	ee f8 ff d4 	ld.w	r8,r7[-44]
800040d6:	10 09       	add	r9,r8
800040d8:	ee f8 ff d0 	ld.w	r8,r7[-48]
800040dc:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800040de:	ee f9 ff d0 	ld.w	r9,r7[-48]
800040e2:	30 08       	mov	r8,0
800040e4:	f3 68 00 08 	st.b	r9[8],r8
800040e8:	ee c8 00 8c 	sub	r8,r7,140
800040ec:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800040f0:	e1 b8 00 42 	mfsr	r8,0x108
800040f4:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800040f8:	ee f8 ff d8 	ld.w	r8,r7[-40]
800040fc:	f1 39 00 08 	ld.ub	r9,r8[8]
80004100:	30 28       	mov	r8,2
80004102:	f0 09 18 00 	cp.b	r9,r8
80004106:	c0 31       	brne	8000410c <sensor_init+0x2a4>
    return false;
80004108:	30 08       	mov	r8,0
8000410a:	c4 38       	rjmp	80004190 <sensor_init+0x328>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000410c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004110:	f1 39 00 08 	ld.ub	r9,r8[8]
80004114:	30 18       	mov	r8,1
80004116:	f0 09 18 00 	cp.b	r9,r8
8000411a:	c0 31       	brne	80004120 <sensor_init+0x2b8>
    return true;
8000411c:	30 18       	mov	r8,1
8000411e:	c3 98       	rjmp	80004190 <sensor_init+0x328>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004120:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004124:	70 09       	ld.w	r9,r8[0x0]
80004126:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000412a:	70 18       	ld.w	r8,r8[0x4]
8000412c:	10 39       	cp.w	r9,r8
8000412e:	e0 88 00 1a 	brls	80004162 <sensor_init+0x2fa>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004132:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004136:	70 08       	ld.w	r8,r8[0x0]
80004138:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000413c:	10 39       	cp.w	r9,r8
8000413e:	c1 02       	brcc	8000415e <sensor_init+0x2f6>
80004140:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004144:	70 18       	ld.w	r8,r8[0x4]
80004146:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000414a:	10 39       	cp.w	r9,r8
8000414c:	e0 88 00 09 	brls	8000415e <sensor_init+0x2f6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004150:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004154:	30 18       	mov	r8,1
80004156:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000415a:	30 18       	mov	r8,1
8000415c:	c1 a8       	rjmp	80004190 <sensor_init+0x328>
    }
    return false;
8000415e:	30 08       	mov	r8,0
80004160:	c1 88       	rjmp	80004190 <sensor_init+0x328>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004162:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004166:	70 08       	ld.w	r8,r8[0x0]
80004168:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000416c:	10 39       	cp.w	r9,r8
8000416e:	c0 93       	brcs	80004180 <sensor_init+0x318>
80004170:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004174:	70 18       	ld.w	r8,r8[0x4]
80004176:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000417a:	10 39       	cp.w	r9,r8
8000417c:	e0 88 00 09 	brls	8000418e <sensor_init+0x326>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004180:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004184:	30 18       	mov	r8,1
80004186:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000418a:	30 18       	mov	r8,1
8000418c:	c0 28       	rjmp	80004190 <sensor_init+0x328>
    }
    return false;
8000418e:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004190:	58 08       	cp.w	r8,0
80004192:	ca b0       	breq	800040e8 <sensor_init+0x280>
	twim_master_init(TWI_SENS, &_twi_opt);
80004194:	ee c8 00 70 	sub	r8,r7,112
80004198:	10 9b       	mov	r11,r8
8000419a:	fe 7c 40 00 	mov	r12,-49152
8000419e:	f0 1f 00 6f 	mcall	80004358 <sensor_init+0x4f0>
	
	//Konfigurieren des Sensores
	
	//REMAP X AS Y
	uint8_t val;
	val = BNO055_REMAP_X_Y;
800041a2:	32 18       	mov	r8,33
800041a4:	ef 68 ff 8f 	st.b	r7[-113],r8
	write_sensor_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
800041a8:	ee c8 00 71 	sub	r8,r7,113
800041ac:	30 1a       	mov	r10,1
800041ae:	10 9b       	mov	r11,r8
800041b0:	34 1c       	mov	r12,65
800041b2:	f0 1f 00 6b 	mcall	8000435c <sensor_init+0x4f4>
	val = (BNO055_REMAP_AXIS_POSITIVE)&(BNO055_REMAP_AXIS_POSITIVE)&(BNO055_REMAP_AXIS_POSITIVE);
800041b6:	30 08       	mov	r8,0
800041b8:	ef 68 ff 8f 	st.b	r7[-113],r8
	write_sensor_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);														//AXIS REMAPPING SIGN
800041bc:	ee c8 00 71 	sub	r8,r7,113
800041c0:	30 1a       	mov	r10,1
800041c2:	10 9b       	mov	r11,r8
800041c4:	34 2c       	mov	r12,66
800041c6:	f0 1f 00 66 	mcall	8000435c <sensor_init+0x4f4>
	
	//Output Data Format
	val = (BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) & \
800041ca:	30 08       	mov	r8,0
800041cc:	ef 68 ff 8f 	st.b	r7[-113],r8
		(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) & \
		(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) & \
		(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	write_sensor_data(BNO055_UNIT_SEL_ADDR, &val, 1);
800041d0:	ee c8 00 71 	sub	r8,r7,113
800041d4:	30 1a       	mov	r10,1
800041d6:	10 9b       	mov	r11,r8
800041d8:	33 bc       	mov	r12,59
800041da:	f0 1f 00 61 	mcall	8000435c <sensor_init+0x4f4>
	
	val = BNO055_OPERATION_MODE_NDOF;
800041de:	30 c8       	mov	r8,12
800041e0:	ef 68 ff 8f 	st.b	r7[-113],r8
	write_sensor_data(BNO055_OPR_MODE_ADDR, &val,1);
800041e4:	ee c8 00 71 	sub	r8,r7,113
800041e8:	30 1a       	mov	r10,1
800041ea:	10 9b       	mov	r11,r8
800041ec:	33 dc       	mov	r12,61
800041ee:	f0 1f 00 5c 	mcall	8000435c <sensor_init+0x4f4>
	delay_ms(BNO055_SWITCH_OP_TIME_MS);												//SENSOR SWITCHING OPERATION MODE TIME
800041f2:	f0 1f 00 58 	mcall	80004350 <sensor_init+0x4e8>
800041f6:	18 98       	mov	r8,r12
800041f8:	31 49       	mov	r9,20
800041fa:	ef 49 ff e4 	st.w	r7[-28],r9
800041fe:	ef 48 ff e0 	st.w	r7[-32],r8
80004202:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004206:	ef 48 ff ec 	st.w	r7[-20],r8
8000420a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000420e:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004212:	ee f0 ff ec 	ld.w	r0,r7[-20]
80004216:	30 01       	mov	r1,0
80004218:	ee f2 ff e8 	ld.w	r2,r7[-24]
8000421c:	30 03       	mov	r3,0
8000421e:	e2 02 02 4a 	mul	r10,r1,r2
80004222:	e6 00 02 48 	mul	r8,r3,r0
80004226:	10 0a       	add	r10,r8
80004228:	e0 02 06 48 	mulu.d	r8,r0,r2
8000422c:	12 0a       	add	r10,r9
8000422e:	14 99       	mov	r9,r10
80004230:	e0 6a 03 e7 	mov	r10,999
80004234:	30 0b       	mov	r11,0
80004236:	f0 0a 00 0a 	add	r10,r8,r10
8000423a:	f2 0b 00 4b 	adc	r11,r9,r11
8000423e:	e0 68 03 e8 	mov	r8,1000
80004242:	30 09       	mov	r9,0
80004244:	f0 1f 00 44 	mcall	80004354 <sensor_init+0x4ec>
80004248:	14 98       	mov	r8,r10
8000424a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000424c:	ef 48 ff f4 	st.w	r7[-12],r8
80004250:	ee c8 00 80 	sub	r8,r7,128
80004254:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004258:	e1 b8 00 42 	mfsr	r8,0x108
8000425c:	10 99       	mov	r9,r8
8000425e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004262:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004264:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004268:	70 09       	ld.w	r9,r8[0x0]
8000426a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000426e:	10 09       	add	r9,r8
80004270:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004274:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004276:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000427a:	30 08       	mov	r8,0
8000427c:	f3 68 00 08 	st.b	r9[8],r8
80004280:	ee c8 00 80 	sub	r8,r7,128
80004284:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004288:	e1 b8 00 42 	mfsr	r8,0x108
8000428c:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004290:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004294:	f1 39 00 08 	ld.ub	r9,r8[8]
80004298:	30 28       	mov	r8,2
8000429a:	f0 09 18 00 	cp.b	r9,r8
8000429e:	c0 31       	brne	800042a4 <sensor_init+0x43c>
    return false;
800042a0:	30 08       	mov	r8,0
800042a2:	c4 38       	rjmp	80004328 <sensor_init+0x4c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800042a4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800042a8:	f1 39 00 08 	ld.ub	r9,r8[8]
800042ac:	30 18       	mov	r8,1
800042ae:	f0 09 18 00 	cp.b	r9,r8
800042b2:	c0 31       	brne	800042b8 <sensor_init+0x450>
    return true;
800042b4:	30 18       	mov	r8,1
800042b6:	c3 98       	rjmp	80004328 <sensor_init+0x4c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800042b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800042bc:	70 09       	ld.w	r9,r8[0x0]
800042be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800042c2:	70 18       	ld.w	r8,r8[0x4]
800042c4:	10 39       	cp.w	r9,r8
800042c6:	e0 88 00 1a 	brls	800042fa <sensor_init+0x492>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800042ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800042ce:	70 08       	ld.w	r8,r8[0x0]
800042d0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042d4:	10 39       	cp.w	r9,r8
800042d6:	c1 02       	brcc	800042f6 <sensor_init+0x48e>
800042d8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800042dc:	70 18       	ld.w	r8,r8[0x4]
800042de:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042e2:	10 39       	cp.w	r9,r8
800042e4:	e0 88 00 09 	brls	800042f6 <sensor_init+0x48e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800042e8:	ee f9 ff f8 	ld.w	r9,r7[-8]
800042ec:	30 18       	mov	r8,1
800042ee:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800042f2:	30 18       	mov	r8,1
800042f4:	c1 a8       	rjmp	80004328 <sensor_init+0x4c0>
    }
    return false;
800042f6:	30 08       	mov	r8,0
800042f8:	c1 88       	rjmp	80004328 <sensor_init+0x4c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800042fa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800042fe:	70 08       	ld.w	r8,r8[0x0]
80004300:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004304:	10 39       	cp.w	r9,r8
80004306:	c0 93       	brcs	80004318 <sensor_init+0x4b0>
80004308:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000430c:	70 18       	ld.w	r8,r8[0x4]
8000430e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004312:	10 39       	cp.w	r9,r8
80004314:	e0 88 00 09 	brls	80004326 <sensor_init+0x4be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004318:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000431c:	30 18       	mov	r8,1
8000431e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004322:	30 18       	mov	r8,1
80004324:	c0 28       	rjmp	80004328 <sensor_init+0x4c0>
    }
    return false;
80004326:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004328:	58 08       	cp.w	r8,0
8000432a:	ca b0       	breq	80004280 <sensor_init+0x418>
}
8000432c:	2d 2d       	sub	sp,-184
8000432e:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80004332:	00 00       	add	r0,r0
80004334:	80 00       	ld.sh	r0,r0[0x0]
80004336:	3d 00       	mov	r0,-48
80004338:	80 00       	ld.sh	r0,r0[0x0]
8000433a:	43 60       	lddsp	r0,sp[0xd8]
8000433c:	80 00       	ld.sh	r0,r0[0x0]
8000433e:	3d b4       	mov	r4,-37
80004340:	80 00       	ld.sh	r0,r0[0x0]
80004342:	3b 38       	mov	r8,-77
80004344:	80 00       	ld.sh	r0,r0[0x0]
80004346:	64 58       	ld.w	r8,r2[0x14]
80004348:	80 00       	ld.sh	r0,r0[0x0]
8000434a:	24 9c       	sub	r12,73
8000434c:	80 00       	ld.sh	r0,r0[0x0]
8000434e:	3a c0       	mov	r0,-84
80004350:	80 00       	ld.sh	r0,r0[0x0]
80004352:	3a a8       	mov	r8,-86
80004354:	80 00       	ld.sh	r0,r0[0x0]
80004356:	5e 70       	retpl	r0
80004358:	80 00       	ld.sh	r0,r0[0x0]
8000435a:	55 2c       	stdsp	sp[0x148],r12
8000435c:	80 00       	ld.sh	r0,r0[0x0]
8000435e:	44 00       	lddsp	r0,sp[0x100]

80004360 <sensor_led_init>:

void sensor_led_init(void)
{
80004360:	eb cd 40 80 	pushm	r7,lr
80004364:	1a 97       	mov	r7,sp
	ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
80004366:	30 1b       	mov	r11,1
80004368:	30 ec       	mov	r12,14
8000436a:	f0 1f 00 0d 	mcall	8000439c <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
8000436e:	30 1b       	mov	r11,1
80004370:	31 1c       	mov	r12,17
80004372:	f0 1f 00 0b 	mcall	8000439c <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
80004376:	30 1b       	mov	r11,1
80004378:	30 fc       	mov	r12,15
8000437a:	f0 1f 00 09 	mcall	8000439c <sensor_led_init+0x3c>
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
8000437e:	30 1b       	mov	r11,1
80004380:	30 fc       	mov	r12,15
80004382:	f0 1f 00 08 	mcall	800043a0 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
80004386:	30 1b       	mov	r11,1
80004388:	31 1c       	mov	r12,17
8000438a:	f0 1f 00 06 	mcall	800043a0 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
8000438e:	30 1b       	mov	r11,1
80004390:	30 ec       	mov	r12,14
80004392:	f0 1f 00 04 	mcall	800043a0 <sensor_led_init+0x40>
}
80004396:	e3 cd 80 80 	ldm	sp++,r7,pc
8000439a:	00 00       	add	r0,r0
8000439c:	80 00       	ld.sh	r0,r0[0x0]
8000439e:	3d b4       	mov	r4,-37
800043a0:	80 00       	ld.sh	r0,r0[0x0]
800043a2:	3d 00       	mov	r0,-48

800043a4 <read_sensor_data>:

status_code_t read_sensor_data(bno055_register_addr_t _addr, const uint8_t *values, uint32_t count){
800043a4:	eb cd 40 80 	pushm	r7,lr
800043a8:	1a 97       	mov	r7,sp
800043aa:	20 8d       	sub	sp,32
800043ac:	ef 4c ff e8 	st.w	r7[-24],r12
800043b0:	ef 4b ff e4 	st.w	r7[-28],r11
800043b4:	ef 4a ff e0 	st.w	r7[-32],r10
	twim_package_t pack;
	pack.addr[0] = _addr;
800043b8:	ee f8 ff e8 	ld.w	r8,r7[-24]
800043bc:	5c 58       	castu.b	r8
800043be:	ef 68 ff f0 	st.b	r7[-16],r8
	pack.addr_length = 1;
800043c2:	30 18       	mov	r8,1
800043c4:	ef 68 ff f3 	st.b	r7[-13],r8
	pack.buffer = values;
800043c8:	ee f8 ff e4 	ld.w	r8,r7[-28]
800043cc:	ef 48 ff f4 	st.w	r7[-12],r8
	pack.chip = BNO055_TWI_ADDR_SENSOR;
800043d0:	32 88       	mov	r8,40
800043d2:	ef 48 ff ec 	st.w	r7[-20],r8
	pack.length = count;
800043d6:	ee f8 ff e0 	ld.w	r8,r7[-32]
800043da:	ef 48 ff f8 	st.w	r7[-8],r8
	pack.no_wait = false;
800043de:	30 08       	mov	r8,0
800043e0:	ef 68 ff fc 	st.b	r7[-4],r8
	
	return twim_read_packet(TWI_SENS, &pack);
800043e4:	ee c8 00 14 	sub	r8,r7,20
800043e8:	10 9b       	mov	r11,r8
800043ea:	fe 7c 40 00 	mov	r12,-49152
800043ee:	f0 1f 00 04 	mcall	800043fc <read_sensor_data+0x58>
800043f2:	18 98       	mov	r8,r12
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}
800043f4:	10 9c       	mov	r12,r8
800043f6:	2f 8d       	sub	sp,-32
800043f8:	e3 cd 80 80 	ldm	sp++,r7,pc
800043fc:	80 00       	ld.sh	r0,r0[0x0]
800043fe:	56 b8       	stdsp	sp[0x1ac],r8

80004400 <write_sensor_data>:

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
80004400:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
80004404:	1a 97       	mov	r7,sp
80004406:	20 ad       	sub	sp,40
80004408:	ef 4c ff f0 	st.w	r7[-16],r12
8000440c:	ef 4b ff ec 	st.w	r7[-20],r11
80004410:	ef 4a ff e8 	st.w	r7[-24],r10
	uint8_t volatile _values[count + 1];
	_values[0] = _addr;
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
};
80004414:	1a 96       	mov	r6,sp
	return twim_read_packet(TWI_SENS, &pack);
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
80004416:	1a 9a       	mov	r10,sp
80004418:	14 95       	mov	r5,r10
	uint8_t volatile _values[count + 1];
8000441a:	ee fa ff e8 	ld.w	r10,r7[-24]
8000441e:	2f fa       	sub	r10,-1
80004420:	14 9b       	mov	r11,r10
80004422:	20 1b       	sub	r11,1
80004424:	ef 4b ff f4 	st.w	r7[-12],r11
80004428:	14 92       	mov	r2,r10
8000442a:	30 03       	mov	r3,0
8000442c:	3f f8       	mov	r8,-1
8000442e:	30 f9       	mov	r9,15
80004430:	ee e9 ff d8 	st.d	r7[-40],r8
80004434:	ee e8 ff d8 	ld.d	r8,r7[-40]
80004438:	10 62       	and	r2,r8
8000443a:	12 63       	and	r3,r9
8000443c:	e4 0b 16 1d 	lsr	r11,r2,0x1d
80004440:	e6 08 15 03 	lsl	r8,r3,0x3
80004444:	ef 48 ff e0 	st.w	r7[-32],r8
80004448:	ee f9 ff e0 	ld.w	r9,r7[-32]
8000444c:	f7 e9 10 09 	or	r9,r11,r9
80004450:	ef 49 ff e0 	st.w	r7[-32],r9
80004454:	e4 08 15 03 	lsl	r8,r2,0x3
80004458:	ef 48 ff e4 	st.w	r7[-28],r8
8000445c:	3f f2       	mov	r2,-1
8000445e:	30 f3       	mov	r3,15
80004460:	ee e8 ff e0 	ld.d	r8,r7[-32]
80004464:	04 68       	and	r8,r2
80004466:	06 69       	and	r9,r3
80004468:	14 98       	mov	r8,r10
8000446a:	30 09       	mov	r9,0
8000446c:	3f f2       	mov	r2,-1
8000446e:	30 f3       	mov	r3,15
80004470:	04 68       	and	r8,r2
80004472:	06 69       	and	r9,r3
80004474:	f0 0b 16 1d 	lsr	r11,r8,0x1d
80004478:	f2 01 15 03 	lsl	r1,r9,0x3
8000447c:	f7 e1 10 01 	or	r1,r11,r1
80004480:	f0 00 15 03 	lsl	r0,r8,0x3
80004484:	3f f8       	mov	r8,-1
80004486:	30 f9       	mov	r9,15
80004488:	10 60       	and	r0,r8
8000448a:	12 61       	and	r1,r9
8000448c:	14 98       	mov	r8,r10
8000448e:	2f d8       	sub	r8,-3
80004490:	2f d8       	sub	r8,-3
80004492:	a3 88       	lsr	r8,0x2
80004494:	a3 68       	lsl	r8,0x2
80004496:	10 1d       	sub	sp,r8
80004498:	1a 98       	mov	r8,sp
8000449a:	2f d8       	sub	r8,-3
8000449c:	a3 88       	lsr	r8,0x2
8000449e:	a3 68       	lsl	r8,0x2
800044a0:	ef 48 ff f8 	st.w	r7[-8],r8
	_values[0] = _addr;
800044a4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800044a8:	5c 58       	castu.b	r8
800044aa:	ee f9 ff f8 	ld.w	r9,r7[-8]
800044ae:	b2 88       	st.b	r9[0x0],r8
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
800044b0:	30 08       	mov	r8,0
800044b2:	ef 48 ff fc 	st.w	r7[-4],r8
800044b6:	c1 58       	rjmp	800044e0 <write_sensor_data+0xe0>
800044b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800044bc:	f0 c9 ff ff 	sub	r9,r8,-1
800044c0:	ee fa ff ec 	ld.w	r10,r7[-20]
800044c4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800044c8:	f4 08 00 08 	add	r8,r10,r8
800044cc:	11 88       	ld.ub	r8,r8[0x0]
800044ce:	ee fa ff f8 	ld.w	r10,r7[-8]
800044d2:	f4 09 0b 08 	st.b	r10[r9],r8
800044d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800044da:	2f f8       	sub	r8,-1
800044dc:	ef 48 ff fc 	st.w	r7[-4],r8
800044e0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800044e4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800044e8:	10 39       	cp.w	r9,r8
800044ea:	ce 73       	brcs	800044b8 <write_sensor_data+0xb8>
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
800044ec:	ee f8 ff e8 	ld.w	r8,r7[-24]
800044f0:	f0 ca ff ff 	sub	r10,r8,-1
800044f4:	ee fb ff f8 	ld.w	r11,r7[-8]
800044f8:	30 08       	mov	r8,0
800044fa:	32 89       	mov	r9,40
800044fc:	fe 7c 40 00 	mov	r12,-49152
80004500:	f0 1f 00 05 	mcall	80004514 <write_sensor_data+0x114>
80004504:	18 98       	mov	r8,r12
80004506:	0a 9d       	mov	sp,r5
};
80004508:	10 9c       	mov	r12,r8
8000450a:	0c 9d       	mov	sp,r6
8000450c:	2f 6d       	sub	sp,-40
8000450e:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
80004512:	00 00       	add	r0,r0
80004514:	80 00       	ld.sh	r0,r0[0x0]
80004516:	58 34       	cp.w	r4,3

80004518 <read_sensor_euler>:
	_mag.z = (((int16_t) buf[5]) << 8) + ((int16_t) buf[4]);
	return _mag;
};

struct bno055_euler_t read_sensor_euler(void)
{
80004518:	eb cd 40 c0 	pushm	r6-r7,lr
8000451c:	1a 97       	mov	r7,sp
8000451e:	20 5d       	sub	sp,20
80004520:	18 96       	mov	r6,r12
	uint8_t buf[6];
	struct bno055_euler_t _eul;
	read_sensor_data(BNO055_EULER_H_LSB_ADDR, &buf,6);
80004522:	ee c8 00 08 	sub	r8,r7,8
80004526:	30 6a       	mov	r10,6
80004528:	10 9b       	mov	r11,r8
8000452a:	31 ac       	mov	r12,26
8000452c:	f0 1f 00 17 	mcall	80004588 <read_sensor_euler+0x70>
	_eul.h = (((int16_t) buf[1]) << 8) + ((int16_t) buf[0]);
80004530:	ef 38 ff f9 	ld.ub	r8,r7[-7]
80004534:	f0 09 15 08 	lsl	r9,r8,0x8
80004538:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000453c:	f2 08 00 08 	add	r8,r9,r8
80004540:	ef 48 ff ec 	st.w	r7[-20],r8
	_eul.r = (((int16_t) buf[3]) << 8) + ((int16_t) buf[2]);
80004544:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80004548:	f0 09 15 08 	lsl	r9,r8,0x8
8000454c:	ef 38 ff fa 	ld.ub	r8,r7[-6]
80004550:	f2 08 00 08 	add	r8,r9,r8
80004554:	ef 48 ff f0 	st.w	r7[-16],r8
	_eul.p = (((int16_t) buf[5]) << 8) + ((int16_t) buf[4]);
80004558:	ef 38 ff fd 	ld.ub	r8,r7[-3]
8000455c:	f0 09 15 08 	lsl	r9,r8,0x8
80004560:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80004564:	f2 08 00 08 	add	r8,r9,r8
80004568:	ef 48 ff f4 	st.w	r7[-12],r8
	return _eul;
8000456c:	0c 9a       	mov	r10,r6
8000456e:	ee cb 00 14 	sub	r11,r7,20
80004572:	f6 e8 00 00 	ld.d	r8,r11[0]
80004576:	f4 e9 00 00 	st.d	r10[0],r8
8000457a:	76 28       	ld.w	r8,r11[0x8]
8000457c:	95 28       	st.w	r10[0x8],r8
};
8000457e:	0c 9c       	mov	r12,r6
80004580:	2f bd       	sub	sp,-20
80004582:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004586:	00 00       	add	r0,r0
80004588:	80 00       	ld.sh	r0,r0[0x0]
8000458a:	43 a4       	lddsp	r4,sp[0xe8]

8000458c <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
8000458c:	eb cd 40 80 	pushm	r7,lr
80004590:	1a 97       	mov	r7,sp
80004592:	20 bd       	sub	sp,44
80004594:	ef 4c ff d8 	st.w	r7[-40],r12
80004598:	ef 4b ff d4 	st.w	r7[-44],r11
8000459c:	ee f8 ff d8 	ld.w	r8,r7[-40]
800045a0:	ef 48 ff e0 	st.w	r7[-32],r8
800045a4:	ee f8 ff d4 	ld.w	r8,r7[-44]
800045a8:	ef 48 ff dc 	st.w	r7[-36],r8
800045ac:	ee f8 ff e0 	ld.w	r8,r7[-32]
800045b0:	ef 48 ff e4 	st.w	r7[-28],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800045b4:	ee f8 ff e4 	ld.w	r8,r7[-28]
800045b8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800045bc:	30 19       	mov	r9,1
800045be:	f2 08 09 48 	lsl	r8,r9,r8
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
800045c2:	ee f9 ff e0 	ld.w	r9,r7[-32]
800045c6:	ef 49 ff e8 	st.w	r7[-24],r9
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800045ca:	ee f9 ff e8 	ld.w	r9,r7[-24]
800045ce:	a5 99       	lsr	r9,0x5
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
800045d0:	ef 49 ff f4 	st.w	r7[-12],r9
800045d4:	ef 48 ff f0 	st.w	r7[-16],r8
800045d8:	ee f8 ff dc 	ld.w	r8,r7[-36]
800045dc:	ef 48 ff ec 	st.w	r7[-20],r8
800045e0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800045e4:	ef 48 ff fc 	st.w	r7[-4],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800045e8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800045ec:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800045ee:	e0 28 d8 00 	sub	r8,55296
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile avr32_gpio_port_t *base = arch_ioport_port_to_base(port);
800045f2:	ef 48 ff f8 	st.w	r7[-8],r8

	if (mode & IOPORT_MODE_PULLUP) {
800045f6:	ee f8 ff ec 	ld.w	r8,r7[-20]
800045fa:	e2 18 00 08 	andl	r8,0x8,COH
800045fe:	c0 80       	breq	8000460e <ioport_set_pin_mode+0x82>
		base->puers = mask;
80004600:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004604:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004608:	f1 49 00 74 	st.w	r8[116],r9
8000460c:	c0 78       	rjmp	8000461a <ioport_set_pin_mode+0x8e>
	} else {
		base->puerc = mask;
8000460e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004612:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004616:	f1 49 00 78 	st.w	r8[120],r9
		base->odmerc = mask;
	}

#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
8000461a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000461e:	e2 18 00 40 	andl	r8,0x40,COH
80004622:	c0 80       	breq	80004632 <ioport_set_pin_mode+0xa6>
		base->gfers = mask;
80004624:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004628:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000462c:	f1 49 00 c4 	st.w	r8[196],r9
80004630:	c0 78       	rjmp	8000463e <ioport_set_pin_mode+0xb2>
	} else {
		base->gferc = mask;
80004632:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004636:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000463a:	f1 49 00 c8 	st.w	r8[200],r9
		base->odcr0c = mask;
	}

#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
8000463e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004642:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004646:	5c 58       	castu.b	r8
80004648:	c0 70       	breq	80004656 <ioport_set_pin_mode+0xca>
		base->pmr0s = mask;
8000464a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000464e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004652:	91 59       	st.w	r8[0x14],r9
80004654:	c0 68       	rjmp	80004660 <ioport_set_pin_mode+0xd4>
	} else {
		base->pmr0c = mask;
80004656:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000465a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000465e:	91 69       	st.w	r8[0x18],r9
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
80004660:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004664:	e2 18 00 02 	andl	r8,0x2,COH
80004668:	c0 70       	breq	80004676 <ioport_set_pin_mode+0xea>
		base->pmr1s = mask;
8000466a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000466e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004672:	91 99       	st.w	r8[0x24],r9
80004674:	c0 68       	rjmp	80004680 <ioport_set_pin_mode+0xf4>
	} else {
		base->pmr1c = mask;
80004676:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000467a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000467e:	91 a9       	st.w	r8[0x28],r9
	}

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
80004680:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004684:	e2 18 00 04 	andl	r8,0x4,COH
80004688:	c0 70       	breq	80004696 <ioport_set_pin_mode+0x10a>
		base->pmr2s = mask;
8000468a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000468e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004692:	91 d9       	st.w	r8[0x34],r9
80004694:	c0 68       	rjmp	800046a0 <ioport_set_pin_mode+0x114>
	} else {
		base->pmr2c = mask;
80004696:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000469a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000469e:	91 e9       	st.w	r8[0x38],r9
	arch_ioport_set_pin_mode(pin, mode);
}
800046a0:	2f 5d       	sub	sp,-44
800046a2:	e3 cd 80 80 	ldm	sp++,r7,pc

800046a6 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800046a6:	eb cd 40 80 	pushm	r7,lr
800046aa:	1a 97       	mov	r7,sp
800046ac:	20 cd       	sub	sp,48
800046ae:	ef 4c ff d4 	st.w	r7[-44],r12
800046b2:	ef 4b ff d0 	st.w	r7[-48],r11
800046b6:	ee f8 ff d4 	ld.w	r8,r7[-44]
800046ba:	ef 48 ff dc 	st.w	r7[-36],r8
800046be:	ee f8 ff d0 	ld.w	r8,r7[-48]
800046c2:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800046c6:	ee f8 ff d8 	ld.w	r8,r7[-40]
800046ca:	58 18       	cp.w	r8,1
800046cc:	c2 11       	brne	8000470e <ioport_set_pin_dir+0x68>
800046ce:	ee f8 ff dc 	ld.w	r8,r7[-36]
800046d2:	ef 48 ff e0 	st.w	r7[-32],r8
800046d6:	ee f8 ff e0 	ld.w	r8,r7[-32]
800046da:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800046de:	ee f8 ff e4 	ld.w	r8,r7[-28]
800046e2:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800046e4:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800046e8:	ee f8 ff e8 	ld.w	r8,r7[-24]
800046ec:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800046ee:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800046f2:	ee f9 ff dc 	ld.w	r9,r7[-36]
800046f6:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800046fa:	ee f9 ff ec 	ld.w	r9,r7[-20]
800046fe:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004702:	30 1a       	mov	r10,1
80004704:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80004708:	f1 49 00 44 	st.w	r8[68],r9
8000470c:	c2 48       	rjmp	80004754 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
8000470e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004712:	58 08       	cp.w	r8,0
80004714:	c2 01       	brne	80004754 <ioport_set_pin_dir+0xae>
80004716:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000471a:	ef 48 ff f0 	st.w	r7[-16],r8
8000471e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004722:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004726:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000472a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000472c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004730:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004734:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004736:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000473a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000473e:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004742:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004746:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000474a:	30 1a       	mov	r10,1
8000474c:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004750:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80004754:	2f 4d       	sub	sp,-48
80004756:	e3 cd 80 80 	ldm	sp++,r7,pc

8000475a <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
8000475a:	eb cd 40 80 	pushm	r7,lr
8000475e:	1a 97       	mov	r7,sp
80004760:	20 6d       	sub	sp,24
80004762:	ef 4c ff e8 	st.w	r7[-24],r12
80004766:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000476a:	ef 48 ff ec 	st.w	r7[-20],r8
8000476e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004772:	ef 48 ff f0 	st.w	r7[-16],r8
80004776:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000477a:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000477e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004782:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004784:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004788:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000478c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000478e:	e0 28 d8 00 	sub	r8,55296
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
80004792:	71 89       	ld.w	r9,r8[0x60]
80004794:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004798:	ef 48 ff fc 	st.w	r7[-4],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000479c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047a0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800047a4:	30 1a       	mov	r10,1
800047a6:	f4 08 09 48 	lsl	r8,r10,r8
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
800047aa:	f3 e8 00 08 	and	r8,r9,r8
800047ae:	5f 18       	srne	r8
800047b0:	5c 58       	castu.b	r8
	return arch_ioport_get_pin_level(pin);
}
800047b2:	10 9c       	mov	r12,r8
800047b4:	2f ad       	sub	sp,-24
800047b6:	e3 cd 80 80 	ldm	sp++,r7,pc
800047ba:	d7 03       	nop

800047bc <settings_init>:
volatile settings_t set;

//Read settings set of UserPage on Controller
//If no data -> Default-values
void settings_init(bool iopin_save)
{
800047bc:	eb cd 40 80 	pushm	r7,lr
800047c0:	1a 97       	mov	r7,sp
800047c2:	20 1d       	sub	sp,4
800047c4:	18 98       	mov	r8,r12
800047c6:	ef 68 ff fc 	st.b	r7[-4],r8
	if (flashcdw_quick_user_page_read())
800047ca:	f0 1f 00 18 	mcall	80004828 <settings_init+0x6c>
800047ce:	18 98       	mov	r8,r12
800047d0:	58 08       	cp.w	r8,0
800047d2:	c0 40       	breq	800047da <settings_init+0x1e>
	{
		//User page empty -> default values
		set_default_values();
800047d4:	f0 1f 00 16 	mcall	8000482c <settings_init+0x70>
800047d8:	c1 68       	rjmp	80004804 <settings_init+0x48>
	}	
	else
	{
		flashcdw_memcpy(&set, (uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET, sizeof(set), false);
800047da:	30 09       	mov	r9,0
800047dc:	36 4a       	mov	r10,100
800047de:	e0 6b 00 80 	mov	r11,128
800047e2:	ea 1b 80 80 	orh	r11,0x8080
800047e6:	49 3c       	lddpc	r12,80004830 <settings_init+0x74>
800047e8:	f0 1f 00 13 	mcall	80004834 <settings_init+0x78>
		if(set.version != SETTINGS_VERSION)
800047ec:	49 18       	lddpc	r8,80004830 <settings_init+0x74>
800047ee:	90 08       	ld.sh	r8,r8[0x0]
800047f0:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800047f4:	30 b8       	mov	r8,11
800047f6:	f0 09 19 00 	cp.h	r9,r8
800047fa:	c0 50       	breq	80004804 <settings_init+0x48>
		{
			set_default_values();
800047fc:	f0 1f 00 0c 	mcall	8000482c <settings_init+0x70>
			settings_save();
80004800:	f0 1f 00 0e 	mcall	80004838 <settings_init+0x7c>
		}
	}
	
	if (iopin_save)
80004804:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80004808:	30 08       	mov	r8,0
8000480a:	f0 09 18 00 	cp.b	r9,r8
8000480e:	c0 90       	breq	80004820 <settings_init+0x64>
	{
		ioport_set_pin_dir(PIN_SAVE, IOPORT_DIR_INPUT);
80004810:	30 0b       	mov	r11,0
80004812:	33 1c       	mov	r12,49
80004814:	f0 1f 00 0a 	mcall	8000483c <settings_init+0x80>
		ioport_set_pin_mode(PIN_SAVE, IOPORT_MODE_PULLUP);
80004818:	30 8b       	mov	r11,8
8000481a:	33 1c       	mov	r12,49
8000481c:	f0 1f 00 09 	mcall	80004840 <settings_init+0x84>
	}
};
80004820:	2f fd       	sub	sp,-4
80004822:	e3 cd 80 80 	ldm	sp++,r7,pc
80004826:	00 00       	add	r0,r0
80004828:	80 00       	ld.sh	r0,r0[0x0]
8000482a:	22 74       	sub	r4,39
8000482c:	80 00       	ld.sh	r0,r0[0x0]
8000482e:	48 b0       	lddpc	r0,80004858 <settings_save+0x14>
80004830:	00 00       	add	r0,r0
80004832:	01 5c       	ld.sh	r12,--r0
80004834:	80 00       	ld.sh	r0,r0[0x0]
80004836:	22 ec       	sub	r12,46
80004838:	80 00       	ld.sh	r0,r0[0x0]
8000483a:	48 44       	lddpc	r4,80004848 <settings_save+0x4>
8000483c:	80 00       	ld.sh	r0,r0[0x0]
8000483e:	46 a6       	lddsp	r6,sp[0x1a8]
80004840:	80 00       	ld.sh	r0,r0[0x0]
80004842:	45 8c       	lddsp	r12,sp[0x160]

80004844 <settings_save>:

//Save settings set to UserPage on Controller
void settings_save(void)
{
80004844:	eb cd 40 80 	pushm	r7,lr
80004848:	1a 97       	mov	r7,sp
	flashcdw_memcpy((uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET,&set, sizeof(set), true);
8000484a:	30 19       	mov	r9,1
8000484c:	36 4a       	mov	r10,100
8000484e:	48 5b       	lddpc	r11,80004860 <settings_save+0x1c>
80004850:	e0 6c 00 80 	mov	r12,128
80004854:	ea 1c 80 80 	orh	r12,0x8080
80004858:	f0 1f 00 03 	mcall	80004864 <settings_save+0x20>
};
8000485c:	e3 cd 80 80 	ldm	sp++,r7,pc
80004860:	00 00       	add	r0,r0
80004862:	01 5c       	ld.sh	r12,--r0
80004864:	80 00       	ld.sh	r0,r0[0x0]
80004866:	22 ec       	sub	r12,46

80004868 <check_save>:

void check_save(void)
{
80004868:	eb cd 40 80 	pushm	r7,lr
8000486c:	1a 97       	mov	r7,sp
8000486e:	20 1d       	sub	sp,4
	static bool pin_old = LOW;
	bool pin = ioport_get_pin_level(PIN_SAVE) ;
80004870:	33 1c       	mov	r12,49
80004872:	f0 1f 00 0d 	mcall	800048a4 <check_save+0x3c>
80004876:	18 98       	mov	r8,r12
80004878:	ef 68 ff ff 	st.b	r7[-1],r8
	if(pin == LOW && pin_old == HIGH)
8000487c:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004880:	ec 18 00 01 	eorl	r8,0x1
80004884:	5c 58       	castu.b	r8
80004886:	c0 70       	breq	80004894 <check_save+0x2c>
80004888:	48 88       	lddpc	r8,800048a8 <check_save+0x40>
8000488a:	11 88       	ld.ub	r8,r8[0x0]
8000488c:	58 08       	cp.w	r8,0
8000488e:	c0 30       	breq	80004894 <check_save+0x2c>
	{
		settings_save();
80004890:	f0 1f 00 07 	mcall	800048ac <check_save+0x44>
		//TODO: check and add status LED blink
	}
	pin_old = pin;
80004894:	48 59       	lddpc	r9,800048a8 <check_save+0x40>
80004896:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000489a:	b2 88       	st.b	r9[0x0],r8
};
8000489c:	2f fd       	sub	sp,-4
8000489e:	e3 cd 80 80 	ldm	sp++,r7,pc
800048a2:	00 00       	add	r0,r0
800048a4:	80 00       	ld.sh	r0,r0[0x0]
800048a6:	47 5a       	lddsp	r10,sp[0x1d4]
800048a8:	00 00       	add	r0,r0
800048aa:	00 24       	rsub	r4,r0
800048ac:	80 00       	ld.sh	r0,r0[0x0]
800048ae:	48 44       	lddpc	r4,800048bc <set_default_values+0xc>

800048b0 <set_default_values>:

void set_default_values(void)
{
800048b0:	eb cd 40 80 	pushm	r7,lr
800048b4:	1a 97       	mov	r7,sp
	set.version = SETTINGS_VERSION;
800048b6:	4a 89       	lddpc	r9,80004954 <set_default_values+0xa4>
800048b8:	30 b8       	mov	r8,11
800048ba:	b2 08       	st.h	r9[0x0],r8
	set.pid_pitch.p = 2;
800048bc:	4a 68       	lddpc	r8,80004954 <set_default_values+0xa4>
800048be:	30 29       	mov	r9,2
800048c0:	91 49       	st.w	r8[0x10],r9
	set.pid_pitch.i = 0;
800048c2:	4a 58       	lddpc	r8,80004954 <set_default_values+0xa4>
800048c4:	30 09       	mov	r9,0
800048c6:	91 59       	st.w	r8[0x14],r9
	set.pid_pitch.d = 0;
800048c8:	4a 38       	lddpc	r8,80004954 <set_default_values+0xa4>
800048ca:	30 09       	mov	r9,0
800048cc:	91 69       	st.w	r8[0x18],r9
	set.pid_roll.p = 2;
800048ce:	4a 28       	lddpc	r8,80004954 <set_default_values+0xa4>
800048d0:	30 29       	mov	r9,2
800048d2:	91 79       	st.w	r8[0x1c],r9
	set.pid_roll.i = 0;
800048d4:	4a 08       	lddpc	r8,80004954 <set_default_values+0xa4>
800048d6:	30 09       	mov	r9,0
800048d8:	91 89       	st.w	r8[0x20],r9
	set.pid_roll.d = 0;
800048da:	49 f8       	lddpc	r8,80004954 <set_default_values+0xa4>
800048dc:	30 09       	mov	r9,0
800048de:	91 99       	st.w	r8[0x24],r9
	set.pid_yaw.p = 2;
800048e0:	49 d8       	lddpc	r8,80004954 <set_default_values+0xa4>
800048e2:	30 29       	mov	r9,2
800048e4:	91 19       	st.w	r8[0x4],r9
	set.pid_yaw.i = 0;
800048e6:	49 c8       	lddpc	r8,80004954 <set_default_values+0xa4>
800048e8:	30 09       	mov	r9,0
800048ea:	91 29       	st.w	r8[0x8],r9
	set.pid_yaw.d = 0;
800048ec:	49 a8       	lddpc	r8,80004954 <set_default_values+0xa4>
800048ee:	30 09       	mov	r9,0
800048f0:	91 39       	st.w	r8[0xc],r9
	set.sensor_calibration = 0;
800048f2:	49 99       	lddpc	r9,80004954 <set_default_values+0xa4>
800048f4:	30 08       	mov	r8,0
800048f6:	f3 68 00 34 	st.b	r9[52],r8
	set.accel_offset.r = 0;
800048fa:	49 78       	lddpc	r8,80004954 <set_default_values+0xa4>
800048fc:	30 09       	mov	r9,0
800048fe:	f1 49 00 44 	st.w	r8[68],r9
	set.accel_offset.x = 0;
80004902:	49 58       	lddpc	r8,80004954 <set_default_values+0xa4>
80004904:	30 09       	mov	r9,0
80004906:	91 e9       	st.w	r8[0x38],r9
	set.accel_offset.y = 0;
80004908:	49 38       	lddpc	r8,80004954 <set_default_values+0xa4>
8000490a:	30 09       	mov	r9,0
8000490c:	91 f9       	st.w	r8[0x3c],r9
	set.accel_offset.z = 0;
8000490e:	49 28       	lddpc	r8,80004954 <set_default_values+0xa4>
80004910:	30 09       	mov	r9,0
80004912:	f1 49 00 40 	st.w	r8[64],r9
	set.gyro_offset.x = 0;
80004916:	49 08       	lddpc	r8,80004954 <set_default_values+0xa4>
80004918:	30 09       	mov	r9,0
8000491a:	f1 49 00 48 	st.w	r8[72],r9
	set.gyro_offset.y = 0;
8000491e:	48 e8       	lddpc	r8,80004954 <set_default_values+0xa4>
80004920:	30 09       	mov	r9,0
80004922:	f1 49 00 4c 	st.w	r8[76],r9
	set.gyro_offset.z = 0;
80004926:	48 c8       	lddpc	r8,80004954 <set_default_values+0xa4>
80004928:	30 09       	mov	r9,0
8000492a:	f1 49 00 50 	st.w	r8[80],r9
	set.mag_offset.r = 0;
8000492e:	48 a8       	lddpc	r8,80004954 <set_default_values+0xa4>
80004930:	30 09       	mov	r9,0
80004932:	f1 49 00 60 	st.w	r8[96],r9
	set.mag_offset.x = 0;
80004936:	48 88       	lddpc	r8,80004954 <set_default_values+0xa4>
80004938:	30 09       	mov	r9,0
8000493a:	f1 49 00 54 	st.w	r8[84],r9
	set.mag_offset.y = 0;
8000493e:	48 68       	lddpc	r8,80004954 <set_default_values+0xa4>
80004940:	30 09       	mov	r9,0
80004942:	f1 49 00 58 	st.w	r8[88],r9
	set.mag_offset.z = 0;
80004946:	48 48       	lddpc	r8,80004954 <set_default_values+0xa4>
80004948:	30 09       	mov	r9,0
8000494a:	f1 49 00 5c 	st.w	r8[92],r9
8000494e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004952:	00 00       	add	r0,r0
80004954:	00 00       	add	r0,r0
80004956:	01 5c       	ld.sh	r12,--r0

80004958 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004958:	eb cd 40 80 	pushm	r7,lr
8000495c:	1a 97       	mov	r7,sp
8000495e:	20 1d       	sub	sp,4
80004960:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004964:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004968:	e6 18 00 01 	andh	r8,0x1,COH
8000496c:	5f 08       	sreq	r8
8000496e:	5c 58       	castu.b	r8
}
80004970:	10 9c       	mov	r12,r8
80004972:	2f fd       	sub	sp,-4
80004974:	e3 cd 80 80 	ldm	sp++,r7,pc

80004978 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80004978:	eb cd 40 80 	pushm	r7,lr
8000497c:	1a 97       	mov	r7,sp
8000497e:	20 4d       	sub	sp,16
80004980:	ef 4c ff f8 	st.w	r7[-8],r12
80004984:	ef 4b ff f4 	st.w	r7[-12],r11
80004988:	ef 4a ff f0 	st.w	r7[-16],r10
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
8000498c:	e1 b8 00 00 	mfsr	r8,0x0
80004990:	10 9c       	mov	r12,r8
80004992:	f0 1f 00 73 	mcall	80004b5c <tc_configure_interrupts+0x1e4>
80004996:	18 98       	mov	r8,r12
80004998:	ef 68 ff ff 	st.b	r7[-1],r8

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000499c:	ee f8 ff f4 	ld.w	r8,r7[-12]
800049a0:	58 28       	cp.w	r8,2
800049a2:	e0 88 00 04 	brls	800049aa <tc_configure_interrupts+0x32>
    return TC_INVALID_ARGUMENT;
800049a6:	3f f8       	mov	r8,-1
800049a8:	cd 68       	rjmp	80004b54 <tc_configure_interrupts+0x1dc>

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
800049aa:	ee fb ff f4 	ld.w	r11,r7[-12]
800049ae:	ee f8 ff f0 	ld.w	r8,r7[-16]
800049b2:	70 08       	ld.w	r8,r8[0x0]
800049b4:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
800049b8:	5c 58       	castu.b	r8
800049ba:	f0 09 15 07 	lsl	r9,r8,0x7
                             bitfield->ldrbs << AVR32_TC_LDRBS_OFFSET |
800049be:	ee f8 ff f0 	ld.w	r8,r7[-16]
800049c2:	70 08       	ld.w	r8,r8[0x0]
800049c4:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800049c8:	5c 58       	castu.b	r8
800049ca:	a7 68       	lsl	r8,0x6
800049cc:	10 49       	or	r9,r8
                             bitfield->ldras << AVR32_TC_LDRAS_OFFSET |
800049ce:	ee f8 ff f0 	ld.w	r8,r7[-16]
800049d2:	70 08       	ld.w	r8,r8[0x0]
800049d4:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
800049d8:	5c 58       	castu.b	r8
800049da:	a5 78       	lsl	r8,0x5
800049dc:	10 49       	or	r9,r8
                             bitfield->cpcs << AVR32_TC_CPCS_OFFSET |
800049de:	ee f8 ff f0 	ld.w	r8,r7[-16]
800049e2:	70 08       	ld.w	r8,r8[0x0]
800049e4:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800049e8:	5c 58       	castu.b	r8
800049ea:	a5 68       	lsl	r8,0x4
800049ec:	10 49       	or	r9,r8
                             bitfield->cpbs << AVR32_TC_CPBS_OFFSET |
800049ee:	ee f8 ff f0 	ld.w	r8,r7[-16]
800049f2:	70 08       	ld.w	r8,r8[0x0]
800049f4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800049f8:	5c 58       	castu.b	r8
800049fa:	a3 78       	lsl	r8,0x3
800049fc:	10 49       	or	r9,r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
800049fe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004a02:	70 08       	ld.w	r8,r8[0x0]
80004a04:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80004a08:	5c 58       	castu.b	r8
80004a0a:	a3 68       	lsl	r8,0x2
80004a0c:	10 49       	or	r9,r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
80004a0e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004a12:	70 08       	ld.w	r8,r8[0x0]
80004a14:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80004a18:	5c 58       	castu.b	r8
80004a1a:	a1 78       	lsl	r8,0x1
80004a1c:	10 49       	or	r9,r8
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;
80004a1e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004a22:	70 08       	ld.w	r8,r8[0x0]
80004a24:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004a28:	5c 58       	castu.b	r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80004a2a:	f3 e8 10 08 	or	r8,r9,r8
80004a2e:	10 99       	mov	r9,r8
80004a30:	ee fa ff f8 	ld.w	r10,r7[-8]
80004a34:	f6 08 15 06 	lsl	r8,r11,0x6
80004a38:	f4 08 00 08 	add	r8,r10,r8
80004a3c:	2d c8       	sub	r8,-36
80004a3e:	91 09       	st.w	r8[0x0],r9
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80004a40:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004a44:	30 08       	mov	r8,0
80004a46:	f0 09 18 00 	cp.b	r9,r8
80004a4a:	c0 20       	breq	80004a4e <tc_configure_interrupts+0xd6>
80004a4c:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004a4e:	ee fb ff f4 	ld.w	r11,r7[-12]
80004a52:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004a56:	70 08       	ld.w	r8,r8[0x0]
80004a58:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80004a5c:	5c 58       	castu.b	r8
80004a5e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004a62:	c0 41       	brne	80004a6a <tc_configure_interrupts+0xf2>
80004a64:	e0 69 00 80 	mov	r9,128
80004a68:	c0 28       	rjmp	80004a6c <tc_configure_interrupts+0xf4>
80004a6a:	30 09       	mov	r9,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80004a6c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004a70:	70 08       	ld.w	r8,r8[0x0]
80004a72:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80004a76:	5c 58       	castu.b	r8
80004a78:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004a7c:	c0 31       	brne	80004a82 <tc_configure_interrupts+0x10a>
80004a7e:	34 08       	mov	r8,64
80004a80:	c0 28       	rjmp	80004a84 <tc_configure_interrupts+0x10c>
80004a82:	30 08       	mov	r8,0
80004a84:	10 49       	or	r9,r8
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80004a86:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004a8a:	70 08       	ld.w	r8,r8[0x0]
80004a8c:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80004a90:	5c 58       	castu.b	r8
80004a92:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004a96:	c0 31       	brne	80004a9c <tc_configure_interrupts+0x124>
80004a98:	32 08       	mov	r8,32
80004a9a:	c0 28       	rjmp	80004a9e <tc_configure_interrupts+0x126>
80004a9c:	30 08       	mov	r8,0
80004a9e:	10 49       	or	r9,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80004aa0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004aa4:	70 08       	ld.w	r8,r8[0x0]
80004aa6:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80004aaa:	5c 58       	castu.b	r8
80004aac:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004ab0:	c0 31       	brne	80004ab6 <tc_configure_interrupts+0x13e>
80004ab2:	31 08       	mov	r8,16
80004ab4:	c0 28       	rjmp	80004ab8 <tc_configure_interrupts+0x140>
80004ab6:	30 08       	mov	r8,0
80004ab8:	10 49       	or	r9,r8
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80004aba:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004abe:	70 08       	ld.w	r8,r8[0x0]
80004ac0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80004ac4:	5c 58       	castu.b	r8
80004ac6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004aca:	c0 31       	brne	80004ad0 <tc_configure_interrupts+0x158>
80004acc:	30 88       	mov	r8,8
80004ace:	c0 28       	rjmp	80004ad2 <tc_configure_interrupts+0x15a>
80004ad0:	30 08       	mov	r8,0
80004ad2:	10 49       	or	r9,r8
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80004ad4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004ad8:	70 08       	ld.w	r8,r8[0x0]
80004ada:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80004ade:	5c 58       	castu.b	r8
80004ae0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004ae4:	c0 31       	brne	80004aea <tc_configure_interrupts+0x172>
80004ae6:	30 48       	mov	r8,4
80004ae8:	c0 28       	rjmp	80004aec <tc_configure_interrupts+0x174>
80004aea:	30 08       	mov	r8,0
80004aec:	10 49       	or	r9,r8
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80004aee:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004af2:	70 08       	ld.w	r8,r8[0x0]
80004af4:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80004af8:	5c 58       	castu.b	r8
80004afa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004afe:	c0 31       	brne	80004b04 <tc_configure_interrupts+0x18c>
80004b00:	30 28       	mov	r8,2
80004b02:	c0 28       	rjmp	80004b06 <tc_configure_interrupts+0x18e>
80004b04:	30 08       	mov	r8,0
80004b06:	10 49       	or	r9,r8
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
80004b08:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004b0c:	70 08       	ld.w	r8,r8[0x0]
80004b0e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004b12:	5c 58       	castu.b	r8
80004b14:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004b18:	5f 08       	sreq	r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004b1a:	f3 e8 10 08 	or	r8,r9,r8
80004b1e:	10 99       	mov	r9,r8
80004b20:	ee fa ff f8 	ld.w	r10,r7[-8]
80004b24:	f6 08 15 06 	lsl	r8,r11,0x6
80004b28:	f4 08 00 08 	add	r8,r10,r8
80004b2c:	2d 88       	sub	r8,-40
80004b2e:	91 09       	st.w	r8[0x0],r9
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80004b30:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004b34:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004b38:	a1 78       	lsl	r8,0x1
80004b3a:	2f f8       	sub	r8,-1
80004b3c:	a5 78       	lsl	r8,0x5
80004b3e:	f2 08 00 08 	add	r8,r9,r8
80004b42:	70 08       	ld.w	r8,r8[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80004b44:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004b48:	30 08       	mov	r8,0
80004b4a:	f0 09 18 00 	cp.b	r9,r8
80004b4e:	c0 20       	breq	80004b52 <tc_configure_interrupts+0x1da>
80004b50:	d5 03       	csrf	0x10

  return 0;
80004b52:	30 08       	mov	r8,0
}
80004b54:	10 9c       	mov	r12,r8
80004b56:	2f cd       	sub	sp,-16
80004b58:	e3 cd 80 80 	ldm	sp++,r7,pc
80004b5c:	80 00       	ld.sh	r0,r0[0x0]
80004b5e:	49 58       	lddpc	r8,80004bb0 <tc_init_waveform+0x50>

80004b60 <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
80004b60:	eb cd 40 80 	pushm	r7,lr
80004b64:	1a 97       	mov	r7,sp
80004b66:	20 2d       	sub	sp,8
80004b68:	ef 4c ff fc 	st.w	r7[-4],r12
80004b6c:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80004b70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b74:	70 08       	ld.w	r8,r8[0x0]
80004b76:	58 28       	cp.w	r8,2
80004b78:	e0 88 00 04 	brls	80004b80 <tc_init_waveform+0x20>
    return TC_INVALID_ARGUMENT;
80004b7c:	3f f8       	mov	r8,-1
80004b7e:	c9 78       	rjmp	80004cac <tc_init_waveform+0x14c>

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80004b80:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b84:	70 09       	ld.w	r9,r8[0x0]
80004b86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b8a:	70 18       	ld.w	r8,r8[0x4]
80004b8c:	f1 d8 c3 c2 	bfextu	r8,r8,0x1e,0x2
80004b90:	5c 58       	castu.b	r8
80004b92:	f0 0a 15 1e 	lsl	r10,r8,0x1e
                                  opt->beevt << AVR32_TC_BEEVT_OFFSET |
80004b96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b9a:	70 18       	ld.w	r8,r8[0x4]
80004b9c:	f1 d8 c3 82 	bfextu	r8,r8,0x1c,0x2
80004ba0:	5c 58       	castu.b	r8
80004ba2:	bd 68       	lsl	r8,0x1c
80004ba4:	10 4a       	or	r10,r8
                                  opt->bcpc << AVR32_TC_BCPC_OFFSET |
80004ba6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004baa:	70 18       	ld.w	r8,r8[0x4]
80004bac:	f1 d8 c3 42 	bfextu	r8,r8,0x1a,0x2
80004bb0:	5c 58       	castu.b	r8
80004bb2:	bb 68       	lsl	r8,0x1a
80004bb4:	10 4a       	or	r10,r8
                                  opt->bcpb << AVR32_TC_BCPB_OFFSET |
80004bb6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004bba:	70 18       	ld.w	r8,r8[0x4]
80004bbc:	f1 d8 c3 02 	bfextu	r8,r8,0x18,0x2
80004bc0:	5c 58       	castu.b	r8
80004bc2:	b9 68       	lsl	r8,0x18
80004bc4:	10 4a       	or	r10,r8
                                  opt->aswtrg << AVR32_TC_ASWTRG_OFFSET |
80004bc6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004bca:	70 18       	ld.w	r8,r8[0x4]
80004bcc:	f1 d8 c2 c2 	bfextu	r8,r8,0x16,0x2
80004bd0:	5c 58       	castu.b	r8
80004bd2:	b7 68       	lsl	r8,0x16
80004bd4:	10 4a       	or	r10,r8
                                  opt->aeevt << AVR32_TC_AEEVT_OFFSET |
80004bd6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004bda:	70 18       	ld.w	r8,r8[0x4]
80004bdc:	f1 d8 c2 82 	bfextu	r8,r8,0x14,0x2
80004be0:	5c 58       	castu.b	r8
80004be2:	b5 68       	lsl	r8,0x14
80004be4:	10 4a       	or	r10,r8
                                  opt->acpc << AVR32_TC_ACPC_OFFSET |
80004be6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004bea:	70 18       	ld.w	r8,r8[0x4]
80004bec:	f1 d8 c2 42 	bfextu	r8,r8,0x12,0x2
80004bf0:	5c 58       	castu.b	r8
80004bf2:	b3 68       	lsl	r8,0x12
80004bf4:	10 4a       	or	r10,r8
                                  opt->acpa << AVR32_TC_ACPA_OFFSET |
80004bf6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004bfa:	70 18       	ld.w	r8,r8[0x4]
80004bfc:	f1 d8 c2 02 	bfextu	r8,r8,0x10,0x2
80004c00:	5c 58       	castu.b	r8
80004c02:	b1 68       	lsl	r8,0x10
80004c04:	f5 e8 10 08 	or	r8,r10,r8
                                  1 << AVR32_TC_WAVE_OFFSET |
80004c08:	10 9a       	mov	r10,r8
80004c0a:	af ba       	sbr	r10,0xf
                                  opt->wavsel << AVR32_TC_WAVSEL_OFFSET |
80004c0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c10:	70 18       	ld.w	r8,r8[0x4]
80004c12:	f1 d8 c1 a2 	bfextu	r8,r8,0xd,0x2
80004c16:	5c 58       	castu.b	r8
80004c18:	ad 78       	lsl	r8,0xd
80004c1a:	10 4a       	or	r10,r8
                                  opt->enetrg << AVR32_TC_ENETRG_OFFSET |
80004c1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c20:	70 18       	ld.w	r8,r8[0x4]
80004c22:	f1 d8 c1 81 	bfextu	r8,r8,0xc,0x1
80004c26:	5c 58       	castu.b	r8
80004c28:	ad 68       	lsl	r8,0xc
80004c2a:	10 4a       	or	r10,r8
                                  opt->eevt << AVR32_TC_EEVT_OFFSET |
80004c2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c30:	70 18       	ld.w	r8,r8[0x4]
80004c32:	f1 d8 c1 42 	bfextu	r8,r8,0xa,0x2
80004c36:	5c 58       	castu.b	r8
80004c38:	ab 68       	lsl	r8,0xa
80004c3a:	10 4a       	or	r10,r8
                                  opt->eevtedg << AVR32_TC_EEVTEDG_OFFSET |
80004c3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c40:	70 18       	ld.w	r8,r8[0x4]
80004c42:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80004c46:	5c 58       	castu.b	r8
80004c48:	a9 68       	lsl	r8,0x8
80004c4a:	10 4a       	or	r10,r8
                                  opt->cpcdis << AVR32_TC_CPCDIS_OFFSET |
80004c4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c50:	70 18       	ld.w	r8,r8[0x4]
80004c52:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80004c56:	5c 58       	castu.b	r8
80004c58:	a7 78       	lsl	r8,0x7
80004c5a:	10 4a       	or	r10,r8
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
80004c5c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c60:	70 18       	ld.w	r8,r8[0x4]
80004c62:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80004c66:	5c 58       	castu.b	r8
80004c68:	a7 68       	lsl	r8,0x6
80004c6a:	10 4a       	or	r10,r8
                                  opt->burst << AVR32_TC_BURST_OFFSET |
80004c6c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c70:	70 18       	ld.w	r8,r8[0x4]
80004c72:	f1 d8 c0 82 	bfextu	r8,r8,0x4,0x2
80004c76:	5c 58       	castu.b	r8
80004c78:	a5 68       	lsl	r8,0x4
80004c7a:	10 4a       	or	r10,r8
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
80004c7c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c80:	70 18       	ld.w	r8,r8[0x4]
80004c82:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80004c86:	5c 58       	castu.b	r8
80004c88:	a3 78       	lsl	r8,0x3
80004c8a:	10 4a       	or	r10,r8
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;
80004c8c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c90:	70 18       	ld.w	r8,r8[0x4]
80004c92:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80004c96:	5c 58       	castu.b	r8
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80004c98:	f5 e8 10 08 	or	r8,r10,r8
80004c9c:	10 9a       	mov	r10,r8
80004c9e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004ca2:	a5 69       	lsl	r9,0x4
80004ca4:	2f f9       	sub	r9,-1
80004ca6:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
                                  opt->burst << AVR32_TC_BURST_OFFSET |
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;

  return 0;
80004caa:	30 08       	mov	r8,0
}
80004cac:	10 9c       	mov	r12,r8
80004cae:	2f ed       	sub	sp,-8
80004cb0:	e3 cd 80 80 	ldm	sp++,r7,pc

80004cb4 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
80004cb4:	eb cd 40 80 	pushm	r7,lr
80004cb8:	1a 97       	mov	r7,sp
80004cba:	20 2d       	sub	sp,8
80004cbc:	ef 4c ff fc 	st.w	r7[-4],r12
80004cc0:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004cc4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004cc8:	58 28       	cp.w	r8,2
80004cca:	e0 88 00 04 	brls	80004cd2 <tc_start+0x1e>
    return TC_INVALID_ARGUMENT;
80004cce:	3f f8       	mov	r8,-1
80004cd0:	c0 b8       	rjmp	80004ce6 <tc_start+0x32>

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80004cd2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004cd6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004cda:	a7 68       	lsl	r8,0x6
80004cdc:	f2 08 00 08 	add	r8,r9,r8
80004ce0:	30 59       	mov	r9,5
80004ce2:	91 09       	st.w	r8[0x0],r9

  return 0;
80004ce4:	30 08       	mov	r8,0
}
80004ce6:	10 9c       	mov	r12,r8
80004ce8:	2f ed       	sub	sp,-8
80004cea:	e3 cd 80 80 	ldm	sp++,r7,pc

80004cee <tc_read_sr>:
  tc->bcr = AVR32_TC_BCR_SYNC_MASK;
}


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
80004cee:	eb cd 40 80 	pushm	r7,lr
80004cf2:	1a 97       	mov	r7,sp
80004cf4:	20 2d       	sub	sp,8
80004cf6:	ef 4c ff fc 	st.w	r7[-4],r12
80004cfa:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004cfe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d02:	58 28       	cp.w	r8,2
80004d04:	e0 88 00 04 	brls	80004d0c <tc_read_sr+0x1e>
    return TC_INVALID_ARGUMENT;
80004d08:	3f f8       	mov	r8,-1
80004d0a:	c0 b8       	rjmp	80004d20 <tc_read_sr+0x32>

  return tc->channel[channel].sr;
80004d0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d10:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d14:	a1 78       	lsl	r8,0x1
80004d16:	2f f8       	sub	r8,-1
80004d18:	a5 78       	lsl	r8,0x5
80004d1a:	f2 08 00 08 	add	r8,r9,r8
80004d1e:	70 08       	ld.w	r8,r8[0x0]
}
80004d20:	10 9c       	mov	r12,r8
80004d22:	2f ed       	sub	sp,-8
80004d24:	e3 cd 80 80 	ldm	sp++,r7,pc

80004d28 <tc_write_ra>:
  return Rd_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK);
}


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80004d28:	eb cd 40 80 	pushm	r7,lr
80004d2c:	1a 97       	mov	r7,sp
80004d2e:	20 3d       	sub	sp,12
80004d30:	ef 4c ff fc 	st.w	r7[-4],r12
80004d34:	ef 4b ff f8 	st.w	r7[-8],r11
80004d38:	14 98       	mov	r8,r10
80004d3a:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004d3e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d42:	58 28       	cp.w	r8,2
80004d44:	e0 88 00 04 	brls	80004d4c <tc_write_ra+0x24>
    return TC_INVALID_ARGUMENT;
80004d48:	3f f8       	mov	r8,-1
80004d4a:	c2 78       	rjmp	80004d98 <tc_write_ra+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80004d4c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004d50:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004d54:	a5 69       	lsl	r9,0x4
80004d56:	2f f9       	sub	r9,-1
80004d58:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004d5c:	e2 18 80 00 	andl	r8,0x8000,COH
80004d60:	c1 a0       	breq	80004d94 <tc_write_ra+0x6c>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
80004d62:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d66:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004d6a:	ee fa ff fc 	ld.w	r10,r7[-4]
80004d6e:	a7 69       	lsl	r9,0x6
80004d70:	f4 09 00 09 	add	r9,r10,r9
80004d74:	2e c9       	sub	r9,-20
80004d76:	72 09       	ld.w	r9,r9[0x0]
80004d78:	12 9a       	mov	r10,r9
80004d7a:	e0 1a 00 00 	andl	r10,0x0
80004d7e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80004d82:	f5 e9 10 09 	or	r9,r10,r9
80004d86:	ee fa ff fc 	ld.w	r10,r7[-4]
80004d8a:	a7 68       	lsl	r8,0x6
80004d8c:	f4 08 00 08 	add	r8,r10,r8
80004d90:	2e c8       	sub	r8,-20
80004d92:	91 09       	st.w	r8[0x0],r9

  return value;
80004d94:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80004d98:	10 9c       	mov	r12,r8
80004d9a:	2f dd       	sub	sp,-12
80004d9c:	e3 cd 80 80 	ldm	sp++,r7,pc

80004da0 <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80004da0:	eb cd 40 80 	pushm	r7,lr
80004da4:	1a 97       	mov	r7,sp
80004da6:	20 3d       	sub	sp,12
80004da8:	ef 4c ff fc 	st.w	r7[-4],r12
80004dac:	ef 4b ff f8 	st.w	r7[-8],r11
80004db0:	14 98       	mov	r8,r10
80004db2:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004db6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004dba:	58 28       	cp.w	r8,2
80004dbc:	e0 88 00 04 	brls	80004dc4 <tc_write_rb+0x24>
    return TC_INVALID_ARGUMENT;
80004dc0:	3f f8       	mov	r8,-1
80004dc2:	c2 78       	rjmp	80004e10 <tc_write_rb+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80004dc4:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004dc8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004dcc:	a5 69       	lsl	r9,0x4
80004dce:	2f f9       	sub	r9,-1
80004dd0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004dd4:	e2 18 80 00 	andl	r8,0x8000,COH
80004dd8:	c1 a0       	breq	80004e0c <tc_write_rb+0x6c>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
80004dda:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004dde:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004de2:	ee fa ff fc 	ld.w	r10,r7[-4]
80004de6:	a7 69       	lsl	r9,0x6
80004de8:	f4 09 00 09 	add	r9,r10,r9
80004dec:	2e 89       	sub	r9,-24
80004dee:	72 09       	ld.w	r9,r9[0x0]
80004df0:	12 9a       	mov	r10,r9
80004df2:	e0 1a 00 00 	andl	r10,0x0
80004df6:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80004dfa:	f5 e9 10 09 	or	r9,r10,r9
80004dfe:	ee fa ff fc 	ld.w	r10,r7[-4]
80004e02:	a7 68       	lsl	r8,0x6
80004e04:	f4 08 00 08 	add	r8,r10,r8
80004e08:	2e 88       	sub	r8,-24
80004e0a:	91 09       	st.w	r8[0x0],r9

  return value;
80004e0c:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80004e10:	10 9c       	mov	r12,r8
80004e12:	2f dd       	sub	sp,-12
80004e14:	e3 cd 80 80 	ldm	sp++,r7,pc

80004e18 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80004e18:	eb cd 40 80 	pushm	r7,lr
80004e1c:	1a 97       	mov	r7,sp
80004e1e:	20 3d       	sub	sp,12
80004e20:	ef 4c ff fc 	st.w	r7[-4],r12
80004e24:	ef 4b ff f8 	st.w	r7[-8],r11
80004e28:	14 98       	mov	r8,r10
80004e2a:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004e2e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e32:	58 28       	cp.w	r8,2
80004e34:	e0 88 00 04 	brls	80004e3c <tc_write_rc+0x24>
    return TC_INVALID_ARGUMENT;
80004e38:	3f f8       	mov	r8,-1
80004e3a:	c2 78       	rjmp	80004e88 <tc_write_rc+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80004e3c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004e40:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e44:	a5 69       	lsl	r9,0x4
80004e46:	2f f9       	sub	r9,-1
80004e48:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004e4c:	e2 18 80 00 	andl	r8,0x8000,COH
80004e50:	c1 a0       	breq	80004e84 <tc_write_rc+0x6c>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80004e52:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e56:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004e5a:	ee fa ff fc 	ld.w	r10,r7[-4]
80004e5e:	a7 69       	lsl	r9,0x6
80004e60:	f4 09 00 09 	add	r9,r10,r9
80004e64:	2e 49       	sub	r9,-28
80004e66:	72 09       	ld.w	r9,r9[0x0]
80004e68:	12 9a       	mov	r10,r9
80004e6a:	e0 1a 00 00 	andl	r10,0x0
80004e6e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80004e72:	f5 e9 10 09 	or	r9,r10,r9
80004e76:	ee fa ff fc 	ld.w	r10,r7[-4]
80004e7a:	a7 68       	lsl	r8,0x6
80004e7c:	f4 08 00 08 	add	r8,r10,r8
80004e80:	2e 48       	sub	r8,-28
80004e82:	91 09       	st.w	r8[0x0],r9

  return value;
80004e84:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80004e88:	10 9c       	mov	r12,r8
80004e8a:	2f dd       	sub	sp,-12
80004e8c:	e3 cd 80 80 	ldm	sp++,r7,pc

80004e90 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80004e90:	eb cd 40 80 	pushm	r7,lr
80004e94:	1a 97       	mov	r7,sp
80004e96:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004e98:	e1 b8 00 00 	mfsr	r8,0x0
80004e9c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80004ea0:	d3 03       	ssrf	0x10

	return flags;
80004ea2:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80004ea6:	10 9c       	mov	r12,r8
80004ea8:	2f fd       	sub	sp,-4
80004eaa:	e3 cd 80 80 	ldm	sp++,r7,pc

80004eae <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004eae:	eb cd 40 80 	pushm	r7,lr
80004eb2:	1a 97       	mov	r7,sp
80004eb4:	20 1d       	sub	sp,4
80004eb6:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004eba:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004ebe:	e6 18 00 01 	andh	r8,0x1,COH
80004ec2:	5f 08       	sreq	r8
80004ec4:	5c 58       	castu.b	r8
}
80004ec6:	10 9c       	mov	r12,r8
80004ec8:	2f fd       	sub	sp,-4
80004eca:	e3 cd 80 80 	ldm	sp++,r7,pc
80004ece:	d7 03       	nop

80004ed0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80004ed0:	eb cd 40 80 	pushm	r7,lr
80004ed4:	1a 97       	mov	r7,sp
80004ed6:	20 1d       	sub	sp,4
80004ed8:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004edc:	ee fc ff fc 	ld.w	r12,r7[-4]
80004ee0:	f0 1f 00 05 	mcall	80004ef4 <cpu_irq_restore+0x24>
80004ee4:	18 98       	mov	r8,r12
80004ee6:	58 08       	cp.w	r8,0
80004ee8:	c0 20       	breq	80004eec <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80004eea:	d5 03       	csrf	0x10
   }

	barrier();
}
80004eec:	2f fd       	sub	sp,-4
80004eee:	e3 cd 80 80 	ldm	sp++,r7,pc
80004ef2:	00 00       	add	r0,r0
80004ef4:	80 00       	ld.sh	r0,r0[0x0]
80004ef6:	4e ae       	lddpc	lr,8000509c <sysclk_priv_enable_module+0x44>

80004ef8 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
80004ef8:	eb cd 40 80 	pushm	r7,lr
80004efc:	1a 97       	mov	r7,sp
80004efe:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80004f00:	f0 1f 00 0c 	mcall	80004f30 <osc_priv_enable_rc120m+0x38>
80004f04:	18 98       	mov	r8,r12
80004f06:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80004f0a:	fe 78 58 00 	mov	r8,-43008
80004f0e:	34 49       	mov	r9,68
80004f10:	ea 19 aa 00 	orh	r9,0xaa00
80004f14:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80004f16:	fe 78 58 00 	mov	r8,-43008
80004f1a:	30 19       	mov	r9,1
80004f1c:	f1 49 00 44 	st.w	r8[68],r9
	cpu_irq_restore(flags);
80004f20:	ee fc ff fc 	ld.w	r12,r7[-4]
80004f24:	f0 1f 00 04 	mcall	80004f34 <osc_priv_enable_rc120m+0x3c>
}
80004f28:	2f fd       	sub	sp,-4
80004f2a:	e3 cd 80 80 	ldm	sp++,r7,pc
80004f2e:	00 00       	add	r0,r0
80004f30:	80 00       	ld.sh	r0,r0[0x0]
80004f32:	4e 90       	lddpc	r0,800050d4 <sysclk_priv_enable_module+0x7c>
80004f34:	80 00       	ld.sh	r0,r0[0x0]
80004f36:	4e d0       	lddpc	r0,800050e8 <sysclk_set_prescalers+0x10>

80004f38 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80004f38:	eb cd 40 80 	pushm	r7,lr
80004f3c:	1a 97       	mov	r7,sp
80004f3e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004f40:	e1 b8 00 00 	mfsr	r8,0x0
80004f44:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80004f48:	d3 03       	ssrf	0x10

	return flags;
80004f4a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80004f4e:	10 9c       	mov	r12,r8
80004f50:	2f fd       	sub	sp,-4
80004f52:	e3 cd 80 80 	ldm	sp++,r7,pc

80004f56 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004f56:	eb cd 40 80 	pushm	r7,lr
80004f5a:	1a 97       	mov	r7,sp
80004f5c:	20 1d       	sub	sp,4
80004f5e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004f62:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004f66:	e6 18 00 01 	andh	r8,0x1,COH
80004f6a:	5f 08       	sreq	r8
80004f6c:	5c 58       	castu.b	r8
}
80004f6e:	10 9c       	mov	r12,r8
80004f70:	2f fd       	sub	sp,-4
80004f72:	e3 cd 80 80 	ldm	sp++,r7,pc
80004f76:	d7 03       	nop

80004f78 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80004f78:	eb cd 40 80 	pushm	r7,lr
80004f7c:	1a 97       	mov	r7,sp
80004f7e:	20 1d       	sub	sp,4
80004f80:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004f84:	ee fc ff fc 	ld.w	r12,r7[-4]
80004f88:	f0 1f 00 05 	mcall	80004f9c <cpu_irq_restore+0x24>
80004f8c:	18 98       	mov	r8,r12
80004f8e:	58 08       	cp.w	r8,0
80004f90:	c0 20       	breq	80004f94 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80004f92:	d5 03       	csrf	0x10
   }

	barrier();
}
80004f94:	2f fd       	sub	sp,-4
80004f96:	e3 cd 80 80 	ldm	sp++,r7,pc
80004f9a:	00 00       	add	r0,r0
80004f9c:	80 00       	ld.sh	r0,r0[0x0]
80004f9e:	4f 56       	lddpc	r6,80005170 <sysclk_set_prescalers+0x98>

80004fa0 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80004fa0:	eb cd 40 80 	pushm	r7,lr
80004fa4:	1a 97       	mov	r7,sp
80004fa6:	20 1d       	sub	sp,4
80004fa8:	18 98       	mov	r8,r12
80004faa:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80004fae:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80004fb2:	58 28       	cp.w	r8,2
80004fb4:	c0 31       	brne	80004fba <osc_enable+0x1a>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80004fb6:	f0 1f 00 03 	mcall	80004fc0 <osc_enable+0x20>

	default:
		/* unhandled_case(id); */
		break;
	}
}
80004fba:	2f fd       	sub	sp,-4
80004fbc:	e3 cd 80 80 	ldm	sp++,r7,pc
80004fc0:	80 00       	ld.sh	r0,r0[0x0]
80004fc2:	4e f8       	lddpc	r8,8000517c <sysclk_set_prescalers+0xa4>

80004fc4 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
80004fc4:	eb cd 40 80 	pushm	r7,lr
80004fc8:	1a 97       	mov	r7,sp
80004fca:	20 1d       	sub	sp,4
80004fcc:	18 98       	mov	r8,r12
80004fce:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80004fd2:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80004fd6:	58 28       	cp.w	r8,2
80004fd8:	c0 40       	breq	80004fe0 <osc_is_ready+0x1c>
80004fda:	58 38       	cp.w	r8,3
80004fdc:	c0 a0       	breq	80004ff0 <osc_is_ready+0x2c>
80004fde:	c0 b8       	rjmp	80004ff4 <osc_is_ready+0x30>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
80004fe0:	fe 78 58 00 	mov	r8,-43008
80004fe4:	71 18       	ld.w	r8,r8[0x44]
80004fe6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004fea:	5f 18       	srne	r8
80004fec:	5c 58       	castu.b	r8
80004fee:	c0 48       	rjmp	80004ff6 <osc_is_ready+0x32>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
80004ff0:	30 18       	mov	r8,1
80004ff2:	c0 28       	rjmp	80004ff6 <osc_is_ready+0x32>

	default:
		/* unhandled_case(id); */
		return false;
80004ff4:	30 08       	mov	r8,0
	}
}
80004ff6:	10 9c       	mov	r12,r8
80004ff8:	2f fd       	sub	sp,-4
80004ffa:	e3 cd 80 80 	ldm	sp++,r7,pc
80004ffe:	d7 03       	nop

80005000 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
80005000:	eb cd 40 80 	pushm	r7,lr
80005004:	1a 97       	mov	r7,sp
80005006:	20 1d       	sub	sp,4
80005008:	18 98       	mov	r8,r12
8000500a:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
8000500e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005012:	10 9c       	mov	r12,r8
80005014:	f0 1f 00 05 	mcall	80005028 <osc_wait_ready+0x28>
80005018:	18 98       	mov	r8,r12
8000501a:	ec 18 00 01 	eorl	r8,0x1
8000501e:	5c 58       	castu.b	r8
80005020:	cf 71       	brne	8000500e <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
80005022:	2f fd       	sub	sp,-4
80005024:	e3 cd 80 80 	ldm	sp++,r7,pc
80005028:	80 00       	ld.sh	r0,r0[0x0]
8000502a:	4f c4       	lddpc	r4,80005218 <sysclk_init+0x30>

8000502c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
8000502c:	eb cd 40 80 	pushm	r7,lr
80005030:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80005032:	e0 68 0e 00 	mov	r8,3584
80005036:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
8000503a:	10 9c       	mov	r12,r8
8000503c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005040 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80005040:	eb cd 40 80 	pushm	r7,lr
80005044:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80005046:	f0 1f 00 04 	mcall	80005054 <sysclk_get_cpu_hz+0x14>
8000504a:	18 98       	mov	r8,r12
8000504c:	a3 88       	lsr	r8,0x2
}
8000504e:	10 9c       	mov	r12,r8
80005050:	e3 cd 80 80 	ldm	sp++,r7,pc
80005054:	80 00       	ld.sh	r0,r0[0x0]
80005056:	50 2c       	stdsp	sp[0x8],r12

80005058 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80005058:	eb cd 40 80 	pushm	r7,lr
8000505c:	1a 97       	mov	r7,sp
8000505e:	20 4d       	sub	sp,16
80005060:	ef 4c ff f4 	st.w	r7[-12],r12
80005064:	ef 4b ff f0 	st.w	r7[-16],r11
	irqflags_t flags;
	uint32_t   mask;

	flags = cpu_irq_save();
80005068:	f0 1f 00 1a 	mcall	800050d0 <sysclk_priv_enable_module+0x78>
8000506c:	18 98       	mov	r8,r12
8000506e:	ef 48 ff f8 	st.w	r7[-8],r8

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80005072:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005076:	a3 68       	lsl	r8,0x2
80005078:	e0 28 eb e0 	sub	r8,60384
8000507c:	70 08       	ld.w	r8,r8[0x0]
8000507e:	ef 48 ff fc 	st.w	r7[-4],r8
	mask |= 1U << module_index;
80005082:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005086:	30 19       	mov	r9,1
80005088:	f2 08 09 48 	lsl	r8,r9,r8
8000508c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005090:	f3 e8 10 08 	or	r8,r9,r8
80005094:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80005098:	fe 78 14 00 	mov	r8,-60416
8000509c:	ee f9 ff f4 	ld.w	r9,r7[-12]
800050a0:	f2 0a 15 02 	lsl	r10,r9,0x2
800050a4:	32 09       	mov	r9,32
800050a6:	ea 19 aa 00 	orh	r9,0xaa00
800050aa:	f4 09 00 09 	add	r9,r10,r9
800050ae:	f1 49 00 58 	st.w	r8[88],r9
	*(&AVR32_PM.cpumask + bus_id) = mask;
800050b2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800050b6:	a3 68       	lsl	r8,0x2
800050b8:	e0 28 eb e0 	sub	r8,60384
800050bc:	ee f9 ff fc 	ld.w	r9,r7[-4]
800050c0:	91 09       	st.w	r8[0x0],r9

	cpu_irq_restore(flags);
800050c2:	ee fc ff f8 	ld.w	r12,r7[-8]
800050c6:	f0 1f 00 04 	mcall	800050d4 <sysclk_priv_enable_module+0x7c>
}
800050ca:	2f cd       	sub	sp,-16
800050cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800050d0:	80 00       	ld.sh	r0,r0[0x0]
800050d2:	4f 38       	lddpc	r8,8000529c <spi_initSlave+0x68>
800050d4:	80 00       	ld.sh	r0,r0[0x0]
800050d6:	4f 78       	lddpc	r8,800052b0 <spi_initSlave+0x7c>

800050d8 <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
800050d8:	eb cd 40 80 	pushm	r7,lr
800050dc:	1a 97       	mov	r7,sp
800050de:	20 7d       	sub	sp,28
800050e0:	ef 4c ff ec 	st.w	r7[-20],r12
800050e4:	ef 4b ff e8 	st.w	r7[-24],r11
800050e8:	ef 4a ff e4 	st.w	r7[-28],r10
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
800050ec:	30 08       	mov	r8,0
800050ee:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pba_cksel = 0;
800050f2:	30 08       	mov	r8,0
800050f4:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbb_cksel = 0;
800050f8:	30 08       	mov	r8,0
800050fa:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
800050fe:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005102:	58 08       	cp.w	r8,0
80005104:	c0 70       	breq	80005112 <sysclk_set_prescalers+0x3a>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
80005106:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000510a:	20 18       	sub	r8,1
8000510c:	a7 b8       	sbr	r8,0x7
8000510e:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80005112:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005116:	58 08       	cp.w	r8,0
80005118:	c0 70       	breq	80005126 <sysclk_set_prescalers+0x4e>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
8000511a:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000511e:	20 18       	sub	r8,1
80005120:	a7 b8       	sbr	r8,0x7
80005122:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80005126:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000512a:	58 08       	cp.w	r8,0
8000512c:	c0 70       	breq	8000513a <sysclk_set_prescalers+0x62>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
8000512e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005132:	20 18       	sub	r8,1
80005134:	a7 b8       	sbr	r8,0x7
80005136:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
8000513a:	f0 1f 00 19 	mcall	8000519c <sysclk_set_prescalers+0xc4>
8000513e:	18 98       	mov	r8,r12
80005140:	ef 48 ff f0 	st.w	r7[-16],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80005144:	fe 78 14 00 	mov	r8,-60416
80005148:	30 49       	mov	r9,4
8000514a:	ea 19 aa 00 	orh	r9,0xaa00
8000514e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
80005152:	fe 78 14 00 	mov	r8,-60416
80005156:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000515a:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
8000515c:	fe 78 14 00 	mov	r8,-60416
80005160:	30 c9       	mov	r9,12
80005162:	ea 19 aa 00 	orh	r9,0xaa00
80005166:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
8000516a:	fe 78 14 00 	mov	r8,-60416
8000516e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005172:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80005174:	fe 78 14 00 	mov	r8,-60416
80005178:	31 09       	mov	r9,16
8000517a:	ea 19 aa 00 	orh	r9,0xaa00
8000517e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
80005182:	fe 78 14 00 	mov	r8,-60416
80005186:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000518a:	91 49       	st.w	r8[0x10],r9
	cpu_irq_restore(flags);
8000518c:	ee fc ff f0 	ld.w	r12,r7[-16]
80005190:	f0 1f 00 04 	mcall	800051a0 <sysclk_set_prescalers+0xc8>
}
80005194:	2f 9d       	sub	sp,-28
80005196:	e3 cd 80 80 	ldm	sp++,r7,pc
8000519a:	00 00       	add	r0,r0
8000519c:	80 00       	ld.sh	r0,r0[0x0]
8000519e:	4f 38       	lddpc	r8,80005368 <twim_master_interrupt_handler+0x28>
800051a0:	80 00       	ld.sh	r0,r0[0x0]
800051a2:	4f 78       	lddpc	r8,8000537c <twim_master_interrupt_handler+0x3c>

800051a4 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
800051a4:	eb cd 40 80 	pushm	r7,lr
800051a8:	1a 97       	mov	r7,sp
800051aa:	20 2d       	sub	sp,8
800051ac:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
800051b0:	f0 1f 00 0c 	mcall	800051e0 <sysclk_set_source+0x3c>
800051b4:	18 98       	mov	r8,r12
800051b6:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
800051ba:	fe 78 14 00 	mov	r8,-60416
800051be:	fc 19 aa 00 	movh	r9,0xaa00
800051c2:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
800051c6:	fe 78 14 00 	mov	r8,-60416
800051ca:	ee f9 ff f8 	ld.w	r9,r7[-8]
800051ce:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
800051d0:	ee fc ff fc 	ld.w	r12,r7[-4]
800051d4:	f0 1f 00 04 	mcall	800051e4 <sysclk_set_source+0x40>
}
800051d8:	2f ed       	sub	sp,-8
800051da:	e3 cd 80 80 	ldm	sp++,r7,pc
800051de:	00 00       	add	r0,r0
800051e0:	80 00       	ld.sh	r0,r0[0x0]
800051e2:	4f 38       	lddpc	r8,800053ac <twim_master_interrupt_handler+0x6c>
800051e4:	80 00       	ld.sh	r0,r0[0x0]
800051e6:	4f 78       	lddpc	r8,800053c0 <twim_master_interrupt_handler+0x80>

800051e8 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
800051e8:	eb cd 40 80 	pushm	r7,lr
800051ec:	1a 97       	mov	r7,sp
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
800051ee:	30 2a       	mov	r10,2
800051f0:	30 2b       	mov	r11,2
800051f2:	30 2c       	mov	r12,2
800051f4:	f0 1f 00 0a 	mcall	8000521c <sysclk_init+0x34>
		sysclk_set_source(SYSCLK_SRC_PLL1);
		break;
	}
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
800051f8:	30 2c       	mov	r12,2
800051fa:	f0 1f 00 0a 	mcall	80005220 <sysclk_init+0x38>
		osc_wait_ready(OSC_ID_RC120M);
800051fe:	30 2c       	mov	r12,2
80005200:	f0 1f 00 09 	mcall	80005224 <sysclk_init+0x3c>
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80005204:	f0 1f 00 09 	mcall	80005228 <sysclk_init+0x40>
80005208:	18 98       	mov	r8,r12
8000520a:	10 9c       	mov	r12,r8
8000520c:	f0 1f 00 08 	mcall	8000522c <sysclk_init+0x44>
		sysclk_set_source(SYSCLK_SRC_RC120M);
80005210:	30 4c       	mov	r12,4
80005212:	f0 1f 00 08 	mcall	80005230 <sysclk_init+0x48>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80005216:	e3 cd 80 80 	ldm	sp++,r7,pc
8000521a:	00 00       	add	r0,r0
8000521c:	80 00       	ld.sh	r0,r0[0x0]
8000521e:	50 d8       	stdsp	sp[0x34],r8
80005220:	80 00       	ld.sh	r0,r0[0x0]
80005222:	4f a0       	lddpc	r0,80005408 <twim_master_interrupt_handler+0xc8>
80005224:	80 00       	ld.sh	r0,r0[0x0]
80005226:	50 00       	stdsp	sp[0x0],r0
80005228:	80 00       	ld.sh	r0,r0[0x0]
8000522a:	50 40       	stdsp	sp[0x10],r0
8000522c:	80 00       	ld.sh	r0,r0[0x0]
8000522e:	20 4c       	sub	r12,4
80005230:	80 00       	ld.sh	r0,r0[0x0]
80005232:	51 a4       	stdsp	sp[0x68],r4

80005234 <spi_initSlave>:
}

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
80005234:	eb cd 40 80 	pushm	r7,lr
80005238:	1a 97       	mov	r7,sp
8000523a:	20 3d       	sub	sp,12
8000523c:	ef 4c ff fc 	st.w	r7[-4],r12
80005240:	16 99       	mov	r9,r11
80005242:	14 98       	mov	r8,r10
80005244:	ef 69 ff f8 	st.b	r7[-8],r9
80005248:	ef 68 ff f4 	st.b	r7[-12],r8
	if (spi_mode > 3 ||
8000524c:	ef 39 ff f4 	ld.ub	r9,r7[-12]
80005250:	30 38       	mov	r8,3
80005252:	f0 09 18 00 	cp.b	r9,r8
80005256:	e0 8b 00 10 	brhi	80005276 <spi_initSlave+0x42>
8000525a:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000525e:	30 78       	mov	r8,7
80005260:	f0 09 18 00 	cp.b	r9,r8
80005264:	e0 88 00 09 	brls	80005276 <spi_initSlave+0x42>
80005268:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000526c:	31 08       	mov	r8,16
8000526e:	f0 09 18 00 	cp.b	r9,r8
80005272:	e0 88 00 04 	brls	8000527a <spi_initSlave+0x46>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
80005276:	30 28       	mov	r8,2
80005278:	c1 f8       	rjmp	800052b6 <spi_initSlave+0x82>
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000527a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000527e:	e0 69 00 80 	mov	r9,128
80005282:	91 09       	st.w	r8[0x0],r9

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80005284:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80005288:	a1 98       	lsr	r8,0x1
8000528a:	5c 58       	castu.b	r8
8000528c:	10 99       	mov	r9,r8
			(((spi_mode &
8000528e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80005292:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005296:	c0 31       	brne	8000529c <spi_initSlave+0x68>
80005298:	30 28       	mov	r8,2
8000529a:	c0 28       	rjmp	8000529e <spi_initSlave+0x6a>
8000529c:	30 08       	mov	r8,0
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
8000529e:	10 49       	or	r9,r8
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);
800052a0:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800052a4:	20 88       	sub	r8,8
800052a6:	a5 68       	lsl	r8,0x4

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
800052a8:	f3 e8 10 08 	or	r8,r9,r8
800052ac:	10 99       	mov	r9,r8
800052ae:	ee f8 ff fc 	ld.w	r8,r7[-4]
800052b2:	91 c9       	st.w	r8[0x30],r9
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
800052b4:	30 08       	mov	r8,0
}
800052b6:	10 9c       	mov	r12,r8
800052b8:	2f dd       	sub	sp,-12
800052ba:	e3 cd 80 80 	ldm	sp++,r7,pc

800052be <spi_enable>:

	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
800052be:	eb cd 40 80 	pushm	r7,lr
800052c2:	1a 97       	mov	r7,sp
800052c4:	20 1d       	sub	sp,4
800052c6:	ef 4c ff fc 	st.w	r7[-4],r12
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800052ca:	ee f8 ff fc 	ld.w	r8,r7[-4]
800052ce:	30 19       	mov	r9,1
800052d0:	91 09       	st.w	r8[0x0],r9
}
800052d2:	2f fd       	sub	sp,-4
800052d4:	e3 cd 80 80 	ldm	sp++,r7,pc

800052d8 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
800052d8:	eb cd 40 80 	pushm	r7,lr
800052dc:	1a 97       	mov	r7,sp
800052de:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800052e0:	e1 b8 00 00 	mfsr	r8,0x0
800052e4:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800052e8:	d3 03       	ssrf	0x10

	return flags;
800052ea:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800052ee:	10 9c       	mov	r12,r8
800052f0:	2f fd       	sub	sp,-4
800052f2:	e3 cd 80 80 	ldm	sp++,r7,pc

800052f6 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800052f6:	eb cd 40 80 	pushm	r7,lr
800052fa:	1a 97       	mov	r7,sp
800052fc:	20 1d       	sub	sp,4
800052fe:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005302:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005306:	e6 18 00 01 	andh	r8,0x1,COH
8000530a:	5f 08       	sreq	r8
8000530c:	5c 58       	castu.b	r8
}
8000530e:	10 9c       	mov	r12,r8
80005310:	2f fd       	sub	sp,-4
80005312:	e3 cd 80 80 	ldm	sp++,r7,pc
80005316:	d7 03       	nop

80005318 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005318:	eb cd 40 80 	pushm	r7,lr
8000531c:	1a 97       	mov	r7,sp
8000531e:	20 1d       	sub	sp,4
80005320:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005324:	ee fc ff fc 	ld.w	r12,r7[-4]
80005328:	f0 1f 00 05 	mcall	8000533c <cpu_irq_restore+0x24>
8000532c:	18 98       	mov	r8,r12
8000532e:	58 08       	cp.w	r8,0
80005330:	c0 20       	breq	80005334 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005332:	d5 03       	csrf	0x10
   }

	barrier();
}
80005334:	2f fd       	sub	sp,-4
80005336:	e3 cd 80 80 	ldm	sp++,r7,pc
8000533a:	00 00       	add	r0,r0
8000533c:	80 00       	ld.sh	r0,r0[0x0]
8000533e:	52 f6       	stdsp	sp[0xbc],r6

80005340 <twim_master_interrupt_handler>:
/**
 * \internal
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
80005340:	eb cd 40 80 	pushm	r7,lr
80005344:	1a 97       	mov	r7,sp
80005346:	20 1d       	sub	sp,4
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80005348:	4c 68       	lddpc	r8,80005460 <twim_master_interrupt_handler+0x120>
8000534a:	70 08       	ld.w	r8,r8[0x0]
8000534c:	70 79       	ld.w	r9,r8[0x1c]
8000534e:	4c 68       	lddpc	r8,80005464 <twim_master_interrupt_handler+0x124>
80005350:	70 08       	ld.w	r8,r8[0x0]
80005352:	f3 e8 00 08 	and	r8,r9,r8
80005356:	ef 48 ff fc 	st.w	r7[-4],r8
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
8000535a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000535e:	e2 18 07 00 	andl	r8,0x700,COH
80005362:	c1 e0       	breq	8000539e <twim_master_interrupt_handler+0x5e>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80005364:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005368:	e2 18 03 00 	andl	r8,0x300,COH
8000536c:	c0 30       	breq	80005372 <twim_master_interrupt_handler+0x32>
8000536e:	3f c8       	mov	r8,-4
80005370:	c0 28       	rjmp	80005374 <twim_master_interrupt_handler+0x34>
80005372:	3f e8       	mov	r8,-2
80005374:	4b d9       	lddpc	r9,80005468 <twim_master_interrupt_handler+0x128>
80005376:	93 08       	st.w	r9[0x0],r8
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80005378:	4b a8       	lddpc	r8,80005460 <twim_master_interrupt_handler+0x120>
8000537a:	70 09       	ld.w	r9,r8[0x0]
8000537c:	72 38       	ld.w	r8,r9[0xc]
8000537e:	30 0a       	mov	r10,0
80005380:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
80005384:	93 38       	st.w	r9[0xc],r8
		twim_inst->scr = ~0UL;
80005386:	4b 78       	lddpc	r8,80005460 <twim_master_interrupt_handler+0x120>
80005388:	70 08       	ld.w	r8,r8[0x0]
8000538a:	3f f9       	mov	r9,-1
8000538c:	91 b9       	st.w	r8[0x2c],r9
		twim_inst->idr = ~0UL;
8000538e:	4b 58       	lddpc	r8,80005460 <twim_master_interrupt_handler+0x120>
80005390:	70 08       	ld.w	r8,r8[0x0]
80005392:	3f f9       	mov	r9,-1
80005394:	91 99       	st.w	r8[0x24],r9
		twim_next = false;
80005396:	4b 69       	lddpc	r9,8000546c <twim_master_interrupt_handler+0x12c>
80005398:	30 08       	mov	r8,0
8000539a:	b2 88       	st.b	r9[0x0],r8
8000539c:	c5 e8       	rjmp	80005458 <twim_master_interrupt_handler+0x118>
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
8000539e:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053a2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800053a6:	5c 58       	castu.b	r8
800053a8:	c2 00       	breq	800053e8 <twim_master_interrupt_handler+0xa8>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
800053aa:	4b 28       	lddpc	r8,80005470 <twim_master_interrupt_handler+0x130>
800053ac:	70 09       	ld.w	r9,r8[0x0]
800053ae:	4a d8       	lddpc	r8,80005460 <twim_master_interrupt_handler+0x120>
800053b0:	70 08       	ld.w	r8,r8[0x0]
800053b2:	70 58       	ld.w	r8,r8[0x14]
800053b4:	5c 58       	castu.b	r8
800053b6:	b2 88       	st.b	r9[0x0],r8
		twim_rx_data++;
800053b8:	4a e8       	lddpc	r8,80005470 <twim_master_interrupt_handler+0x130>
800053ba:	70 08       	ld.w	r8,r8[0x0]
800053bc:	f0 c9 ff ff 	sub	r9,r8,-1
800053c0:	4a c8       	lddpc	r8,80005470 <twim_master_interrupt_handler+0x130>
800053c2:	91 09       	st.w	r8[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
800053c4:	4a c8       	lddpc	r8,80005474 <twim_master_interrupt_handler+0x134>
800053c6:	70 08       	ld.w	r8,r8[0x0]
800053c8:	f0 c9 00 01 	sub	r9,r8,1
800053cc:	4a a8       	lddpc	r8,80005474 <twim_master_interrupt_handler+0x134>
800053ce:	91 09       	st.w	r8[0x0],r9
		// receive complete
		if (twim_rx_nb_bytes == 0) {
800053d0:	4a 98       	lddpc	r8,80005474 <twim_master_interrupt_handler+0x134>
800053d2:	70 08       	ld.w	r8,r8[0x0]
800053d4:	58 08       	cp.w	r8,0
800053d6:	c4 11       	brne	80005458 <twim_master_interrupt_handler+0x118>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
800053d8:	4a 28       	lddpc	r8,80005460 <twim_master_interrupt_handler+0x120>
800053da:	70 08       	ld.w	r8,r8[0x0]
800053dc:	30 19       	mov	r9,1
800053de:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
800053e0:	4a 39       	lddpc	r9,8000546c <twim_master_interrupt_handler+0x12c>
800053e2:	30 08       	mov	r8,0
800053e4:	b2 88       	st.b	r9[0x0],r8
800053e6:	c3 98       	rjmp	80005458 <twim_master_interrupt_handler+0x118>
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
800053e8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053ec:	e2 18 00 02 	andl	r8,0x2,COH
800053f0:	c3 40       	breq	80005458 <twim_master_interrupt_handler+0x118>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
800053f2:	4a 28       	lddpc	r8,80005478 <twim_master_interrupt_handler+0x138>
800053f4:	70 08       	ld.w	r8,r8[0x0]
800053f6:	58 08       	cp.w	r8,0
800053f8:	c0 91       	brne	8000540a <twim_master_interrupt_handler+0xca>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
800053fa:	49 a8       	lddpc	r8,80005460 <twim_master_interrupt_handler+0x120>
800053fc:	70 08       	ld.w	r8,r8[0x0]
800053fe:	30 29       	mov	r9,2
80005400:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80005402:	49 b9       	lddpc	r9,8000546c <twim_master_interrupt_handler+0x12c>
80005404:	30 08       	mov	r8,0
80005406:	b2 88       	st.b	r9[0x0],r8
80005408:	c2 88       	rjmp	80005458 <twim_master_interrupt_handler+0x118>
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
8000540a:	49 68       	lddpc	r8,80005460 <twim_master_interrupt_handler+0x120>
8000540c:	70 0a       	ld.w	r10,r8[0x0]
8000540e:	49 c8       	lddpc	r8,8000547c <twim_master_interrupt_handler+0x13c>
80005410:	70 08       	ld.w	r8,r8[0x0]
80005412:	11 89       	ld.ub	r9,r8[0x0]
80005414:	5c 59       	castu.b	r9
80005416:	95 69       	st.w	r10[0x18],r9
80005418:	f0 c9 ff ff 	sub	r9,r8,-1
8000541c:	49 88       	lddpc	r8,8000547c <twim_master_interrupt_handler+0x13c>
8000541e:	91 09       	st.w	r8[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80005420:	49 68       	lddpc	r8,80005478 <twim_master_interrupt_handler+0x138>
80005422:	70 08       	ld.w	r8,r8[0x0]
80005424:	f0 c9 00 01 	sub	r9,r8,1
80005428:	49 48       	lddpc	r8,80005478 <twim_master_interrupt_handler+0x138>
8000542a:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
8000542c:	49 38       	lddpc	r8,80005478 <twim_master_interrupt_handler+0x138>
8000542e:	70 08       	ld.w	r8,r8[0x0]
80005430:	58 08       	cp.w	r8,0
80005432:	c1 31       	brne	80005458 <twim_master_interrupt_handler+0x118>
				// Check for next transfer
				if(twim_next) {
80005434:	48 e8       	lddpc	r8,8000546c <twim_master_interrupt_handler+0x12c>
80005436:	11 88       	ld.ub	r8,r8[0x0]
80005438:	5c 58       	castu.b	r8
8000543a:	c0 f0       	breq	80005458 <twim_master_interrupt_handler+0x118>
					twim_next = false;
8000543c:	48 c9       	lddpc	r9,8000546c <twim_master_interrupt_handler+0x12c>
8000543e:	30 08       	mov	r8,0
80005440:	b2 88       	st.b	r9[0x0],r8
					twim_tx_nb_bytes = twim_package->length;
80005442:	49 08       	lddpc	r8,80005480 <twim_master_interrupt_handler+0x140>
80005444:	70 08       	ld.w	r8,r8[0x0]
80005446:	70 39       	ld.w	r9,r8[0xc]
80005448:	48 c8       	lddpc	r8,80005478 <twim_master_interrupt_handler+0x138>
8000544a:	91 09       	st.w	r8[0x0],r9
					twim_tx_data = twim_package->buffer;
8000544c:	48 d8       	lddpc	r8,80005480 <twim_master_interrupt_handler+0x140>
8000544e:	70 08       	ld.w	r8,r8[0x0]
80005450:	70 28       	ld.w	r8,r8[0x8]
80005452:	10 99       	mov	r9,r8
80005454:	48 a8       	lddpc	r8,8000547c <twim_master_interrupt_handler+0x13c>
80005456:	91 09       	st.w	r8[0x0],r9
				}
			}
		}
	}
	return;
}
80005458:	2f fd       	sub	sp,-4
8000545a:	e3 cd 40 80 	ldm	sp++,r7,lr
8000545e:	d6 03       	rete
80005460:	00 00       	add	r0,r0
80005462:	00 28       	rsub	r8,r0
80005464:	00 00       	add	r0,r0
80005466:	00 40       	or	r0,r0
80005468:	00 00       	add	r0,r0
8000546a:	00 34       	cp.w	r4,r0
8000546c:	00 00       	add	r0,r0
8000546e:	00 48       	or	r8,r0
80005470:	00 00       	add	r0,r0
80005472:	00 30       	cp.w	r0,r0
80005474:	00 00       	add	r0,r0
80005476:	00 3c       	cp.w	r12,r0
80005478:	00 00       	add	r0,r0
8000547a:	00 38       	cp.w	r8,r0
8000547c:	00 00       	add	r0,r0
8000547e:	00 2c       	rsub	r12,r0
80005480:	00 00       	add	r0,r0
80005482:	00 44       	or	r4,r0

80005484 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80005484:	eb cd 40 80 	pushm	r7,lr
80005488:	1a 97       	mov	r7,sp
8000548a:	20 5d       	sub	sp,20
8000548c:	ef 4c ff f4 	st.w	r7[-12],r12
80005490:	ef 4b ff f0 	st.w	r7[-16],r11
80005494:	ef 4a ff ec 	st.w	r7[-20],r10
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
80005498:	30 08       	mov	r8,0
8000549a:	ef 68 ff ff 	st.b	r7[-1],r8
	f_prescaled = (pba_hz / speed / 2);
8000549e:	ee f8 ff ec 	ld.w	r8,r7[-20]
800054a2:	ee f9 ff f0 	ld.w	r9,r7[-16]
800054a6:	f0 09 0d 08 	divu	r8,r8,r9
800054aa:	a1 98       	lsr	r8,0x1
800054ac:	ef 48 ff f8 	st.w	r7[-8],r8
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800054b0:	c0 b8       	rjmp	800054c6 <twim_set_speed+0x42>
		// increase clock divider
		cwgr_exp++;
800054b2:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800054b6:	2f f8       	sub	r8,-1
800054b8:	ef 68 ff ff 	st.b	r7[-1],r8
		// divide f_prescaled value
		f_prescaled /= 2;
800054bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800054c0:	a1 98       	lsr	r8,0x1
800054c2:	ef 48 ff f8 	st.w	r7[-8],r8
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800054c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800054ca:	e0 48 00 ff 	cp.w	r8,255
800054ce:	e0 88 00 09 	brls	800054e0 <twim_set_speed+0x5c>
800054d2:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800054d6:	30 78       	mov	r8,7
800054d8:	f0 09 18 00 	cp.b	r9,r8
800054dc:	fe 98 ff eb 	brls	800054b2 <twim_set_speed+0x2e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
800054e0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800054e4:	30 78       	mov	r8,7
800054e6:	f0 09 18 00 	cp.b	r9,r8
800054ea:	e0 88 00 04 	brls	800054f2 <twim_set_speed+0x6e>
		return ERR_INVALID_ARG;
800054ee:	3f 88       	mov	r8,-8
800054f0:	c1 a8       	rjmp	80005524 <twim_set_speed+0xa0>
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
800054f2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800054f6:	f0 09 16 01 	lsr	r9,r8,0x1
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
800054fa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800054fe:	a1 98       	lsr	r8,0x1
80005500:	ee fa ff f8 	ld.w	r10,r7[-8]
80005504:	f4 08 01 08 	sub	r8,r10,r8
80005508:	a9 68       	lsl	r8,0x8
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
8000550a:	10 49       	or	r9,r8
8000550c:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80005510:	bd 68       	lsl	r8,0x1c
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
80005512:	10 49       	or	r9,r8
80005514:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005518:	b1 68       	lsl	r8,0x10
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000551a:	10 49       	or	r9,r8
8000551c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005520:	91 19       	st.w	r8[0x4],r9
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
	return STATUS_OK;
80005522:	30 08       	mov	r8,0
}
80005524:	10 9c       	mov	r12,r8
80005526:	2f bd       	sub	sp,-20
80005528:	e3 cd 80 80 	ldm	sp++,r7,pc

8000552c <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
8000552c:	eb cd 40 80 	pushm	r7,lr
80005530:	1a 97       	mov	r7,sp
80005532:	20 4d       	sub	sp,16
80005534:	ef 4c ff f4 	st.w	r7[-12],r12
80005538:	ef 4b ff f0 	st.w	r7[-16],r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
8000553c:	e1 b8 00 00 	mfsr	r8,0x0
80005540:	10 9c       	mov	r12,r8
80005542:	f0 1f 00 37 	mcall	8000561c <twim_master_init+0xf0>
80005546:	18 98       	mov	r8,r12
80005548:	ef 68 ff fb 	st.b	r7[-5],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000554c:	4b 58       	lddpc	r8,80005620 <twim_master_init+0xf4>
8000554e:	30 09       	mov	r9,0
80005550:	91 09       	st.w	r8[0x0],r9
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80005552:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80005556:	30 08       	mov	r8,0
80005558:	f0 09 18 00 	cp.b	r9,r8
8000555c:	c0 20       	breq	80005560 <twim_master_init+0x34>
		cpu_irq_disable ();
8000555e:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80005560:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005564:	3f f9       	mov	r9,-1
80005566:	91 99       	st.w	r8[0x24],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005568:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000556c:	30 19       	mov	r9,1
8000556e:	91 09       	st.w	r8[0x0],r9
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005570:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005574:	e0 69 00 80 	mov	r9,128
80005578:	91 09       	st.w	r8[0x0],r9
	if (global_interrupt_enabled) {
8000557a:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000557e:	30 08       	mov	r8,0
80005580:	f0 09 18 00 	cp.b	r9,r8
80005584:	c0 20       	breq	80005588 <twim_master_init+0x5c>
		cpu_irq_enable ();
80005586:	d5 03       	csrf	0x10
	}
	// Clear SR
	twim->scr = ~0UL;
80005588:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000558c:	3f f9       	mov	r9,-1
8000558e:	91 b9       	st.w	r8[0x2c],r9

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
80005590:	f0 1f 00 25 	mcall	80005624 <twim_master_init+0xf8>
80005594:	18 98       	mov	r8,r12
80005596:	ef 48 ff fc 	st.w	r7[-4],r8
	irq_register_handler(twim_master_interrupt_handler,
8000559a:	30 1a       	mov	r10,1
8000559c:	e0 6b 01 40 	mov	r11,320
800055a0:	4a 2c       	lddpc	r12,80005628 <twim_master_init+0xfc>
800055a2:	f0 1f 00 23 	mcall	8000562c <twim_master_init+0x100>
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);
800055a6:	ee fc ff fc 	ld.w	r12,r7[-4]
800055aa:	f0 1f 00 22 	mcall	80005630 <twim_master_init+0x104>

	if (opt->smbus) {
800055ae:	ee f8 ff f0 	ld.w	r8,r7[-16]
800055b2:	f1 38 00 0c 	ld.ub	r8,r8[12]
800055b6:	58 08       	cp.w	r8,0
800055b8:	c0 90       	breq	800055ca <twim_master_init+0x9e>
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
800055ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800055be:	31 09       	mov	r9,16
800055c0:	91 09       	st.w	r8[0x0],r9
		twim->smbtr = (uint32_t) -1;
800055c2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800055c6:	3f f9       	mov	r9,-1
800055c8:	91 29       	st.w	r8[0x8],r9
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800055ca:	ee f8 ff f0 	ld.w	r8,r7[-16]
800055ce:	70 09       	ld.w	r9,r8[0x0]
800055d0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800055d4:	70 18       	ld.w	r8,r8[0x4]
800055d6:	12 9a       	mov	r10,r9
800055d8:	10 9b       	mov	r11,r8
800055da:	ee fc ff f4 	ld.w	r12,r7[-12]
800055de:	f0 1f 00 16 	mcall	80005634 <twim_master_init+0x108>
800055e2:	18 98       	mov	r8,r12
800055e4:	5b 88       	cp.w	r8,-8
800055e6:	c0 31       	brne	800055ec <twim_master_init+0xc0>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
800055e8:	3f 88       	mov	r8,-8
800055ea:	c1 48       	rjmp	80005612 <twim_master_init+0xe6>
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800055ec:	ee f8 ff f0 	ld.w	r8,r7[-16]
800055f0:	70 28       	ld.w	r8,r8[0x8]
800055f2:	10 9b       	mov	r11,r8
800055f4:	ee fc ff f4 	ld.w	r12,r7[-12]
800055f8:	f0 1f 00 10 	mcall	80005638 <twim_master_init+0x10c>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800055fc:	48 98       	lddpc	r8,80005620 <twim_master_init+0xf4>
800055fe:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80005600:	5b c8       	cp.w	r8,-4
80005602:	c0 50       	breq	8000560c <twim_master_init+0xe0>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005604:	48 78       	lddpc	r8,80005620 <twim_master_init+0xf4>
80005606:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80005608:	5b e8       	cp.w	r8,-2
8000560a:	c0 31       	brne	80005610 <twim_master_init+0xe4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
8000560c:	3f f8       	mov	r8,-1
8000560e:	c0 28       	rjmp	80005612 <twim_master_init+0xe6>
	}
	return STATUS_OK;
80005610:	30 08       	mov	r8,0
}
80005612:	10 9c       	mov	r12,r8
80005614:	2f cd       	sub	sp,-16
80005616:	e3 cd 80 80 	ldm	sp++,r7,pc
8000561a:	00 00       	add	r0,r0
8000561c:	80 00       	ld.sh	r0,r0[0x0]
8000561e:	52 f6       	stdsp	sp[0xbc],r6
80005620:	00 00       	add	r0,r0
80005622:	00 34       	cp.w	r4,r0
80005624:	80 00       	ld.sh	r0,r0[0x0]
80005626:	52 d8       	stdsp	sp[0xb4],r8
80005628:	80 00       	ld.sh	r0,r0[0x0]
8000562a:	53 40       	stdsp	sp[0xd0],r0
8000562c:	80 00       	ld.sh	r0,r0[0x0]
8000562e:	5a 8c       	cp.w	r12,-24
80005630:	80 00       	ld.sh	r0,r0[0x0]
80005632:	53 18       	stdsp	sp[0xc4],r8
80005634:	80 00       	ld.sh	r0,r0[0x0]
80005636:	54 84       	stdsp	sp[0x120],r4
80005638:	80 00       	ld.sh	r0,r0[0x0]
8000563a:	56 80       	stdsp	sp[0x1a0],r0

8000563c <twim_disable_interrupt>:
 * \brief Disable the TWI interrupts and clear its status register
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
8000563c:	eb cd 40 80 	pushm	r7,lr
80005640:	1a 97       	mov	r7,sp
80005642:	20 2d       	sub	sp,8
80005644:	ef 4c ff f8 	st.w	r7[-8],r12
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80005648:	e1 b8 00 00 	mfsr	r8,0x0
8000564c:	10 9c       	mov	r12,r8
8000564e:	f0 1f 00 0c 	mcall	8000567c <twim_disable_interrupt+0x40>
80005652:	18 98       	mov	r8,r12
80005654:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) {
80005658:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000565c:	30 08       	mov	r8,0
8000565e:	f0 09 18 00 	cp.b	r9,r8
80005662:	c0 20       	breq	80005666 <twim_disable_interrupt+0x2a>
		cpu_irq_disable ();
80005664:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80005666:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000566a:	3f f9       	mov	r9,-1
8000566c:	91 99       	st.w	r8[0x24],r9
	// Clear the status flags
	twim->scr = ~0UL;
8000566e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005672:	3f f9       	mov	r9,-1
80005674:	91 b9       	st.w	r8[0x2c],r9
}
80005676:	2f ed       	sub	sp,-8
80005678:	e3 cd 80 80 	ldm	sp++,r7,pc
8000567c:	80 00       	ld.sh	r0,r0[0x0]
8000567e:	52 f6       	stdsp	sp[0xbc],r6

80005680 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80005680:	eb cd 40 80 	pushm	r7,lr
80005684:	1a 97       	mov	r7,sp
80005686:	20 3d       	sub	sp,12
80005688:	ef 4c ff f8 	st.w	r7[-8],r12
8000568c:	ef 4b ff f4 	st.w	r7[-12],r11
	uint8_t data[1] = { 0 };
80005690:	30 08       	mov	r8,0
80005692:	ef 68 ff fc 	st.b	r7[-4],r8
	return (twim_write (twim,data,0,chip_addr,0));
80005696:	ee cb 00 04 	sub	r11,r7,4
8000569a:	30 08       	mov	r8,0
8000569c:	ee f9 ff f4 	ld.w	r9,r7[-12]
800056a0:	30 0a       	mov	r10,0
800056a2:	ee fc ff f8 	ld.w	r12,r7[-8]
800056a6:	f0 1f 00 04 	mcall	800056b4 <twim_probe+0x34>
800056aa:	18 98       	mov	r8,r12
}
800056ac:	10 9c       	mov	r12,r8
800056ae:	2f dd       	sub	sp,-12
800056b0:	e3 cd 80 80 	ldm	sp++,r7,pc
800056b4:	80 00       	ld.sh	r0,r0[0x0]
800056b6:	58 34       	cp.w	r4,3

800056b8 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
800056b8:	eb cd 40 80 	pushm	r7,lr
800056bc:	1a 97       	mov	r7,sp
800056be:	20 2d       	sub	sp,8
800056c0:	ef 4c ff fc 	st.w	r7[-4],r12
800056c4:	ef 4b ff f8 	st.w	r7[-8],r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800056c8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800056cc:	30 29       	mov	r9,2
800056ce:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
800056d0:	4c f8       	lddpc	r8,8000580c <twim_read_packet+0x154>
800056d2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800056d6:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
800056d8:	4c d8       	lddpc	r8,8000580c <twim_read_packet+0x154>
800056da:	70 08       	ld.w	r8,r8[0x0]
800056dc:	10 9c       	mov	r12,r8
800056de:	f0 1f 00 4d 	mcall	80005810 <twim_read_packet+0x158>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
800056e2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056e6:	70 28       	ld.w	r8,r8[0x8]
800056e8:	10 99       	mov	r9,r8
800056ea:	4c b8       	lddpc	r8,80005814 <twim_read_packet+0x15c>
800056ec:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
800056ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056f2:	70 39       	ld.w	r9,r8[0xc]
800056f4:	4c 98       	lddpc	r8,80005818 <twim_read_packet+0x160>
800056f6:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
800056f8:	4c 99       	lddpc	r9,8000581c <twim_read_packet+0x164>
800056fa:	30 08       	mov	r8,0
800056fc:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800056fe:	4c 98       	lddpc	r8,80005820 <twim_read_packet+0x168>
80005700:	30 09       	mov	r9,0
80005702:	91 09       	st.w	r8[0x0],r9
	//check if internal address access is performed
	if (package->addr_length) {
80005704:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005708:	11 f8       	ld.ub	r8,r8[0x7]
8000570a:	58 08       	cp.w	r8,0
8000570c:	c3 f0       	breq	8000578a <twim_read_packet+0xd2>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
8000570e:	4c 08       	lddpc	r8,8000580c <twim_read_packet+0x154>
80005710:	70 08       	ld.w	r8,r8[0x0]
80005712:	30 19       	mov	r9,1
80005714:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
80005716:	4b e8       	lddpc	r8,8000580c <twim_read_packet+0x154>
80005718:	70 08       	ld.w	r8,r8[0x0]
8000571a:	e0 69 00 80 	mov	r9,128
8000571e:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80005720:	4b b8       	lddpc	r8,8000580c <twim_read_packet+0x154>
80005722:	70 08       	ld.w	r8,r8[0x0]
80005724:	30 29       	mov	r9,2
80005726:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80005728:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000572c:	2f c8       	sub	r8,-4
8000572e:	10 99       	mov	r9,r8
80005730:	4b d8       	lddpc	r8,80005824 <twim_read_packet+0x16c>
80005732:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
80005734:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005738:	11 f8       	ld.ub	r8,r8[0x7]
8000573a:	10 99       	mov	r9,r8
8000573c:	4b b8       	lddpc	r8,80005828 <twim_read_packet+0x170>
8000573e:	91 09       	st.w	r8[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80005740:	4b b8       	lddpc	r8,8000582c <twim_read_packet+0x174>
80005742:	e0 69 07 03 	mov	r9,1795
80005746:	91 09       	st.w	r8[0x0],r9
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005748:	4b 18       	lddpc	r8,8000580c <twim_read_packet+0x154>
8000574a:	70 08       	ld.w	r8,r8[0x0]
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000574c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005750:	72 09       	ld.w	r9,r9[0x0]
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005752:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005756:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000575a:	13 f9       	ld.ub	r9,r9[0x7]
8000575c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000575e:	f5 e9 10 09 	or	r9,r10,r9
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005762:	e8 19 a0 00 	orl	r9,0xa000
80005766:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80005768:	4a 98       	lddpc	r8,8000580c <twim_read_packet+0x154>
8000576a:	70 08       	ld.w	r8,r8[0x0]
8000576c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005770:	72 09       	ld.w	r9,r9[0x0]
80005772:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005776:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000577a:	72 39       	ld.w	r9,r9[0xc]
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
8000577c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000577e:	f5 e9 10 09 	or	r9,r10,r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80005782:	e8 19 e0 01 	orl	r9,0xe001
80005786:	91 49       	st.w	r8[0x10],r9
80005788:	c1 88       	rjmp	800057b8 <twim_read_packet+0x100>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
8000578a:	4a 88       	lddpc	r8,80005828 <twim_read_packet+0x170>
8000578c:	30 09       	mov	r9,0
8000578e:	91 09       	st.w	r8[0x0],r9
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
80005790:	4a 78       	lddpc	r8,8000582c <twim_read_packet+0x174>
80005792:	e0 69 07 01 	mov	r9,1793
80005796:	91 09       	st.w	r8[0x0],r9
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005798:	49 d8       	lddpc	r8,8000580c <twim_read_packet+0x154>
8000579a:	70 08       	ld.w	r8,r8[0x0]
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000579c:	ee f9 ff f8 	ld.w	r9,r7[-8]
800057a0:	72 09       	ld.w	r9,r9[0x0]
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800057a2:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
800057a6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800057aa:	72 39       	ld.w	r9,r9[0xc]
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
800057ac:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
800057ae:	f5 e9 10 09 	or	r9,r10,r9
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800057b2:	e8 19 e0 01 	orl	r9,0xe001
800057b6:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800057b8:	49 58       	lddpc	r8,8000580c <twim_read_packet+0x154>
800057ba:	70 08       	ld.w	r8,r8[0x0]
800057bc:	49 c9       	lddpc	r9,8000582c <twim_read_packet+0x174>
800057be:	72 09       	ld.w	r9,r9[0x0]
800057c0:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800057c2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057c6:	30 19       	mov	r9,1
800057c8:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
800057ca:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800057cc:	c0 38       	rjmp	800057d2 <twim_read_packet+0x11a>
		cpu_relax();
800057ce:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800057d2:	49 48       	lddpc	r8,80005820 <twim_read_packet+0x168>
800057d4:	70 08       	ld.w	r8,r8[0x0]
800057d6:	58 08       	cp.w	r8,0
800057d8:	c0 61       	brne	800057e4 <twim_read_packet+0x12c>
800057da:	f0 1f 00 16 	mcall	80005830 <twim_read_packet+0x178>
800057de:	18 98       	mov	r8,r12
800057e0:	58 08       	cp.w	r8,0
800057e2:	cf 60       	breq	800057ce <twim_read_packet+0x116>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800057e4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057e8:	30 29       	mov	r9,2
800057ea:	91 09       	st.w	r8[0x0],r9
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800057ec:	48 d8       	lddpc	r8,80005820 <twim_read_packet+0x168>
800057ee:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800057f0:	5b c8       	cp.w	r8,-4
800057f2:	c0 50       	breq	800057fc <twim_read_packet+0x144>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800057f4:	48 b8       	lddpc	r8,80005820 <twim_read_packet+0x168>
800057f6:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800057f8:	5b e8       	cp.w	r8,-2
800057fa:	c0 31       	brne	80005800 <twim_read_packet+0x148>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800057fc:	3f f8       	mov	r8,-1
800057fe:	c0 28       	rjmp	80005802 <twim_read_packet+0x14a>
	}
	return STATUS_OK;
80005800:	30 08       	mov	r8,0
}
80005802:	10 9c       	mov	r12,r8
80005804:	2f ed       	sub	sp,-8
80005806:	e3 cd 80 80 	ldm	sp++,r7,pc
8000580a:	00 00       	add	r0,r0
8000580c:	00 00       	add	r0,r0
8000580e:	00 28       	rsub	r8,r0
80005810:	80 00       	ld.sh	r0,r0[0x0]
80005812:	56 3c       	stdsp	sp[0x18c],r12
80005814:	00 00       	add	r0,r0
80005816:	00 30       	cp.w	r0,r0
80005818:	00 00       	add	r0,r0
8000581a:	00 3c       	cp.w	r12,r0
8000581c:	00 00       	add	r0,r0
8000581e:	00 48       	or	r8,r0
80005820:	00 00       	add	r0,r0
80005822:	00 34       	cp.w	r4,r0
80005824:	00 00       	add	r0,r0
80005826:	00 2c       	rsub	r12,r0
80005828:	00 00       	add	r0,r0
8000582a:	00 38       	cp.w	r8,r0
8000582c:	00 00       	add	r0,r0
8000582e:	00 40       	or	r0,r0
80005830:	80 00       	ld.sh	r0,r0[0x0]
80005832:	59 38       	cp.w	r8,19

80005834 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80005834:	eb cd 40 80 	pushm	r7,lr
80005838:	1a 97       	mov	r7,sp
8000583a:	20 5d       	sub	sp,20
8000583c:	ef 4c ff fc 	st.w	r7[-4],r12
80005840:	ef 4b ff f8 	st.w	r7[-8],r11
80005844:	ef 4a ff f4 	st.w	r7[-12],r10
80005848:	ef 49 ff f0 	st.w	r7[-16],r9
8000584c:	ef 68 ff ec 	st.b	r7[-20],r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005850:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005854:	30 19       	mov	r9,1
80005856:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005858:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000585c:	e0 69 00 80 	mov	r9,128
80005860:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005862:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005866:	30 29       	mov	r9,2
80005868:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000586a:	4a c8       	lddpc	r8,80005918 <twim_write+0xe4>
8000586c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005870:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80005872:	4a a8       	lddpc	r8,80005918 <twim_write+0xe4>
80005874:	70 08       	ld.w	r8,r8[0x0]
80005876:	10 9c       	mov	r12,r8
80005878:	f0 1f 00 29 	mcall	8000591c <twim_write+0xe8>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000587c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005880:	4a 88       	lddpc	r8,80005920 <twim_write+0xec>
80005882:	91 09       	st.w	r8[0x0],r9
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80005884:	4a 88       	lddpc	r8,80005924 <twim_write+0xf0>
80005886:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000588a:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
8000588c:	4a 79       	lddpc	r9,80005928 <twim_write+0xf4>
8000588e:	30 08       	mov	r8,0
80005890:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80005892:	4a 78       	lddpc	r8,8000592c <twim_write+0xf8>
80005894:	30 09       	mov	r9,0
80005896:	91 09       	st.w	r8[0x0],r9
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80005898:	4a 08       	lddpc	r8,80005918 <twim_write+0xe4>
8000589a:	70 08       	ld.w	r8,r8[0x0]
8000589c:	ee f9 ff f0 	ld.w	r9,r7[-16]
800058a0:	f2 0a 15 01 	lsl	r10,r9,0x1
			| (nbytes << AVR32_TWIM_CMDR_NBYTES_OFFSET)
800058a4:	ee f9 ff f4 	ld.w	r9,r7[-12]
800058a8:	b1 69       	lsl	r9,0x10
			| (AVR32_TWIM_CMDR_VALID_MASK)
800058aa:	12 4a       	or	r10,r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
800058ac:	ef 39 ff ec 	ld.ub	r9,r7[-20]
800058b0:	ab 79       	lsl	r9,0xb
	// Set next transfer to false
	twim_next = false;
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
800058b2:	f5 e9 10 09 	or	r9,r10,r9
800058b6:	e8 19 e0 00 	orl	r9,0xe000
800058ba:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800058bc:	49 d8       	lddpc	r8,80005930 <twim_write+0xfc>
800058be:	e0 69 03 02 	mov	r9,770
800058c2:	91 09       	st.w	r8[0x0],r9
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800058c4:	49 58       	lddpc	r8,80005918 <twim_write+0xe4>
800058c6:	70 08       	ld.w	r8,r8[0x0]
800058c8:	49 a9       	lddpc	r9,80005930 <twim_write+0xfc>
800058ca:	72 09       	ld.w	r9,r9[0x0]
800058cc:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800058ce:	49 38       	lddpc	r8,80005918 <twim_write+0xe4>
800058d0:	70 08       	ld.w	r8,r8[0x0]
800058d2:	30 19       	mov	r9,1
800058d4:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
800058d6:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800058d8:	c0 38       	rjmp	800058de <twim_write+0xaa>
		cpu_relax();
800058da:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800058de:	49 48       	lddpc	r8,8000592c <twim_write+0xf8>
800058e0:	70 08       	ld.w	r8,r8[0x0]
800058e2:	58 08       	cp.w	r8,0
800058e4:	c0 61       	brne	800058f0 <twim_write+0xbc>
800058e6:	f0 1f 00 14 	mcall	80005934 <twim_write+0x100>
800058ea:	18 98       	mov	r8,r12
800058ec:	58 08       	cp.w	r8,0
800058ee:	cf 60       	breq	800058da <twim_write+0xa6>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800058f0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800058f4:	30 29       	mov	r9,2
800058f6:	91 09       	st.w	r8[0x0],r9
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800058f8:	48 d8       	lddpc	r8,8000592c <twim_write+0xf8>
800058fa:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800058fc:	5b c8       	cp.w	r8,-4
800058fe:	c0 50       	breq	80005908 <twim_write+0xd4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005900:	48 b8       	lddpc	r8,8000592c <twim_write+0xf8>
80005902:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80005904:	5b e8       	cp.w	r8,-2
80005906:	c0 31       	brne	8000590c <twim_write+0xd8>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80005908:	3f f8       	mov	r8,-1
8000590a:	c0 28       	rjmp	8000590e <twim_write+0xda>
	}
	return STATUS_OK;
8000590c:	30 08       	mov	r8,0
}
8000590e:	10 9c       	mov	r12,r8
80005910:	2f bd       	sub	sp,-20
80005912:	e3 cd 80 80 	ldm	sp++,r7,pc
80005916:	00 00       	add	r0,r0
80005918:	00 00       	add	r0,r0
8000591a:	00 28       	rsub	r8,r0
8000591c:	80 00       	ld.sh	r0,r0[0x0]
8000591e:	56 3c       	stdsp	sp[0x18c],r12
80005920:	00 00       	add	r0,r0
80005922:	00 2c       	rsub	r12,r0
80005924:	00 00       	add	r0,r0
80005926:	00 38       	cp.w	r8,r0
80005928:	00 00       	add	r0,r0
8000592a:	00 48       	or	r8,r0
8000592c:	00 00       	add	r0,r0
8000592e:	00 34       	cp.w	r4,r0
80005930:	00 00       	add	r0,r0
80005932:	00 40       	or	r0,r0
80005934:	80 00       	ld.sh	r0,r0[0x0]
80005936:	59 38       	cp.w	r8,19

80005938 <twim_status>:

/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
80005938:	eb cd 40 80 	pushm	r7,lr
8000593c:	1a 97       	mov	r7,sp
8000593e:	20 1d       	sub	sp,4
	uint32_t status = twim_inst->sr;
80005940:	48 98       	lddpc	r8,80005964 <twim_status+0x2c>
80005942:	70 08       	ld.w	r8,r8[0x0]
80005944:	70 78       	ld.w	r8,r8[0x1c]
80005946:	ef 48 ff fc 	st.w	r7[-4],r8
	if ((status & AVR32_TWIM_SR_IDLE_MASK)
8000594a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000594e:	e2 18 00 10 	andl	r8,0x10,COH
80005952:	c0 30       	breq	80005958 <twim_status+0x20>
#if AVR32_TWIM_H_VERSION > 101 ||(status&AVR32_TWIM_SR_BUSFREE_MASK)
#endif
		) {
		return 1;
80005954:	30 18       	mov	r8,1
80005956:	c0 28       	rjmp	8000595a <twim_status+0x22>
	} else {
		return 0;
80005958:	30 08       	mov	r8,0
	}
}
8000595a:	10 9c       	mov	r12,r8
8000595c:	2f fd       	sub	sp,-4
8000595e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005962:	00 00       	add	r0,r0
80005964:	00 00       	add	r0,r0
80005966:	00 28       	rsub	r8,r0

80005968 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80005968:	eb cd 40 80 	pushm	r7,lr
8000596c:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
8000596e:	c0 08       	rjmp	8000596e <_unhandled_interrupt+0x6>

80005970 <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80005970:	eb cd 40 80 	pushm	r7,lr
80005974:	1a 97       	mov	r7,sp
80005976:	20 3d       	sub	sp,12
80005978:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000597c:	fe 78 10 00 	mov	r8,-61440
80005980:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005984:	f2 09 11 03 	rsub	r9,r9,3
80005988:	28 09       	sub	r9,-128
8000598a:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000598e:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80005992:	fe 78 10 00 	mov	r8,-61440
80005996:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000599a:	2c 09       	sub	r9,-64
8000599c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800059a0:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800059a4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800059a8:	58 08       	cp.w	r8,0
800059aa:	c1 30       	breq	800059d0 <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
800059ac:	ee f9 ff f8 	ld.w	r9,r7[-8]
800059b0:	48 b8       	lddpc	r8,800059dc <_get_interrupt_handler+0x6c>
800059b2:	a1 79       	lsl	r9,0x1
800059b4:	2f f9       	sub	r9,-1
800059b6:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800059ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800059be:	f0 08 12 00 	clz	r8,r8
800059c2:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
800059c6:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
800059c8:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800059cc:	70 08       	ld.w	r8,r8[0x0]
800059ce:	c0 28       	rjmp	800059d2 <_get_interrupt_handler+0x62>
800059d0:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800059d2:	10 9c       	mov	r12,r8
800059d4:	2f dd       	sub	sp,-12
800059d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800059da:	00 00       	add	r0,r0
800059dc:	80 00       	ld.sh	r0,r0[0x0]
800059de:	64 68       	ld.w	r8,r2[0x18]

800059e0 <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
800059e0:	eb cd 40 80 	pushm	r7,lr
800059e4:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800059e6:	48 38       	lddpc	r8,800059f0 <INTC_init_evba+0x10>
800059e8:	e3 b8 00 01 	mtsr	0x4,r8
}
800059ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800059f0:	80 00       	ld.sh	r0,r0[0x0]
800059f2:	62 00       	ld.w	r0,r1[0x0]

800059f4 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800059f4:	eb cd 40 80 	pushm	r7,lr
800059f8:	1a 97       	mov	r7,sp
800059fa:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
800059fc:	f0 1f 00 1f 	mcall	80005a78 <INTC_init_interrupts+0x84>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80005a00:	30 08       	mov	r8,0
80005a02:	ef 48 ff f8 	st.w	r7[-8],r8
80005a06:	c3 18       	rjmp	80005a68 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80005a08:	30 08       	mov	r8,0
80005a0a:	ef 48 ff fc 	st.w	r7[-4],r8
80005a0e:	c1 48       	rjmp	80005a36 <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80005a10:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005a14:	49 a8       	lddpc	r8,80005a7c <INTC_init_interrupts+0x88>
80005a16:	a1 79       	lsl	r9,0x1
80005a18:	2f f9       	sub	r9,-1
80005a1a:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80005a1e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a22:	a3 68       	lsl	r8,0x2
80005a24:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80005a28:	49 69       	lddpc	r9,80005a80 <INTC_init_interrupts+0x8c>
80005a2a:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80005a2c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a30:	2f f8       	sub	r8,-1
80005a32:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
80005a36:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005a3a:	49 18       	lddpc	r8,80005a7c <INTC_init_interrupts+0x88>
80005a3c:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80005a40:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a44:	10 39       	cp.w	r9,r8
80005a46:	fe 9b ff e5 	brhi	80005a10 <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80005a4a:	fe 78 10 00 	mov	r8,-61440
80005a4e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005a52:	48 db       	lddpc	r11,80005a84 <INTC_init_interrupts+0x90>
80005a54:	48 da       	lddpc	r10,80005a88 <INTC_init_interrupts+0x94>
80005a56:	f6 0a 01 0a 	sub	r10,r11,r10
80005a5a:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80005a5e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a62:	2f f8       	sub	r8,-1
80005a64:	ef 48 ff f8 	st.w	r7[-8],r8
80005a68:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a6c:	59 58       	cp.w	r8,21
80005a6e:	fe 98 ff cd 	brls	80005a08 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80005a72:	2f ed       	sub	sp,-8
80005a74:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a78:	80 00       	ld.sh	r0,r0[0x0]
80005a7a:	59 e0       	cp.w	r0,30
80005a7c:	80 00       	ld.sh	r0,r0[0x0]
80005a7e:	64 68       	ld.w	r8,r2[0x18]
80005a80:	80 00       	ld.sh	r0,r0[0x0]
80005a82:	59 68       	cp.w	r8,22
80005a84:	80 00       	ld.sh	r0,r0[0x0]
80005a86:	63 04       	ld.w	r4,r1[0x40]
80005a88:	80 00       	ld.sh	r0,r0[0x0]
80005a8a:	62 00       	ld.w	r0,r1[0x0]

80005a8c <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
80005a8c:	eb cd 40 80 	pushm	r7,lr
80005a90:	1a 97       	mov	r7,sp
80005a92:	20 4d       	sub	sp,16
80005a94:	ef 4c ff f8 	st.w	r7[-8],r12
80005a98:	ef 4b ff f4 	st.w	r7[-12],r11
80005a9c:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80005aa0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005aa4:	a5 98       	lsr	r8,0x5
80005aa6:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80005aaa:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005aae:	4a 78       	lddpc	r8,80005b48 <INTC_register_interrupt+0xbc>
80005ab0:	a1 79       	lsl	r9,0x1
80005ab2:	2f f9       	sub	r9,-1
80005ab4:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80005ab8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005abc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80005ac0:	a3 68       	lsl	r8,0x2
80005ac2:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80005ac6:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005aca:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80005acc:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ad0:	58 08       	cp.w	r8,0
80005ad2:	c0 c1       	brne	80005aea <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80005ad4:	fe 78 10 00 	mov	r8,-61440
80005ad8:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005adc:	49 cb       	lddpc	r11,80005b4c <INTC_register_interrupt+0xc0>
80005ade:	49 da       	lddpc	r10,80005b50 <INTC_register_interrupt+0xc4>
80005ae0:	f6 0a 01 0a 	sub	r10,r11,r10
80005ae4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005ae8:	c2 d8       	rjmp	80005b42 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
80005aea:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005aee:	58 18       	cp.w	r8,1
80005af0:	c0 d1       	brne	80005b0a <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80005af2:	fe 78 10 00 	mov	r8,-61440
80005af6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005afa:	49 7b       	lddpc	r11,80005b54 <INTC_register_interrupt+0xc8>
80005afc:	49 5a       	lddpc	r10,80005b50 <INTC_register_interrupt+0xc4>
80005afe:	f6 0a 01 0a 	sub	r10,r11,r10
80005b02:	bf aa       	sbr	r10,0x1e
80005b04:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005b08:	c1 d8       	rjmp	80005b42 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
80005b0a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b0e:	58 28       	cp.w	r8,2
80005b10:	c0 d1       	brne	80005b2a <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80005b12:	fe 78 10 00 	mov	r8,-61440
80005b16:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005b1a:	49 0b       	lddpc	r11,80005b58 <INTC_register_interrupt+0xcc>
80005b1c:	48 da       	lddpc	r10,80005b50 <INTC_register_interrupt+0xc4>
80005b1e:	f6 0a 01 0a 	sub	r10,r11,r10
80005b22:	bf ba       	sbr	r10,0x1f
80005b24:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005b28:	c0 d8       	rjmp	80005b42 <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80005b2a:	fe 78 10 00 	mov	r8,-61440
80005b2e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005b32:	48 bb       	lddpc	r11,80005b5c <INTC_register_interrupt+0xd0>
80005b34:	48 7a       	lddpc	r10,80005b50 <INTC_register_interrupt+0xc4>
80005b36:	f6 0a 01 0a 	sub	r10,r11,r10
80005b3a:	ea 1a c0 00 	orh	r10,0xc000
80005b3e:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
80005b42:	2f cd       	sub	sp,-16
80005b44:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b48:	80 00       	ld.sh	r0,r0[0x0]
80005b4a:	64 68       	ld.w	r8,r2[0x18]
80005b4c:	80 00       	ld.sh	r0,r0[0x0]
80005b4e:	63 04       	ld.w	r4,r1[0x40]
80005b50:	80 00       	ld.sh	r0,r0[0x0]
80005b52:	62 00       	ld.w	r0,r1[0x0]
80005b54:	80 00       	ld.sh	r0,r0[0x0]
80005b56:	63 12       	ld.w	r2,r1[0x44]
80005b58:	80 00       	ld.sh	r0,r0[0x0]
80005b5a:	63 20       	ld.w	r0,r1[0x48]
80005b5c:	80 00       	ld.sh	r0,r0[0x0]
80005b5e:	63 2e       	ld.w	lr,r1[0x48]

80005b60 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80005b60:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80005b64:	fe c0 f9 64 	sub	r0,pc,-1692

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80005b68:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80005b6c:	d5 53       	csrf	0x15
  cp      r0, r1
80005b6e:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80005b70:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
80005b72:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80005b74:	c0 72       	brcc	80005b82 <idata_load_loop_end>
  st.d    r0++, r4
80005b76:	fe c2 f6 5e 	sub	r2,pc,-2466

80005b7a <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
80005b7a:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80005b7c:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80005b7e:	02 30       	cp.w	r0,r1
  cp      r0, r1
80005b80:	cf d3       	brcs	80005b7a <idata_load_loop>

80005b82 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80005b82:	30 80       	mov	r0,8
  mov     r2, 0
80005b84:	e0 61 01 c0 	mov	r1,448
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80005b88:	02 30       	cp.w	r0,r1
  cp      r0, r1
80005b8a:	c0 62       	brcc	80005b96 <udata_clear_loop_end>
  brlo    udata_clear_loop
80005b8c:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80005b8e:	30 03       	mov	r3,0

80005b90 <udata_clear_loop>:
80005b90:	a1 22       	st.d	r0++,r2
80005b92:	02 30       	cp.w	r0,r1
80005b94:	cf e3       	brcs	80005b90 <udata_clear_loop>

80005b96 <udata_clear_loop_end>:
80005b96:	fe cf fe 06 	sub	pc,pc,-506
80005b9a:	d7 03       	nop

80005b9c <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80005b9c:	eb cd 40 80 	pushm	r7,lr
80005ba0:	1a 97       	mov	r7,sp
80005ba2:	20 1d       	sub	sp,4
80005ba4:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80005ba8:	ee fb ff fc 	ld.w	r11,r7[-4]
80005bac:	30 2c       	mov	r12,2
80005bae:	f0 1f 00 03 	mcall	80005bb8 <sysclk_enable_pba_module+0x1c>
}
80005bb2:	2f fd       	sub	sp,-4
80005bb4:	e3 cd 80 80 	ldm	sp++,r7,pc
80005bb8:	80 00       	ld.sh	r0,r0[0x0]
80005bba:	50 58       	stdsp	sp[0x14],r8

80005bbc <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
80005bbc:	eb cd 40 80 	pushm	r7,lr
80005bc0:	1a 97       	mov	r7,sp
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_pba_module(SYSCLK_GPIO);
80005bc2:	30 6c       	mov	r12,6
80005bc4:	f0 1f 00 02 	mcall	80005bcc <ioport_init+0x10>
	arch_ioport_init();
}
80005bc8:	e3 cd 80 80 	ldm	sp++,r7,pc
80005bcc:	80 00       	ld.sh	r0,r0[0x0]
80005bce:	5b 9c       	cp.w	r12,-7

80005bd0 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80005bd0:	eb cd 40 80 	pushm	r7,lr
80005bd4:	1a 97       	mov	r7,sp
80005bd6:	20 cd       	sub	sp,48
80005bd8:	ef 4c ff d4 	st.w	r7[-44],r12
80005bdc:	ef 4b ff d0 	st.w	r7[-48],r11
80005be0:	ee f8 ff d4 	ld.w	r8,r7[-44]
80005be4:	ef 48 ff dc 	st.w	r7[-36],r8
80005be8:	ee f8 ff d0 	ld.w	r8,r7[-48]
80005bec:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80005bf0:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005bf4:	58 18       	cp.w	r8,1
80005bf6:	c2 11       	brne	80005c38 <ioport_set_pin_dir+0x68>
80005bf8:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005bfc:	ef 48 ff e0 	st.w	r7[-32],r8
80005c00:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005c04:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005c08:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005c0c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005c0e:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005c12:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005c16:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005c18:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005c1c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005c20:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005c24:	ee f9 ff ec 	ld.w	r9,r7[-20]
80005c28:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005c2c:	30 1a       	mov	r10,1
80005c2e:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005c32:	f1 49 00 44 	st.w	r8[68],r9
80005c36:	c2 48       	rjmp	80005c7e <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80005c38:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005c3c:	58 08       	cp.w	r8,0
80005c3e:	c2 01       	brne	80005c7e <ioport_set_pin_dir+0xae>
80005c40:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005c44:	ef 48 ff f0 	st.w	r7[-16],r8
80005c48:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005c4c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005c50:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005c54:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005c56:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005c5a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c5e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005c60:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80005c64:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005c68:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005c6c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005c70:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005c74:	30 1a       	mov	r10,1
80005c76:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80005c7a:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80005c7e:	2f 4d       	sub	sp,-48
80005c80:	e3 cd 80 80 	ldm	sp++,r7,pc

80005c84 <board_init>:
#include "com_spi.h"
#include "motor_control.h"
#include "settings_t.h"

void board_init(void)
{
80005c84:	eb cd 40 80 	pushm	r7,lr
80005c88:	1a 97       	mov	r7,sp
	sysclk_init();
80005c8a:	f0 1f 00 0d 	mcall	80005cbc <board_init+0x38>
	//wdt_disable();
	INTC_init_interrupts();
80005c8e:	f0 1f 00 0d 	mcall	80005cc0 <board_init+0x3c>
	ioport_init();
80005c92:	f0 1f 00 0d 	mcall	80005cc4 <board_init+0x40>
	settings_init(true);
80005c96:	30 1c       	mov	r12,1
80005c98:	f0 1f 00 0c 	mcall	80005cc8 <board_init+0x44>
	sensor_init();
80005c9c:	f0 1f 00 0c 	mcall	80005ccc <board_init+0x48>
	motor_init();	
80005ca0:	f0 1f 00 0c 	mcall	80005cd0 <board_init+0x4c>
	com_spi_init();
80005ca4:	f0 1f 00 0c 	mcall	80005cd4 <board_init+0x50>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(GPIO_PA25, IOPORT_DIR_OUTPUT);
80005ca8:	30 1b       	mov	r11,1
80005caa:	31 9c       	mov	r12,25
80005cac:	f0 1f 00 0b 	mcall	80005cd8 <board_init+0x54>
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
80005cb0:	30 1b       	mov	r11,1
80005cb2:	31 7c       	mov	r12,23
80005cb4:	f0 1f 00 09 	mcall	80005cd8 <board_init+0x54>
}
80005cb8:	e3 cd 80 80 	ldm	sp++,r7,pc
80005cbc:	80 00       	ld.sh	r0,r0[0x0]
80005cbe:	51 e8       	stdsp	sp[0x78],r8
80005cc0:	80 00       	ld.sh	r0,r0[0x0]
80005cc2:	59 f4       	cp.w	r4,31
80005cc4:	80 00       	ld.sh	r0,r0[0x0]
80005cc6:	5b bc       	cp.w	r12,-5
80005cc8:	80 00       	ld.sh	r0,r0[0x0]
80005cca:	47 bc       	lddsp	r12,sp[0x1ec]
80005ccc:	80 00       	ld.sh	r0,r0[0x0]
80005cce:	3e 68       	mov	r8,-26
80005cd0:	80 00       	ld.sh	r0,r0[0x0]
80005cd2:	32 38       	mov	r8,35
80005cd4:	80 00       	ld.sh	r0,r0[0x0]
80005cd6:	2e 74       	sub	r4,-25
80005cd8:	80 00       	ld.sh	r0,r0[0x0]
80005cda:	5b d0       	cp.w	r0,-3

80005cdc <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80005cdc:	eb cd 40 80 	pushm	r7,lr
80005ce0:	1a 97       	mov	r7,sp
80005ce2:	20 cd       	sub	sp,48
80005ce4:	ef 4c ff d4 	st.w	r7[-44],r12
80005ce8:	16 98       	mov	r8,r11
80005cea:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80005cee:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80005cf2:	ee f9 ff d4 	ld.w	r9,r7[-44]
80005cf6:	ef 49 ff dc 	st.w	r7[-36],r9
80005cfa:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80005cfe:	ef 39 ff db 	ld.ub	r9,r7[-37]
80005d02:	30 08       	mov	r8,0
80005d04:	f0 09 18 00 	cp.b	r9,r8
80005d08:	c2 10       	breq	80005d4a <ioport_set_pin_level+0x6e>
80005d0a:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005d0e:	ef 48 ff e0 	st.w	r7[-32],r8
80005d12:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005d16:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005d1a:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005d1e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005d20:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005d24:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005d28:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005d2a:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80005d2e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005d32:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005d36:	ee f9 ff ec 	ld.w	r9,r7[-20]
80005d3a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005d3e:	30 1a       	mov	r10,1
80005d40:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80005d44:	f1 49 00 54 	st.w	r8[84],r9
80005d48:	c2 08       	rjmp	80005d88 <ioport_set_pin_level+0xac>
80005d4a:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005d4e:	ef 48 ff f0 	st.w	r7[-16],r8
80005d52:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005d56:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005d5a:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005d5e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005d60:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005d64:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d68:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005d6a:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80005d6e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005d72:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005d76:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005d7a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005d7e:	30 1a       	mov	r10,1
80005d80:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80005d84:	f1 49 00 58 	st.w	r8[88],r9
}
80005d88:	2f 4d       	sub	sp,-48
80005d8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d8e:	d7 03       	nop

80005d90 <main>:
#include "pid.h"



int main (void)
{
80005d90:	eb cd 40 c0 	pushm	r6-r7,lr
80005d94:	1a 97       	mov	r7,sp
80005d96:	20 4d       	sub	sp,16
	board_init();		
80005d98:	f0 1f 00 2d 	mcall	80005e4c <main+0xbc>
	bool w_done = false;
80005d9c:	30 08       	mov	r8,0
80005d9e:	ef 68 ff fe 	st.b	r7[-2],r8
	bool on= true;
80005da2:	30 18       	mov	r8,1
80005da4:	ef 68 ff ff 	st.b	r7[-1],r8
	while (1)
	{
		if (!w_done)
80005da8:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80005dac:	ec 18 00 01 	eorl	r8,0x1
80005db0:	5c 58       	castu.b	r8
80005db2:	c2 d0       	breq	80005e0c <main+0x7c>
		{
			sensor_euler = read_sensor_euler();
80005db4:	4a 76       	lddpc	r6,80005e50 <main+0xc0>
80005db6:	ee c8 00 10 	sub	r8,r7,16
80005dba:	10 9c       	mov	r12,r8
80005dbc:	f0 1f 00 26 	mcall	80005e54 <main+0xc4>
80005dc0:	0c 9a       	mov	r10,r6
80005dc2:	ee cb 00 10 	sub	r11,r7,16
80005dc6:	f6 e8 00 00 	ld.d	r8,r11[0]
80005dca:	f4 e9 00 00 	st.d	r10[0],r8
80005dce:	76 28       	ld.w	r8,r11[0x8]
80005dd0:	95 28       	st.w	r10[0x8],r8
			if(sensor_euler.h != 0 || sensor_euler.p != 0 || sensor_euler.r != 0)
80005dd2:	4a 08       	lddpc	r8,80005e50 <main+0xc0>
80005dd4:	70 08       	ld.w	r8,r8[0x0]
80005dd6:	58 08       	cp.w	r8,0
80005dd8:	c0 91       	brne	80005dea <main+0x5a>
80005dda:	49 e8       	lddpc	r8,80005e50 <main+0xc0>
80005ddc:	70 28       	ld.w	r8,r8[0x8]
80005dde:	58 08       	cp.w	r8,0
80005de0:	c0 51       	brne	80005dea <main+0x5a>
80005de2:	49 c8       	lddpc	r8,80005e50 <main+0xc0>
80005de4:	70 18       	ld.w	r8,r8[0x4]
80005de6:	58 08       	cp.w	r8,0
80005de8:	c1 40       	breq	80005e10 <main+0x80>
			{
				app_euler = sensor_euler;
80005dea:	49 c9       	lddpc	r9,80005e58 <main+0xc8>
80005dec:	49 98       	lddpc	r8,80005e50 <main+0xc0>
80005dee:	12 9a       	mov	r10,r9
80005df0:	10 9b       	mov	r11,r8
80005df2:	f6 e8 00 00 	ld.d	r8,r11[0]
80005df6:	f4 e9 00 00 	st.d	r10[0],r8
80005dfa:	76 28       	ld.w	r8,r11[0x8]
80005dfc:	95 28       	st.w	r10[0x8],r8
				throotle = 50;
80005dfe:	49 88       	lddpc	r8,80005e5c <main+0xcc>
80005e00:	33 29       	mov	r9,50
80005e02:	91 09       	st.w	r8[0x0],r9
				w_done = true;
80005e04:	30 18       	mov	r8,1
80005e06:	ef 68 ff fe 	st.b	r7[-2],r8
80005e0a:	c0 38       	rjmp	80005e10 <main+0x80>
			}
		}
		else
		control();
80005e0c:	f0 1f 00 15 	mcall	80005e60 <main+0xd0>
		
		check_save();
80005e10:	f0 1f 00 15 	mcall	80005e64 <main+0xd4>
		uint8_t calib_stat;
		read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
80005e14:	ee c8 00 03 	sub	r8,r7,3
80005e18:	30 1a       	mov	r10,1
80005e1a:	10 9b       	mov	r11,r8
80005e1c:	33 5c       	mov	r12,53
80005e1e:	f0 1f 00 13 	mcall	80005e68 <main+0xd8>
		
		ioport_set_pin_level(GPIO_PA25, (on == true)?IOPORT_PIN_LEVEL_LOW:IOPORT_PIN_LEVEL_HIGH);
80005e22:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005e26:	30 08       	mov	r8,0
80005e28:	f0 09 18 00 	cp.b	r9,r8
80005e2c:	c0 30       	breq	80005e32 <main+0xa2>
80005e2e:	30 08       	mov	r8,0
80005e30:	c0 28       	rjmp	80005e34 <main+0xa4>
80005e32:	30 18       	mov	r8,1
80005e34:	10 9b       	mov	r11,r8
80005e36:	31 9c       	mov	r12,25
80005e38:	f0 1f 00 0d 	mcall	80005e6c <main+0xdc>
		on = !on;
80005e3c:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80005e40:	ec 18 00 01 	eorl	r8,0x1
80005e44:	5c 58       	castu.b	r8
80005e46:	ef 68 ff ff 	st.b	r7[-1],r8
		//delay_ms(100);
		//ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
		//ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
		//ioport_set_pin_level(LED_G_SENS, LED_SENS_ON);
		//delay_ms(100);
	}
80005e4a:	ca fb       	rjmp	80005da8 <main+0x18>
80005e4c:	80 00       	ld.sh	r0,r0[0x0]
80005e4e:	5c 84       	casts.h	r4
80005e50:	00 00       	add	r0,r0
80005e52:	01 28       	ld.uh	r8,r0++
80005e54:	80 00       	ld.sh	r0,r0[0x0]
80005e56:	45 18       	lddsp	r8,sp[0x144]
80005e58:	00 00       	add	r0,r0
80005e5a:	01 1c       	ld.sh	r12,r0++
80005e5c:	00 00       	add	r0,r0
80005e5e:	01 34       	ld.ub	r4,r0++
80005e60:	80 00       	ld.sh	r0,r0[0x0]
80005e62:	38 e8       	mov	r8,-114
80005e64:	80 00       	ld.sh	r0,r0[0x0]
80005e66:	48 68       	lddpc	r8,80005e7c <__avr32_udiv64+0xc>
80005e68:	80 00       	ld.sh	r0,r0[0x0]
80005e6a:	43 a4       	lddsp	r4,sp[0xe8]
80005e6c:	80 00       	ld.sh	r0,r0[0x0]
80005e6e:	5c dc       	com	r12

80005e70 <__avr32_udiv64>:
80005e70:	d4 31       	pushm	r0-r7,lr
80005e72:	1a 97       	mov	r7,sp
80005e74:	20 3d       	sub	sp,12
80005e76:	10 9c       	mov	r12,r8
80005e78:	12 9e       	mov	lr,r9
80005e7a:	14 93       	mov	r3,r10
80005e7c:	58 09       	cp.w	r9,0
80005e7e:	e0 81 00 bd 	brne	80005ff8 <__avr32_udiv64+0x188>
80005e82:	16 38       	cp.w	r8,r11
80005e84:	e0 88 00 40 	brls	80005f04 <__avr32_udiv64+0x94>
80005e88:	f0 08 12 00 	clz	r8,r8
80005e8c:	c0 d0       	breq	80005ea6 <__avr32_udiv64+0x36>
80005e8e:	f6 08 09 4b 	lsl	r11,r11,r8
80005e92:	f0 09 11 20 	rsub	r9,r8,32
80005e96:	f8 08 09 4c 	lsl	r12,r12,r8
80005e9a:	f4 09 0a 49 	lsr	r9,r10,r9
80005e9e:	f4 08 09 43 	lsl	r3,r10,r8
80005ea2:	f3 eb 10 0b 	or	r11,r9,r11
80005ea6:	f8 0e 16 10 	lsr	lr,r12,0x10
80005eaa:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80005eae:	f6 0e 0d 00 	divu	r0,r11,lr
80005eb2:	e6 0b 16 10 	lsr	r11,r3,0x10
80005eb6:	00 99       	mov	r9,r0
80005eb8:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005ebc:	e0 0a 02 48 	mul	r8,r0,r10
80005ec0:	10 3b       	cp.w	r11,r8
80005ec2:	c0 a2       	brcc	80005ed6 <__avr32_udiv64+0x66>
80005ec4:	20 19       	sub	r9,1
80005ec6:	18 0b       	add	r11,r12
80005ec8:	18 3b       	cp.w	r11,r12
80005eca:	c0 63       	brcs	80005ed6 <__avr32_udiv64+0x66>
80005ecc:	10 3b       	cp.w	r11,r8
80005ece:	f7 b9 03 01 	sublo	r9,1
80005ed2:	f7 dc e3 0b 	addcs	r11,r11,r12
80005ed6:	f6 08 01 01 	sub	r1,r11,r8
80005eda:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005ede:	e2 0e 0d 00 	divu	r0,r1,lr
80005ee2:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005ee6:	00 98       	mov	r8,r0
80005ee8:	e0 0a 02 4a 	mul	r10,r0,r10
80005eec:	14 33       	cp.w	r3,r10
80005eee:	c0 82       	brcc	80005efe <__avr32_udiv64+0x8e>
80005ef0:	20 18       	sub	r8,1
80005ef2:	18 03       	add	r3,r12
80005ef4:	18 33       	cp.w	r3,r12
80005ef6:	c0 43       	brcs	80005efe <__avr32_udiv64+0x8e>
80005ef8:	14 33       	cp.w	r3,r10
80005efa:	f7 b8 03 01 	sublo	r8,1
80005efe:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80005f02:	cd f8       	rjmp	800060c0 <__avr32_udiv64+0x250>
80005f04:	58 08       	cp.w	r8,0
80005f06:	c0 51       	brne	80005f10 <__avr32_udiv64+0xa0>
80005f08:	30 19       	mov	r9,1
80005f0a:	f2 08 0d 08 	divu	r8,r9,r8
80005f0e:	10 9c       	mov	r12,r8
80005f10:	f8 06 12 00 	clz	r6,r12
80005f14:	c0 41       	brne	80005f1c <__avr32_udiv64+0xac>
80005f16:	18 1b       	sub	r11,r12
80005f18:	30 19       	mov	r9,1
80005f1a:	c4 08       	rjmp	80005f9a <__avr32_udiv64+0x12a>
80005f1c:	ec 01 11 20 	rsub	r1,r6,32
80005f20:	f4 01 0a 49 	lsr	r9,r10,r1
80005f24:	f8 06 09 4c 	lsl	r12,r12,r6
80005f28:	f6 06 09 48 	lsl	r8,r11,r6
80005f2c:	f6 01 0a 41 	lsr	r1,r11,r1
80005f30:	f3 e8 10 08 	or	r8,r9,r8
80005f34:	f8 03 16 10 	lsr	r3,r12,0x10
80005f38:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80005f3c:	e2 03 0d 00 	divu	r0,r1,r3
80005f40:	f0 0b 16 10 	lsr	r11,r8,0x10
80005f44:	00 9e       	mov	lr,r0
80005f46:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005f4a:	e0 05 02 49 	mul	r9,r0,r5
80005f4e:	12 3b       	cp.w	r11,r9
80005f50:	c0 a2       	brcc	80005f64 <__avr32_udiv64+0xf4>
80005f52:	20 1e       	sub	lr,1
80005f54:	18 0b       	add	r11,r12
80005f56:	18 3b       	cp.w	r11,r12
80005f58:	c0 63       	brcs	80005f64 <__avr32_udiv64+0xf4>
80005f5a:	12 3b       	cp.w	r11,r9
80005f5c:	f7 be 03 01 	sublo	lr,1
80005f60:	f7 dc e3 0b 	addcs	r11,r11,r12
80005f64:	12 1b       	sub	r11,r9
80005f66:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80005f6a:	f6 03 0d 02 	divu	r2,r11,r3
80005f6e:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80005f72:	04 99       	mov	r9,r2
80005f74:	e4 05 02 4b 	mul	r11,r2,r5
80005f78:	16 38       	cp.w	r8,r11
80005f7a:	c0 a2       	brcc	80005f8e <__avr32_udiv64+0x11e>
80005f7c:	20 19       	sub	r9,1
80005f7e:	18 08       	add	r8,r12
80005f80:	18 38       	cp.w	r8,r12
80005f82:	c0 63       	brcs	80005f8e <__avr32_udiv64+0x11e>
80005f84:	16 38       	cp.w	r8,r11
80005f86:	f7 b9 03 01 	sublo	r9,1
80005f8a:	f1 dc e3 08 	addcs	r8,r8,r12
80005f8e:	f4 06 09 43 	lsl	r3,r10,r6
80005f92:	f0 0b 01 0b 	sub	r11,r8,r11
80005f96:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80005f9a:	f8 06 16 10 	lsr	r6,r12,0x10
80005f9e:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80005fa2:	f6 06 0d 00 	divu	r0,r11,r6
80005fa6:	e6 0b 16 10 	lsr	r11,r3,0x10
80005faa:	00 9a       	mov	r10,r0
80005fac:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005fb0:	e0 0e 02 48 	mul	r8,r0,lr
80005fb4:	10 3b       	cp.w	r11,r8
80005fb6:	c0 a2       	brcc	80005fca <__avr32_udiv64+0x15a>
80005fb8:	20 1a       	sub	r10,1
80005fba:	18 0b       	add	r11,r12
80005fbc:	18 3b       	cp.w	r11,r12
80005fbe:	c0 63       	brcs	80005fca <__avr32_udiv64+0x15a>
80005fc0:	10 3b       	cp.w	r11,r8
80005fc2:	f7 ba 03 01 	sublo	r10,1
80005fc6:	f7 dc e3 0b 	addcs	r11,r11,r12
80005fca:	f6 08 01 01 	sub	r1,r11,r8
80005fce:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005fd2:	e2 06 0d 00 	divu	r0,r1,r6
80005fd6:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005fda:	00 98       	mov	r8,r0
80005fdc:	e0 0e 02 4b 	mul	r11,r0,lr
80005fe0:	16 33       	cp.w	r3,r11
80005fe2:	c0 82       	brcc	80005ff2 <__avr32_udiv64+0x182>
80005fe4:	20 18       	sub	r8,1
80005fe6:	18 03       	add	r3,r12
80005fe8:	18 33       	cp.w	r3,r12
80005fea:	c0 43       	brcs	80005ff2 <__avr32_udiv64+0x182>
80005fec:	16 33       	cp.w	r3,r11
80005fee:	f7 b8 03 01 	sublo	r8,1
80005ff2:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80005ff6:	c6 98       	rjmp	800060c8 <__avr32_udiv64+0x258>
80005ff8:	16 39       	cp.w	r9,r11
80005ffa:	e0 8b 00 65 	brhi	800060c4 <__avr32_udiv64+0x254>
80005ffe:	f2 09 12 00 	clz	r9,r9
80006002:	c0 b1       	brne	80006018 <__avr32_udiv64+0x1a8>
80006004:	10 3a       	cp.w	r10,r8
80006006:	5f 2a       	srhs	r10
80006008:	1c 3b       	cp.w	r11,lr
8000600a:	5f b8       	srhi	r8
8000600c:	10 4a       	or	r10,r8
8000600e:	f2 0a 18 00 	cp.b	r10,r9
80006012:	c5 90       	breq	800060c4 <__avr32_udiv64+0x254>
80006014:	30 18       	mov	r8,1
80006016:	c5 98       	rjmp	800060c8 <__avr32_udiv64+0x258>
80006018:	f0 09 09 46 	lsl	r6,r8,r9
8000601c:	f2 03 11 20 	rsub	r3,r9,32
80006020:	fc 09 09 4e 	lsl	lr,lr,r9
80006024:	f0 03 0a 48 	lsr	r8,r8,r3
80006028:	f6 09 09 4c 	lsl	r12,r11,r9
8000602c:	f4 03 0a 42 	lsr	r2,r10,r3
80006030:	ef 46 ff f4 	st.w	r7[-12],r6
80006034:	f6 03 0a 43 	lsr	r3,r11,r3
80006038:	18 42       	or	r2,r12
8000603a:	f1 ee 10 0c 	or	r12,r8,lr
8000603e:	f8 01 16 10 	lsr	r1,r12,0x10
80006042:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80006046:	e6 01 0d 04 	divu	r4,r3,r1
8000604a:	e4 03 16 10 	lsr	r3,r2,0x10
8000604e:	08 9e       	mov	lr,r4
80006050:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80006054:	e8 06 02 48 	mul	r8,r4,r6
80006058:	10 33       	cp.w	r3,r8
8000605a:	c0 a2       	brcc	8000606e <__avr32_udiv64+0x1fe>
8000605c:	20 1e       	sub	lr,1
8000605e:	18 03       	add	r3,r12
80006060:	18 33       	cp.w	r3,r12
80006062:	c0 63       	brcs	8000606e <__avr32_udiv64+0x1fe>
80006064:	10 33       	cp.w	r3,r8
80006066:	f7 be 03 01 	sublo	lr,1
8000606a:	e7 dc e3 03 	addcs	r3,r3,r12
8000606e:	10 13       	sub	r3,r8
80006070:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80006074:	e6 01 0d 00 	divu	r0,r3,r1
80006078:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000607c:	00 98       	mov	r8,r0
8000607e:	e0 06 02 46 	mul	r6,r0,r6
80006082:	0c 3b       	cp.w	r11,r6
80006084:	c0 a2       	brcc	80006098 <__avr32_udiv64+0x228>
80006086:	20 18       	sub	r8,1
80006088:	18 0b       	add	r11,r12
8000608a:	18 3b       	cp.w	r11,r12
8000608c:	c0 63       	brcs	80006098 <__avr32_udiv64+0x228>
8000608e:	0c 3b       	cp.w	r11,r6
80006090:	f7 dc e3 0b 	addcs	r11,r11,r12
80006094:	f7 b8 03 01 	sublo	r8,1
80006098:	f1 ee 11 08 	or	r8,r8,lr<<0x10
8000609c:	ee f4 ff f4 	ld.w	r4,r7[-12]
800060a0:	0c 1b       	sub	r11,r6
800060a2:	f0 04 06 42 	mulu.d	r2,r8,r4
800060a6:	06 95       	mov	r5,r3
800060a8:	16 35       	cp.w	r5,r11
800060aa:	e0 8b 00 0a 	brhi	800060be <__avr32_udiv64+0x24e>
800060ae:	5f 0b       	sreq	r11
800060b0:	f4 09 09 49 	lsl	r9,r10,r9
800060b4:	12 32       	cp.w	r2,r9
800060b6:	5f b9       	srhi	r9
800060b8:	f7 e9 00 09 	and	r9,r11,r9
800060bc:	c0 60       	breq	800060c8 <__avr32_udiv64+0x258>
800060be:	20 18       	sub	r8,1
800060c0:	30 09       	mov	r9,0
800060c2:	c0 38       	rjmp	800060c8 <__avr32_udiv64+0x258>
800060c4:	30 09       	mov	r9,0
800060c6:	12 98       	mov	r8,r9
800060c8:	10 9a       	mov	r10,r8
800060ca:	12 93       	mov	r3,r9
800060cc:	10 92       	mov	r2,r8
800060ce:	12 9b       	mov	r11,r9
800060d0:	2f dd       	sub	sp,-12
800060d2:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80006200 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80006200:	c0 08       	rjmp	80006200 <_evba>
	...

80006204 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80006204:	c0 08       	rjmp	80006204 <_handle_TLB_Multiple_Hit>
	...

80006208 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80006208:	c0 08       	rjmp	80006208 <_handle_Bus_Error_Data_Fetch>
	...

8000620c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000620c:	c0 08       	rjmp	8000620c <_handle_Bus_Error_Instruction_Fetch>
	...

80006210 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80006210:	c0 08       	rjmp	80006210 <_handle_NMI>
	...

80006214 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80006214:	c0 08       	rjmp	80006214 <_handle_Instruction_Address>
	...

80006218 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80006218:	c0 08       	rjmp	80006218 <_handle_ITLB_Protection>
	...

8000621c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000621c:	c0 08       	rjmp	8000621c <_handle_Breakpoint>
	...

80006220 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80006220:	c0 08       	rjmp	80006220 <_handle_Illegal_Opcode>
	...

80006224 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80006224:	c0 08       	rjmp	80006224 <_handle_Unimplemented_Instruction>
	...

80006228 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80006228:	c0 08       	rjmp	80006228 <_handle_Privilege_Violation>
	...

8000622c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000622c:	c0 08       	rjmp	8000622c <_handle_Floating_Point>
	...

80006230 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80006230:	c0 08       	rjmp	80006230 <_handle_Coprocessor_Absent>
	...

80006234 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80006234:	c0 08       	rjmp	80006234 <_handle_Data_Address_Read>
	...

80006238 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80006238:	c0 08       	rjmp	80006238 <_handle_Data_Address_Write>
	...

8000623c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000623c:	c0 08       	rjmp	8000623c <_handle_DTLB_Protection_Read>
	...

80006240 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80006240:	c0 08       	rjmp	80006240 <_handle_DTLB_Protection_Write>
	...

80006244 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80006244:	c0 08       	rjmp	80006244 <_handle_DTLB_Modified>
	...

80006250 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80006250:	c0 08       	rjmp	80006250 <_handle_ITLB_Miss>
	...

80006260 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80006260:	c0 08       	rjmp	80006260 <_handle_DTLB_Miss_Read>
	...

80006270 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80006270:	c0 08       	rjmp	80006270 <_handle_DTLB_Miss_Write>
	...

80006300 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80006300:	c0 08       	rjmp	80006300 <_handle_Supervisor_Call>
80006302:	d7 03       	nop

80006304 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006304:	30 0c       	mov	r12,0
80006306:	fe b0 fb 35 	rcall	80005970 <_get_interrupt_handler>
8000630a:	58 0c       	cp.w	r12,0
8000630c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80006310:	d6 03       	rete

80006312 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006312:	30 1c       	mov	r12,1
80006314:	fe b0 fb 2e 	rcall	80005970 <_get_interrupt_handler>
80006318:	58 0c       	cp.w	r12,0
8000631a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000631e:	d6 03       	rete

80006320 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006320:	30 2c       	mov	r12,2
80006322:	fe b0 fb 27 	rcall	80005970 <_get_interrupt_handler>
80006326:	58 0c       	cp.w	r12,0
80006328:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000632c:	d6 03       	rete

8000632e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000632e:	30 3c       	mov	r12,3
80006330:	fe b0 fb 20 	rcall	80005970 <_get_interrupt_handler>
80006334:	58 0c       	cp.w	r12,0
80006336:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000633a:	d6 03       	rete
8000633c:	d7 03       	nop
8000633e:	d7 03       	nop
80006340:	d7 03       	nop
80006342:	d7 03       	nop
80006344:	d7 03       	nop
80006346:	d7 03       	nop
80006348:	d7 03       	nop
8000634a:	d7 03       	nop
8000634c:	d7 03       	nop
8000634e:	d7 03       	nop
80006350:	d7 03       	nop
80006352:	d7 03       	nop
80006354:	d7 03       	nop
80006356:	d7 03       	nop
80006358:	d7 03       	nop
8000635a:	d7 03       	nop
8000635c:	d7 03       	nop
8000635e:	d7 03       	nop
80006360:	d7 03       	nop
80006362:	d7 03       	nop
80006364:	d7 03       	nop
80006366:	d7 03       	nop
80006368:	d7 03       	nop
8000636a:	d7 03       	nop
8000636c:	d7 03       	nop
8000636e:	d7 03       	nop
80006370:	d7 03       	nop
80006372:	d7 03       	nop
80006374:	d7 03       	nop
80006376:	d7 03       	nop
80006378:	d7 03       	nop
8000637a:	d7 03       	nop
8000637c:	d7 03       	nop
8000637e:	d7 03       	nop
80006380:	d7 03       	nop
80006382:	d7 03       	nop
80006384:	d7 03       	nop
80006386:	d7 03       	nop
80006388:	d7 03       	nop
8000638a:	d7 03       	nop
8000638c:	d7 03       	nop
8000638e:	d7 03       	nop
80006390:	d7 03       	nop
80006392:	d7 03       	nop
80006394:	d7 03       	nop
80006396:	d7 03       	nop
80006398:	d7 03       	nop
8000639a:	d7 03       	nop
8000639c:	d7 03       	nop
8000639e:	d7 03       	nop
800063a0:	d7 03       	nop
800063a2:	d7 03       	nop
800063a4:	d7 03       	nop
800063a6:	d7 03       	nop
800063a8:	d7 03       	nop
800063aa:	d7 03       	nop
800063ac:	d7 03       	nop
800063ae:	d7 03       	nop
800063b0:	d7 03       	nop
800063b2:	d7 03       	nop
800063b4:	d7 03       	nop
800063b6:	d7 03       	nop
800063b8:	d7 03       	nop
800063ba:	d7 03       	nop
800063bc:	d7 03       	nop
800063be:	d7 03       	nop
800063c0:	d7 03       	nop
800063c2:	d7 03       	nop
800063c4:	d7 03       	nop
800063c6:	d7 03       	nop
800063c8:	d7 03       	nop
800063ca:	d7 03       	nop
800063cc:	d7 03       	nop
800063ce:	d7 03       	nop
800063d0:	d7 03       	nop
800063d2:	d7 03       	nop
800063d4:	d7 03       	nop
800063d6:	d7 03       	nop
800063d8:	d7 03       	nop
800063da:	d7 03       	nop
800063dc:	d7 03       	nop
800063de:	d7 03       	nop
800063e0:	d7 03       	nop
800063e2:	d7 03       	nop
800063e4:	d7 03       	nop
800063e6:	d7 03       	nop
800063e8:	d7 03       	nop
800063ea:	d7 03       	nop
800063ec:	d7 03       	nop
800063ee:	d7 03       	nop
800063f0:	d7 03       	nop
800063f2:	d7 03       	nop
800063f4:	d7 03       	nop
800063f6:	d7 03       	nop
800063f8:	d7 03       	nop
800063fa:	d7 03       	nop
800063fc:	d7 03       	nop
800063fe:	d7 03       	nop
