{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450269049767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450269049768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 16:00:49 2015 " "Processing started: Wed Dec 16 16:00:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450269049768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450269049768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450269049768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450269050433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "sevenSegment.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/sevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips " "Found entity 1: Mips" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_id_reg " "Found entity 1: fetch_id_reg" {  } { { "fetch_id_reg.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/fetch_id_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050500 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1450269050503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertor_two_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file convertor_two_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convertor_two_digit " "Found entity 1: convertor_two_digit" {  } { { "convertor_two_digit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/convertor_two_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/hazard_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050524 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_controller.v(104) " "Verilog HDL information at cache_controller.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1450269050527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269050528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269050528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Mips.v(27) " "Verilog HDL Implicit Net warning at Mips.v(27): created implicit net for \"clk\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269050528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "forward_en Mips.v(41) " "Verilog HDL Implicit Net warning at Mips.v(41): created implicit net for \"forward_en\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269050528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips.v(59) " "Verilog HDL Instantiation warning at Mips.v(59): instance has no name" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1450269050531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips " "Elaborating entity \"Mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450269051024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Mips.v(67) " "Verilog HDL assignment warning at Mips.v(67): truncated value with size 32 to match size of target (1)" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051027 "|Mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Mips.v(69) " "Verilog HDL assignment warning at Mips.v(69): truncated value with size 32 to match size of target (1)" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051027 "|Mips"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] Mips.v(11) " "Output port \"LEDG\[1\]\" at Mips.v(11) has no driver" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450269051027 "|Mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:ex " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:ex\"" {  } { { "Mips.v" "ex" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_offset " "Elaborating entity \"adder\" for hierarchy \"adder:add_offset\"" {  } { { "Mips.v" "add_offset" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:pc_mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:pc_mux\"" {  } { { "Mips.v" "pc_mux" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:p1 " "Elaborating entity \"pc\" for hierarchy \"pc:p1\"" {  } { { "Mips.v" "p1" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:ins_mem " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:ins_mem\"" {  } { { "Mips.v" "ins_mem" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_id_reg fetch_id_reg:fe_id_reg " "Elaborating entity \"fetch_id_reg\" for hierarchy \"fetch_id_reg:fe_id_reg\"" {  } { { "Mips.v" "fe_id_reg" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:control " "Elaborating entity \"controller\" for hierarchy \"controller:control\"" {  } { { "Mips.v" "control" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(7) " "Verilog HDL assignment warning at controller.v(7): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051045 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(8) " "Verilog HDL assignment warning at controller.v(8): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051045 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(9) " "Verilog HDL assignment warning at controller.v(9): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051045 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(10) " "Verilog HDL assignment warning at controller.v(10): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051046 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(11) " "Verilog HDL assignment warning at controller.v(11): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051046 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(13) " "Verilog HDL Case Statement warning at controller.v(13): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1450269051046 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_com controller.v(12) " "Verilog HDL Always Construct warning at controller.v(12): inferring latch(es) for variable \"alu_com\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269051046 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[0\] controller.v(12) " "Inferred latch for \"alu_com\[0\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051046 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[1\] controller.v(12) " "Inferred latch for \"alu_com\[1\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051046 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[2\] controller.v(12) " "Inferred latch for \"alu_com\[2\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051046 "|Mips|controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection hazard_detection:hazard_detect " "Elaborating entity \"hazard_detection\" for hierarchy \"hazard_detection:hazard_detect\"" {  } { { "Mips.v" "hazard_detect" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hazard_detection.v(6) " "Verilog HDL assignment warning at hazard_detection.v(6): truncated value with size 32 to match size of target (1)" {  } { { "hazard_detection.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/hazard_detection.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051050 "|Mips|hazard_detection:hazard_detect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "Mips.v" "regFile" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:id_ex " "Elaborating entity \"register\" for hierarchy \"register:id_ex\"" {  } { { "Mips.v" "id_ex" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:fw " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:fw\"" {  } { { "Mips.v" "fw" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 forwardingUnit.v(9) " "Verilog HDL assignment warning at forwardingUnit.v(9): truncated value with size 32 to match size of target (2)" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051062 "|Mips|forwardingUnit:fw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 forwardingUnit.v(10) " "Verilog HDL assignment warning at forwardingUnit.v(10): truncated value with size 32 to match size of target (2)" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051062 "|Mips|forwardingUnit:fw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 forwardingUnit.v(11) " "Verilog HDL assignment warning at forwardingUnit.v(11): truncated value with size 32 to match size of target (1)" {  } { { "forwardingUnit.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/forwardingUnit.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051062 "|Mips|forwardingUnit:fw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:src2 " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:src2\"" {  } { { "Mips.v" "src2" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Mips.v" "alu" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051071 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU.v(5) " "Inferred latch for \"res\[0\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051072 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU.v(5) " "Inferred latch for \"res\[1\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051072 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU.v(5) " "Inferred latch for \"res\[2\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU.v(5) " "Inferred latch for \"res\[3\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] ALU.v(5) " "Inferred latch for \"res\[4\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] ALU.v(5) " "Inferred latch for \"res\[5\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] ALU.v(5) " "Inferred latch for \"res\[6\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] ALU.v(5) " "Inferred latch for \"res\[7\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] ALU.v(5) " "Inferred latch for \"res\[8\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] ALU.v(5) " "Inferred latch for \"res\[9\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] ALU.v(5) " "Inferred latch for \"res\[10\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] ALU.v(5) " "Inferred latch for \"res\[11\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] ALU.v(5) " "Inferred latch for \"res\[12\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] ALU.v(5) " "Inferred latch for \"res\[13\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] ALU.v(5) " "Inferred latch for \"res\[14\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] ALU.v(5) " "Inferred latch for \"res\[15\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051073 "|Mips|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:ex_mem " "Elaborating entity \"register\" for hierarchy \"register:ex_mem\"" {  } { { "Mips.v" "ex_mem" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_controller cache_controller:comb_250 " "Elaborating entity \"cache_controller\" for hierarchy \"cache_controller:comb_250\"" {  } { { "Mips.v" "comb_250" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269051080 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tag1 cache_controller.v(20) " "Verilog HDL warning at cache_controller.v(20): object tag1 used but never assigned" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1450269051084 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tag2 cache_controller.v(20) " "Verilog HDL warning at cache_controller.v(20): object tag2 used but never assigned" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1450269051084 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1 cache_controller.v(22) " "Verilog HDL or VHDL warning at cache_controller.v(22): object \"d1\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450269051085 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d2 cache_controller.v(22) " "Verilog HDL or VHDL warning at cache_controller.v(22): object \"d2\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450269051085 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cache_controller.v(24) " "Verilog HDL or VHDL warning at the cache_controller.v(24): index expression is not wide enough to address all of the elements in the array" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 24 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1450269051086 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cache_controller.v(38) " "Verilog HDL assignment warning at cache_controller.v(38): truncated value with size 32 to match size of target (1)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051090 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cache_controller.v(39) " "Verilog HDL assignment warning at cache_controller.v(39): truncated value with size 32 to match size of target (1)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051090 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cache_controller.v(45) " "Verilog HDL assignment warning at cache_controller.v(45): truncated value with size 32 to match size of target (16)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051091 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(52) " "Verilog HDL Always Construct warning at cache_controller.v(52): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051091 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(54) " "Verilog HDL Always Construct warning at cache_controller.v(54): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051092 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LRU1 cache_controller.v(50) " "Verilog HDL Always Construct warning at cache_controller.v(50): inferring latch(es) for variable \"LRU1\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269051096 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LRU2 cache_controller.v(50) " "Verilog HDL Always Construct warning at cache_controller.v(50): inferring latch(es) for variable \"LRU2\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269051097 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hit_or_miss cache_controller.v(69) " "Verilog HDL Always Construct warning at cache_controller.v(69): variable \"hit_or_miss\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051100 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hit_or_miss cache_controller.v(73) " "Verilog HDL Always Construct warning at cache_controller.v(73): variable \"hit_or_miss\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051100 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready cache_controller.v(78) " "Verilog HDL Always Construct warning at cache_controller.v(78): variable \"ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051100 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(82) " "Verilog HDL Always Construct warning at cache_controller.v(82): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051100 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_read_data cache_controller.v(83) " "Verilog HDL Always Construct warning at cache_controller.v(83): variable \"SRAM_read_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051101 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 cache_controller.v(83) " "Verilog HDL assignment warning at cache_controller.v(83): truncated value with size 16 to match size of target (1)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051101 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(83) " "Verilog HDL Always Construct warning at cache_controller.v(83): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051101 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(84) " "Verilog HDL Always Construct warning at cache_controller.v(84): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051101 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(88) " "Verilog HDL Always Construct warning at cache_controller.v(88): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051102 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_read_data cache_controller.v(89) " "Verilog HDL Always Construct warning at cache_controller.v(89): variable \"SRAM_read_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051102 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(89) " "Verilog HDL Always Construct warning at cache_controller.v(89): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051102 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(90) " "Verilog HDL Always Construct warning at cache_controller.v(90): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051110 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LRU1 cache_controller.v(94) " "Verilog HDL Always Construct warning at cache_controller.v(94): variable \"LRU1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051111 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(94) " "Verilog HDL Always Construct warning at cache_controller.v(94): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051111 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_read_data cache_controller.v(95) " "Verilog HDL Always Construct warning at cache_controller.v(95): variable \"SRAM_read_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051112 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 cache_controller.v(95) " "Verilog HDL assignment warning at cache_controller.v(95): truncated value with size 16 to match size of target (1)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450269051112 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(95) " "Verilog HDL Always Construct warning at cache_controller.v(95): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051112 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LRU2 cache_controller.v(96) " "Verilog HDL Always Construct warning at cache_controller.v(96): variable \"LRU2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051112 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(96) " "Verilog HDL Always Construct warning at cache_controller.v(96): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051113 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_read_data cache_controller.v(97) " "Verilog HDL Always Construct warning at cache_controller.v(97): variable \"SRAM_read_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051113 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(97) " "Verilog HDL Always Construct warning at cache_controller.v(97): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269051113 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data1 cache_controller.v(57) " "Verilog HDL Always Construct warning at cache_controller.v(57): inferring latch(es) for variable \"data1\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269051277 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid1 cache_controller.v(57) " "Verilog HDL Always Construct warning at cache_controller.v(57): inferring latch(es) for variable \"valid1\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269051315 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid2 cache_controller.v(57) " "Verilog HDL Always Construct warning at cache_controller.v(57): inferring latch(es) for variable \"valid2\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269051316 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_out cache_controller.v(57) " "Verilog HDL Always Construct warning at cache_controller.v(57): inferring latch(es) for variable \"sel_out\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269051318 "|Mips|cache_controller:comb_250"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tag1 0 cache_controller.v(20) " "Net \"tag1\" at cache_controller.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450269051445 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_out cache_controller.v(57) " "Inferred latch for \"sel_out\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[0\] cache_controller.v(57) " "Inferred latch for \"valid2\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[1\] cache_controller.v(57) " "Inferred latch for \"valid2\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[2\] cache_controller.v(57) " "Inferred latch for \"valid2\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[3\] cache_controller.v(57) " "Inferred latch for \"valid2\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[4\] cache_controller.v(57) " "Inferred latch for \"valid2\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[5\] cache_controller.v(57) " "Inferred latch for \"valid2\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[6\] cache_controller.v(57) " "Inferred latch for \"valid2\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[7\] cache_controller.v(57) " "Inferred latch for \"valid2\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[8\] cache_controller.v(57) " "Inferred latch for \"valid2\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[9\] cache_controller.v(57) " "Inferred latch for \"valid2\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[10\] cache_controller.v(57) " "Inferred latch for \"valid2\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[11\] cache_controller.v(57) " "Inferred latch for \"valid2\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[12\] cache_controller.v(57) " "Inferred latch for \"valid2\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[13\] cache_controller.v(57) " "Inferred latch for \"valid2\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[14\] cache_controller.v(57) " "Inferred latch for \"valid2\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[15\] cache_controller.v(57) " "Inferred latch for \"valid2\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[16\] cache_controller.v(57) " "Inferred latch for \"valid2\[16\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[17\] cache_controller.v(57) " "Inferred latch for \"valid2\[17\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[18\] cache_controller.v(57) " "Inferred latch for \"valid2\[18\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[19\] cache_controller.v(57) " "Inferred latch for \"valid2\[19\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[20\] cache_controller.v(57) " "Inferred latch for \"valid2\[20\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[21\] cache_controller.v(57) " "Inferred latch for \"valid2\[21\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[22\] cache_controller.v(57) " "Inferred latch for \"valid2\[22\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[23\] cache_controller.v(57) " "Inferred latch for \"valid2\[23\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[24\] cache_controller.v(57) " "Inferred latch for \"valid2\[24\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[25\] cache_controller.v(57) " "Inferred latch for \"valid2\[25\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[26\] cache_controller.v(57) " "Inferred latch for \"valid2\[26\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[27\] cache_controller.v(57) " "Inferred latch for \"valid2\[27\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[28\] cache_controller.v(57) " "Inferred latch for \"valid2\[28\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[29\] cache_controller.v(57) " "Inferred latch for \"valid2\[29\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[30\] cache_controller.v(57) " "Inferred latch for \"valid2\[30\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[31\] cache_controller.v(57) " "Inferred latch for \"valid2\[31\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[32\] cache_controller.v(57) " "Inferred latch for \"valid2\[32\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[33\] cache_controller.v(57) " "Inferred latch for \"valid2\[33\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[34\] cache_controller.v(57) " "Inferred latch for \"valid2\[34\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[35\] cache_controller.v(57) " "Inferred latch for \"valid2\[35\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[36\] cache_controller.v(57) " "Inferred latch for \"valid2\[36\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[37\] cache_controller.v(57) " "Inferred latch for \"valid2\[37\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[38\] cache_controller.v(57) " "Inferred latch for \"valid2\[38\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[39\] cache_controller.v(57) " "Inferred latch for \"valid2\[39\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[40\] cache_controller.v(57) " "Inferred latch for \"valid2\[40\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[41\] cache_controller.v(57) " "Inferred latch for \"valid2\[41\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[42\] cache_controller.v(57) " "Inferred latch for \"valid2\[42\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[43\] cache_controller.v(57) " "Inferred latch for \"valid2\[43\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[44\] cache_controller.v(57) " "Inferred latch for \"valid2\[44\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[45\] cache_controller.v(57) " "Inferred latch for \"valid2\[45\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[46\] cache_controller.v(57) " "Inferred latch for \"valid2\[46\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[47\] cache_controller.v(57) " "Inferred latch for \"valid2\[47\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[48\] cache_controller.v(57) " "Inferred latch for \"valid2\[48\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[49\] cache_controller.v(57) " "Inferred latch for \"valid2\[49\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[50\] cache_controller.v(57) " "Inferred latch for \"valid2\[50\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[51\] cache_controller.v(57) " "Inferred latch for \"valid2\[51\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[52\] cache_controller.v(57) " "Inferred latch for \"valid2\[52\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[53\] cache_controller.v(57) " "Inferred latch for \"valid2\[53\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[54\] cache_controller.v(57) " "Inferred latch for \"valid2\[54\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[55\] cache_controller.v(57) " "Inferred latch for \"valid2\[55\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[56\] cache_controller.v(57) " "Inferred latch for \"valid2\[56\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[57\] cache_controller.v(57) " "Inferred latch for \"valid2\[57\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[58\] cache_controller.v(57) " "Inferred latch for \"valid2\[58\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[59\] cache_controller.v(57) " "Inferred latch for \"valid2\[59\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[60\] cache_controller.v(57) " "Inferred latch for \"valid2\[60\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[61\] cache_controller.v(57) " "Inferred latch for \"valid2\[61\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[62\] cache_controller.v(57) " "Inferred latch for \"valid2\[62\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[63\] cache_controller.v(57) " "Inferred latch for \"valid2\[63\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[64\] cache_controller.v(57) " "Inferred latch for \"valid2\[64\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[65\] cache_controller.v(57) " "Inferred latch for \"valid2\[65\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[66\] cache_controller.v(57) " "Inferred latch for \"valid2\[66\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[67\] cache_controller.v(57) " "Inferred latch for \"valid2\[67\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[68\] cache_controller.v(57) " "Inferred latch for \"valid2\[68\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[69\] cache_controller.v(57) " "Inferred latch for \"valid2\[69\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[70\] cache_controller.v(57) " "Inferred latch for \"valid2\[70\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[71\] cache_controller.v(57) " "Inferred latch for \"valid2\[71\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[72\] cache_controller.v(57) " "Inferred latch for \"valid2\[72\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[73\] cache_controller.v(57) " "Inferred latch for \"valid2\[73\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[74\] cache_controller.v(57) " "Inferred latch for \"valid2\[74\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[75\] cache_controller.v(57) " "Inferred latch for \"valid2\[75\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[76\] cache_controller.v(57) " "Inferred latch for \"valid2\[76\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[77\] cache_controller.v(57) " "Inferred latch for \"valid2\[77\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[78\] cache_controller.v(57) " "Inferred latch for \"valid2\[78\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[79\] cache_controller.v(57) " "Inferred latch for \"valid2\[79\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[80\] cache_controller.v(57) " "Inferred latch for \"valid2\[80\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[81\] cache_controller.v(57) " "Inferred latch for \"valid2\[81\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[82\] cache_controller.v(57) " "Inferred latch for \"valid2\[82\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[83\] cache_controller.v(57) " "Inferred latch for \"valid2\[83\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[84\] cache_controller.v(57) " "Inferred latch for \"valid2\[84\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[85\] cache_controller.v(57) " "Inferred latch for \"valid2\[85\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[86\] cache_controller.v(57) " "Inferred latch for \"valid2\[86\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[87\] cache_controller.v(57) " "Inferred latch for \"valid2\[87\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[88\] cache_controller.v(57) " "Inferred latch for \"valid2\[88\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[89\] cache_controller.v(57) " "Inferred latch for \"valid2\[89\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[90\] cache_controller.v(57) " "Inferred latch for \"valid2\[90\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[91\] cache_controller.v(57) " "Inferred latch for \"valid2\[91\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[92\] cache_controller.v(57) " "Inferred latch for \"valid2\[92\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[93\] cache_controller.v(57) " "Inferred latch for \"valid2\[93\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[94\] cache_controller.v(57) " "Inferred latch for \"valid2\[94\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[95\] cache_controller.v(57) " "Inferred latch for \"valid2\[95\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[96\] cache_controller.v(57) " "Inferred latch for \"valid2\[96\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[97\] cache_controller.v(57) " "Inferred latch for \"valid2\[97\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[98\] cache_controller.v(57) " "Inferred latch for \"valid2\[98\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[99\] cache_controller.v(57) " "Inferred latch for \"valid2\[99\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[100\] cache_controller.v(57) " "Inferred latch for \"valid2\[100\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[101\] cache_controller.v(57) " "Inferred latch for \"valid2\[101\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[102\] cache_controller.v(57) " "Inferred latch for \"valid2\[102\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[103\] cache_controller.v(57) " "Inferred latch for \"valid2\[103\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[104\] cache_controller.v(57) " "Inferred latch for \"valid2\[104\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[105\] cache_controller.v(57) " "Inferred latch for \"valid2\[105\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[106\] cache_controller.v(57) " "Inferred latch for \"valid2\[106\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[107\] cache_controller.v(57) " "Inferred latch for \"valid2\[107\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[108\] cache_controller.v(57) " "Inferred latch for \"valid2\[108\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[109\] cache_controller.v(57) " "Inferred latch for \"valid2\[109\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[110\] cache_controller.v(57) " "Inferred latch for \"valid2\[110\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[111\] cache_controller.v(57) " "Inferred latch for \"valid2\[111\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[112\] cache_controller.v(57) " "Inferred latch for \"valid2\[112\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[113\] cache_controller.v(57) " "Inferred latch for \"valid2\[113\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[114\] cache_controller.v(57) " "Inferred latch for \"valid2\[114\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[115\] cache_controller.v(57) " "Inferred latch for \"valid2\[115\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[116\] cache_controller.v(57) " "Inferred latch for \"valid2\[116\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[117\] cache_controller.v(57) " "Inferred latch for \"valid2\[117\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[118\] cache_controller.v(57) " "Inferred latch for \"valid2\[118\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[119\] cache_controller.v(57) " "Inferred latch for \"valid2\[119\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[120\] cache_controller.v(57) " "Inferred latch for \"valid2\[120\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[121\] cache_controller.v(57) " "Inferred latch for \"valid2\[121\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[122\] cache_controller.v(57) " "Inferred latch for \"valid2\[122\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[123\] cache_controller.v(57) " "Inferred latch for \"valid2\[123\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[124\] cache_controller.v(57) " "Inferred latch for \"valid2\[124\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[125\] cache_controller.v(57) " "Inferred latch for \"valid2\[125\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[126\] cache_controller.v(57) " "Inferred latch for \"valid2\[126\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[127\] cache_controller.v(57) " "Inferred latch for \"valid2\[127\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[128\] cache_controller.v(57) " "Inferred latch for \"valid2\[128\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[129\] cache_controller.v(57) " "Inferred latch for \"valid2\[129\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[130\] cache_controller.v(57) " "Inferred latch for \"valid2\[130\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[131\] cache_controller.v(57) " "Inferred latch for \"valid2\[131\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[132\] cache_controller.v(57) " "Inferred latch for \"valid2\[132\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[133\] cache_controller.v(57) " "Inferred latch for \"valid2\[133\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[134\] cache_controller.v(57) " "Inferred latch for \"valid2\[134\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[135\] cache_controller.v(57) " "Inferred latch for \"valid2\[135\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[136\] cache_controller.v(57) " "Inferred latch for \"valid2\[136\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[137\] cache_controller.v(57) " "Inferred latch for \"valid2\[137\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[138\] cache_controller.v(57) " "Inferred latch for \"valid2\[138\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[139\] cache_controller.v(57) " "Inferred latch for \"valid2\[139\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[140\] cache_controller.v(57) " "Inferred latch for \"valid2\[140\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[141\] cache_controller.v(57) " "Inferred latch for \"valid2\[141\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[142\] cache_controller.v(57) " "Inferred latch for \"valid2\[142\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[143\] cache_controller.v(57) " "Inferred latch for \"valid2\[143\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[144\] cache_controller.v(57) " "Inferred latch for \"valid2\[144\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[145\] cache_controller.v(57) " "Inferred latch for \"valid2\[145\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[146\] cache_controller.v(57) " "Inferred latch for \"valid2\[146\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[147\] cache_controller.v(57) " "Inferred latch for \"valid2\[147\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[148\] cache_controller.v(57) " "Inferred latch for \"valid2\[148\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[149\] cache_controller.v(57) " "Inferred latch for \"valid2\[149\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[150\] cache_controller.v(57) " "Inferred latch for \"valid2\[150\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[151\] cache_controller.v(57) " "Inferred latch for \"valid2\[151\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[152\] cache_controller.v(57) " "Inferred latch for \"valid2\[152\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[153\] cache_controller.v(57) " "Inferred latch for \"valid2\[153\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[154\] cache_controller.v(57) " "Inferred latch for \"valid2\[154\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[155\] cache_controller.v(57) " "Inferred latch for \"valid2\[155\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[156\] cache_controller.v(57) " "Inferred latch for \"valid2\[156\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[157\] cache_controller.v(57) " "Inferred latch for \"valid2\[157\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[158\] cache_controller.v(57) " "Inferred latch for \"valid2\[158\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[159\] cache_controller.v(57) " "Inferred latch for \"valid2\[159\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[160\] cache_controller.v(57) " "Inferred latch for \"valid2\[160\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[161\] cache_controller.v(57) " "Inferred latch for \"valid2\[161\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[162\] cache_controller.v(57) " "Inferred latch for \"valid2\[162\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[163\] cache_controller.v(57) " "Inferred latch for \"valid2\[163\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[164\] cache_controller.v(57) " "Inferred latch for \"valid2\[164\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[165\] cache_controller.v(57) " "Inferred latch for \"valid2\[165\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[166\] cache_controller.v(57) " "Inferred latch for \"valid2\[166\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[167\] cache_controller.v(57) " "Inferred latch for \"valid2\[167\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[168\] cache_controller.v(57) " "Inferred latch for \"valid2\[168\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[169\] cache_controller.v(57) " "Inferred latch for \"valid2\[169\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[170\] cache_controller.v(57) " "Inferred latch for \"valid2\[170\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[171\] cache_controller.v(57) " "Inferred latch for \"valid2\[171\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[172\] cache_controller.v(57) " "Inferred latch for \"valid2\[172\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[173\] cache_controller.v(57) " "Inferred latch for \"valid2\[173\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[174\] cache_controller.v(57) " "Inferred latch for \"valid2\[174\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[175\] cache_controller.v(57) " "Inferred latch for \"valid2\[175\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[176\] cache_controller.v(57) " "Inferred latch for \"valid2\[176\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[177\] cache_controller.v(57) " "Inferred latch for \"valid2\[177\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[178\] cache_controller.v(57) " "Inferred latch for \"valid2\[178\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[179\] cache_controller.v(57) " "Inferred latch for \"valid2\[179\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[180\] cache_controller.v(57) " "Inferred latch for \"valid2\[180\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[181\] cache_controller.v(57) " "Inferred latch for \"valid2\[181\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[182\] cache_controller.v(57) " "Inferred latch for \"valid2\[182\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[183\] cache_controller.v(57) " "Inferred latch for \"valid2\[183\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[184\] cache_controller.v(57) " "Inferred latch for \"valid2\[184\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[185\] cache_controller.v(57) " "Inferred latch for \"valid2\[185\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[186\] cache_controller.v(57) " "Inferred latch for \"valid2\[186\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[187\] cache_controller.v(57) " "Inferred latch for \"valid2\[187\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[188\] cache_controller.v(57) " "Inferred latch for \"valid2\[188\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[189\] cache_controller.v(57) " "Inferred latch for \"valid2\[189\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[190\] cache_controller.v(57) " "Inferred latch for \"valid2\[190\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[191\] cache_controller.v(57) " "Inferred latch for \"valid2\[191\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[192\] cache_controller.v(57) " "Inferred latch for \"valid2\[192\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[193\] cache_controller.v(57) " "Inferred latch for \"valid2\[193\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[194\] cache_controller.v(57) " "Inferred latch for \"valid2\[194\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[195\] cache_controller.v(57) " "Inferred latch for \"valid2\[195\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[196\] cache_controller.v(57) " "Inferred latch for \"valid2\[196\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[197\] cache_controller.v(57) " "Inferred latch for \"valid2\[197\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[198\] cache_controller.v(57) " "Inferred latch for \"valid2\[198\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[199\] cache_controller.v(57) " "Inferred latch for \"valid2\[199\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[200\] cache_controller.v(57) " "Inferred latch for \"valid2\[200\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[201\] cache_controller.v(57) " "Inferred latch for \"valid2\[201\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[202\] cache_controller.v(57) " "Inferred latch for \"valid2\[202\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[203\] cache_controller.v(57) " "Inferred latch for \"valid2\[203\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[204\] cache_controller.v(57) " "Inferred latch for \"valid2\[204\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[205\] cache_controller.v(57) " "Inferred latch for \"valid2\[205\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[206\] cache_controller.v(57) " "Inferred latch for \"valid2\[206\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[207\] cache_controller.v(57) " "Inferred latch for \"valid2\[207\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[208\] cache_controller.v(57) " "Inferred latch for \"valid2\[208\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[209\] cache_controller.v(57) " "Inferred latch for \"valid2\[209\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[210\] cache_controller.v(57) " "Inferred latch for \"valid2\[210\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[211\] cache_controller.v(57) " "Inferred latch for \"valid2\[211\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[212\] cache_controller.v(57) " "Inferred latch for \"valid2\[212\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[213\] cache_controller.v(57) " "Inferred latch for \"valid2\[213\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[214\] cache_controller.v(57) " "Inferred latch for \"valid2\[214\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[215\] cache_controller.v(57) " "Inferred latch for \"valid2\[215\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[216\] cache_controller.v(57) " "Inferred latch for \"valid2\[216\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[217\] cache_controller.v(57) " "Inferred latch for \"valid2\[217\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[218\] cache_controller.v(57) " "Inferred latch for \"valid2\[218\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[219\] cache_controller.v(57) " "Inferred latch for \"valid2\[219\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[220\] cache_controller.v(57) " "Inferred latch for \"valid2\[220\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[221\] cache_controller.v(57) " "Inferred latch for \"valid2\[221\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[222\] cache_controller.v(57) " "Inferred latch for \"valid2\[222\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[223\] cache_controller.v(57) " "Inferred latch for \"valid2\[223\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[224\] cache_controller.v(57) " "Inferred latch for \"valid2\[224\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[225\] cache_controller.v(57) " "Inferred latch for \"valid2\[225\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[226\] cache_controller.v(57) " "Inferred latch for \"valid2\[226\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[227\] cache_controller.v(57) " "Inferred latch for \"valid2\[227\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[228\] cache_controller.v(57) " "Inferred latch for \"valid2\[228\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[229\] cache_controller.v(57) " "Inferred latch for \"valid2\[229\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[230\] cache_controller.v(57) " "Inferred latch for \"valid2\[230\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[231\] cache_controller.v(57) " "Inferred latch for \"valid2\[231\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[232\] cache_controller.v(57) " "Inferred latch for \"valid2\[232\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[233\] cache_controller.v(57) " "Inferred latch for \"valid2\[233\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[234\] cache_controller.v(57) " "Inferred latch for \"valid2\[234\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[235\] cache_controller.v(57) " "Inferred latch for \"valid2\[235\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[236\] cache_controller.v(57) " "Inferred latch for \"valid2\[236\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[237\] cache_controller.v(57) " "Inferred latch for \"valid2\[237\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[238\] cache_controller.v(57) " "Inferred latch for \"valid2\[238\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[239\] cache_controller.v(57) " "Inferred latch for \"valid2\[239\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[240\] cache_controller.v(57) " "Inferred latch for \"valid2\[240\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[241\] cache_controller.v(57) " "Inferred latch for \"valid2\[241\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[242\] cache_controller.v(57) " "Inferred latch for \"valid2\[242\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[243\] cache_controller.v(57) " "Inferred latch for \"valid2\[243\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[244\] cache_controller.v(57) " "Inferred latch for \"valid2\[244\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[245\] cache_controller.v(57) " "Inferred latch for \"valid2\[245\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[246\] cache_controller.v(57) " "Inferred latch for \"valid2\[246\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[247\] cache_controller.v(57) " "Inferred latch for \"valid2\[247\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[248\] cache_controller.v(57) " "Inferred latch for \"valid2\[248\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[249\] cache_controller.v(57) " "Inferred latch for \"valid2\[249\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[250\] cache_controller.v(57) " "Inferred latch for \"valid2\[250\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[251\] cache_controller.v(57) " "Inferred latch for \"valid2\[251\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[252\] cache_controller.v(57) " "Inferred latch for \"valid2\[252\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[253\] cache_controller.v(57) " "Inferred latch for \"valid2\[253\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[254\] cache_controller.v(57) " "Inferred latch for \"valid2\[254\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid2\[255\] cache_controller.v(57) " "Inferred latch for \"valid2\[255\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[0\] cache_controller.v(57) " "Inferred latch for \"valid1\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[1\] cache_controller.v(57) " "Inferred latch for \"valid1\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[2\] cache_controller.v(57) " "Inferred latch for \"valid1\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[3\] cache_controller.v(57) " "Inferred latch for \"valid1\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[4\] cache_controller.v(57) " "Inferred latch for \"valid1\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[5\] cache_controller.v(57) " "Inferred latch for \"valid1\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[6\] cache_controller.v(57) " "Inferred latch for \"valid1\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[7\] cache_controller.v(57) " "Inferred latch for \"valid1\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[8\] cache_controller.v(57) " "Inferred latch for \"valid1\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[9\] cache_controller.v(57) " "Inferred latch for \"valid1\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[10\] cache_controller.v(57) " "Inferred latch for \"valid1\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[11\] cache_controller.v(57) " "Inferred latch for \"valid1\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[12\] cache_controller.v(57) " "Inferred latch for \"valid1\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[13\] cache_controller.v(57) " "Inferred latch for \"valid1\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[14\] cache_controller.v(57) " "Inferred latch for \"valid1\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[15\] cache_controller.v(57) " "Inferred latch for \"valid1\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[16\] cache_controller.v(57) " "Inferred latch for \"valid1\[16\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[17\] cache_controller.v(57) " "Inferred latch for \"valid1\[17\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[18\] cache_controller.v(57) " "Inferred latch for \"valid1\[18\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[19\] cache_controller.v(57) " "Inferred latch for \"valid1\[19\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[20\] cache_controller.v(57) " "Inferred latch for \"valid1\[20\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[21\] cache_controller.v(57) " "Inferred latch for \"valid1\[21\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[22\] cache_controller.v(57) " "Inferred latch for \"valid1\[22\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[23\] cache_controller.v(57) " "Inferred latch for \"valid1\[23\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[24\] cache_controller.v(57) " "Inferred latch for \"valid1\[24\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[25\] cache_controller.v(57) " "Inferred latch for \"valid1\[25\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[26\] cache_controller.v(57) " "Inferred latch for \"valid1\[26\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[27\] cache_controller.v(57) " "Inferred latch for \"valid1\[27\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[28\] cache_controller.v(57) " "Inferred latch for \"valid1\[28\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[29\] cache_controller.v(57) " "Inferred latch for \"valid1\[29\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[30\] cache_controller.v(57) " "Inferred latch for \"valid1\[30\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[31\] cache_controller.v(57) " "Inferred latch for \"valid1\[31\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[32\] cache_controller.v(57) " "Inferred latch for \"valid1\[32\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[33\] cache_controller.v(57) " "Inferred latch for \"valid1\[33\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[34\] cache_controller.v(57) " "Inferred latch for \"valid1\[34\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[35\] cache_controller.v(57) " "Inferred latch for \"valid1\[35\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[36\] cache_controller.v(57) " "Inferred latch for \"valid1\[36\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[37\] cache_controller.v(57) " "Inferred latch for \"valid1\[37\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[38\] cache_controller.v(57) " "Inferred latch for \"valid1\[38\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[39\] cache_controller.v(57) " "Inferred latch for \"valid1\[39\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[40\] cache_controller.v(57) " "Inferred latch for \"valid1\[40\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[41\] cache_controller.v(57) " "Inferred latch for \"valid1\[41\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[42\] cache_controller.v(57) " "Inferred latch for \"valid1\[42\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[43\] cache_controller.v(57) " "Inferred latch for \"valid1\[43\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[44\] cache_controller.v(57) " "Inferred latch for \"valid1\[44\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[45\] cache_controller.v(57) " "Inferred latch for \"valid1\[45\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[46\] cache_controller.v(57) " "Inferred latch for \"valid1\[46\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[47\] cache_controller.v(57) " "Inferred latch for \"valid1\[47\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[48\] cache_controller.v(57) " "Inferred latch for \"valid1\[48\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[49\] cache_controller.v(57) " "Inferred latch for \"valid1\[49\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[50\] cache_controller.v(57) " "Inferred latch for \"valid1\[50\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[51\] cache_controller.v(57) " "Inferred latch for \"valid1\[51\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[52\] cache_controller.v(57) " "Inferred latch for \"valid1\[52\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[53\] cache_controller.v(57) " "Inferred latch for \"valid1\[53\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[54\] cache_controller.v(57) " "Inferred latch for \"valid1\[54\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[55\] cache_controller.v(57) " "Inferred latch for \"valid1\[55\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[56\] cache_controller.v(57) " "Inferred latch for \"valid1\[56\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[57\] cache_controller.v(57) " "Inferred latch for \"valid1\[57\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[58\] cache_controller.v(57) " "Inferred latch for \"valid1\[58\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[59\] cache_controller.v(57) " "Inferred latch for \"valid1\[59\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[60\] cache_controller.v(57) " "Inferred latch for \"valid1\[60\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[61\] cache_controller.v(57) " "Inferred latch for \"valid1\[61\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[62\] cache_controller.v(57) " "Inferred latch for \"valid1\[62\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[63\] cache_controller.v(57) " "Inferred latch for \"valid1\[63\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[64\] cache_controller.v(57) " "Inferred latch for \"valid1\[64\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[65\] cache_controller.v(57) " "Inferred latch for \"valid1\[65\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[66\] cache_controller.v(57) " "Inferred latch for \"valid1\[66\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[67\] cache_controller.v(57) " "Inferred latch for \"valid1\[67\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[68\] cache_controller.v(57) " "Inferred latch for \"valid1\[68\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[69\] cache_controller.v(57) " "Inferred latch for \"valid1\[69\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[70\] cache_controller.v(57) " "Inferred latch for \"valid1\[70\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[71\] cache_controller.v(57) " "Inferred latch for \"valid1\[71\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[72\] cache_controller.v(57) " "Inferred latch for \"valid1\[72\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[73\] cache_controller.v(57) " "Inferred latch for \"valid1\[73\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[74\] cache_controller.v(57) " "Inferred latch for \"valid1\[74\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[75\] cache_controller.v(57) " "Inferred latch for \"valid1\[75\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[76\] cache_controller.v(57) " "Inferred latch for \"valid1\[76\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[77\] cache_controller.v(57) " "Inferred latch for \"valid1\[77\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[78\] cache_controller.v(57) " "Inferred latch for \"valid1\[78\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[79\] cache_controller.v(57) " "Inferred latch for \"valid1\[79\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[80\] cache_controller.v(57) " "Inferred latch for \"valid1\[80\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[81\] cache_controller.v(57) " "Inferred latch for \"valid1\[81\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[82\] cache_controller.v(57) " "Inferred latch for \"valid1\[82\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[83\] cache_controller.v(57) " "Inferred latch for \"valid1\[83\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[84\] cache_controller.v(57) " "Inferred latch for \"valid1\[84\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[85\] cache_controller.v(57) " "Inferred latch for \"valid1\[85\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[86\] cache_controller.v(57) " "Inferred latch for \"valid1\[86\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[87\] cache_controller.v(57) " "Inferred latch for \"valid1\[87\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[88\] cache_controller.v(57) " "Inferred latch for \"valid1\[88\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[89\] cache_controller.v(57) " "Inferred latch for \"valid1\[89\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[90\] cache_controller.v(57) " "Inferred latch for \"valid1\[90\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[91\] cache_controller.v(57) " "Inferred latch for \"valid1\[91\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[92\] cache_controller.v(57) " "Inferred latch for \"valid1\[92\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[93\] cache_controller.v(57) " "Inferred latch for \"valid1\[93\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[94\] cache_controller.v(57) " "Inferred latch for \"valid1\[94\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[95\] cache_controller.v(57) " "Inferred latch for \"valid1\[95\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[96\] cache_controller.v(57) " "Inferred latch for \"valid1\[96\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[97\] cache_controller.v(57) " "Inferred latch for \"valid1\[97\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[98\] cache_controller.v(57) " "Inferred latch for \"valid1\[98\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[99\] cache_controller.v(57) " "Inferred latch for \"valid1\[99\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[100\] cache_controller.v(57) " "Inferred latch for \"valid1\[100\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[101\] cache_controller.v(57) " "Inferred latch for \"valid1\[101\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[102\] cache_controller.v(57) " "Inferred latch for \"valid1\[102\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[103\] cache_controller.v(57) " "Inferred latch for \"valid1\[103\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[104\] cache_controller.v(57) " "Inferred latch for \"valid1\[104\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[105\] cache_controller.v(57) " "Inferred latch for \"valid1\[105\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[106\] cache_controller.v(57) " "Inferred latch for \"valid1\[106\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[107\] cache_controller.v(57) " "Inferred latch for \"valid1\[107\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[108\] cache_controller.v(57) " "Inferred latch for \"valid1\[108\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[109\] cache_controller.v(57) " "Inferred latch for \"valid1\[109\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[110\] cache_controller.v(57) " "Inferred latch for \"valid1\[110\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[111\] cache_controller.v(57) " "Inferred latch for \"valid1\[111\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[112\] cache_controller.v(57) " "Inferred latch for \"valid1\[112\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[113\] cache_controller.v(57) " "Inferred latch for \"valid1\[113\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[114\] cache_controller.v(57) " "Inferred latch for \"valid1\[114\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[115\] cache_controller.v(57) " "Inferred latch for \"valid1\[115\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[116\] cache_controller.v(57) " "Inferred latch for \"valid1\[116\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[117\] cache_controller.v(57) " "Inferred latch for \"valid1\[117\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[118\] cache_controller.v(57) " "Inferred latch for \"valid1\[118\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[119\] cache_controller.v(57) " "Inferred latch for \"valid1\[119\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[120\] cache_controller.v(57) " "Inferred latch for \"valid1\[120\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[121\] cache_controller.v(57) " "Inferred latch for \"valid1\[121\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[122\] cache_controller.v(57) " "Inferred latch for \"valid1\[122\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[123\] cache_controller.v(57) " "Inferred latch for \"valid1\[123\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[124\] cache_controller.v(57) " "Inferred latch for \"valid1\[124\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[125\] cache_controller.v(57) " "Inferred latch for \"valid1\[125\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[126\] cache_controller.v(57) " "Inferred latch for \"valid1\[126\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[127\] cache_controller.v(57) " "Inferred latch for \"valid1\[127\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[128\] cache_controller.v(57) " "Inferred latch for \"valid1\[128\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[129\] cache_controller.v(57) " "Inferred latch for \"valid1\[129\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[130\] cache_controller.v(57) " "Inferred latch for \"valid1\[130\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[131\] cache_controller.v(57) " "Inferred latch for \"valid1\[131\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[132\] cache_controller.v(57) " "Inferred latch for \"valid1\[132\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[133\] cache_controller.v(57) " "Inferred latch for \"valid1\[133\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[134\] cache_controller.v(57) " "Inferred latch for \"valid1\[134\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[135\] cache_controller.v(57) " "Inferred latch for \"valid1\[135\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[136\] cache_controller.v(57) " "Inferred latch for \"valid1\[136\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[137\] cache_controller.v(57) " "Inferred latch for \"valid1\[137\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[138\] cache_controller.v(57) " "Inferred latch for \"valid1\[138\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[139\] cache_controller.v(57) " "Inferred latch for \"valid1\[139\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[140\] cache_controller.v(57) " "Inferred latch for \"valid1\[140\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[141\] cache_controller.v(57) " "Inferred latch for \"valid1\[141\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[142\] cache_controller.v(57) " "Inferred latch for \"valid1\[142\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[143\] cache_controller.v(57) " "Inferred latch for \"valid1\[143\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[144\] cache_controller.v(57) " "Inferred latch for \"valid1\[144\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[145\] cache_controller.v(57) " "Inferred latch for \"valid1\[145\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[146\] cache_controller.v(57) " "Inferred latch for \"valid1\[146\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[147\] cache_controller.v(57) " "Inferred latch for \"valid1\[147\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[148\] cache_controller.v(57) " "Inferred latch for \"valid1\[148\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[149\] cache_controller.v(57) " "Inferred latch for \"valid1\[149\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[150\] cache_controller.v(57) " "Inferred latch for \"valid1\[150\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[151\] cache_controller.v(57) " "Inferred latch for \"valid1\[151\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[152\] cache_controller.v(57) " "Inferred latch for \"valid1\[152\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[153\] cache_controller.v(57) " "Inferred latch for \"valid1\[153\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[154\] cache_controller.v(57) " "Inferred latch for \"valid1\[154\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[155\] cache_controller.v(57) " "Inferred latch for \"valid1\[155\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[156\] cache_controller.v(57) " "Inferred latch for \"valid1\[156\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[157\] cache_controller.v(57) " "Inferred latch for \"valid1\[157\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[158\] cache_controller.v(57) " "Inferred latch for \"valid1\[158\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[159\] cache_controller.v(57) " "Inferred latch for \"valid1\[159\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[160\] cache_controller.v(57) " "Inferred latch for \"valid1\[160\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[161\] cache_controller.v(57) " "Inferred latch for \"valid1\[161\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[162\] cache_controller.v(57) " "Inferred latch for \"valid1\[162\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[163\] cache_controller.v(57) " "Inferred latch for \"valid1\[163\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[164\] cache_controller.v(57) " "Inferred latch for \"valid1\[164\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[165\] cache_controller.v(57) " "Inferred latch for \"valid1\[165\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[166\] cache_controller.v(57) " "Inferred latch for \"valid1\[166\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[167\] cache_controller.v(57) " "Inferred latch for \"valid1\[167\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[168\] cache_controller.v(57) " "Inferred latch for \"valid1\[168\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[169\] cache_controller.v(57) " "Inferred latch for \"valid1\[169\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[170\] cache_controller.v(57) " "Inferred latch for \"valid1\[170\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[171\] cache_controller.v(57) " "Inferred latch for \"valid1\[171\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[172\] cache_controller.v(57) " "Inferred latch for \"valid1\[172\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[173\] cache_controller.v(57) " "Inferred latch for \"valid1\[173\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[174\] cache_controller.v(57) " "Inferred latch for \"valid1\[174\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[175\] cache_controller.v(57) " "Inferred latch for \"valid1\[175\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[176\] cache_controller.v(57) " "Inferred latch for \"valid1\[176\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[177\] cache_controller.v(57) " "Inferred latch for \"valid1\[177\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[178\] cache_controller.v(57) " "Inferred latch for \"valid1\[178\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[179\] cache_controller.v(57) " "Inferred latch for \"valid1\[179\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[180\] cache_controller.v(57) " "Inferred latch for \"valid1\[180\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[181\] cache_controller.v(57) " "Inferred latch for \"valid1\[181\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[182\] cache_controller.v(57) " "Inferred latch for \"valid1\[182\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[183\] cache_controller.v(57) " "Inferred latch for \"valid1\[183\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[184\] cache_controller.v(57) " "Inferred latch for \"valid1\[184\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[185\] cache_controller.v(57) " "Inferred latch for \"valid1\[185\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[186\] cache_controller.v(57) " "Inferred latch for \"valid1\[186\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[187\] cache_controller.v(57) " "Inferred latch for \"valid1\[187\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[188\] cache_controller.v(57) " "Inferred latch for \"valid1\[188\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[189\] cache_controller.v(57) " "Inferred latch for \"valid1\[189\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[190\] cache_controller.v(57) " "Inferred latch for \"valid1\[190\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[191\] cache_controller.v(57) " "Inferred latch for \"valid1\[191\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[192\] cache_controller.v(57) " "Inferred latch for \"valid1\[192\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[193\] cache_controller.v(57) " "Inferred latch for \"valid1\[193\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[194\] cache_controller.v(57) " "Inferred latch for \"valid1\[194\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[195\] cache_controller.v(57) " "Inferred latch for \"valid1\[195\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[196\] cache_controller.v(57) " "Inferred latch for \"valid1\[196\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[197\] cache_controller.v(57) " "Inferred latch for \"valid1\[197\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[198\] cache_controller.v(57) " "Inferred latch for \"valid1\[198\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[199\] cache_controller.v(57) " "Inferred latch for \"valid1\[199\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[200\] cache_controller.v(57) " "Inferred latch for \"valid1\[200\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[201\] cache_controller.v(57) " "Inferred latch for \"valid1\[201\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[202\] cache_controller.v(57) " "Inferred latch for \"valid1\[202\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[203\] cache_controller.v(57) " "Inferred latch for \"valid1\[203\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[204\] cache_controller.v(57) " "Inferred latch for \"valid1\[204\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[205\] cache_controller.v(57) " "Inferred latch for \"valid1\[205\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[206\] cache_controller.v(57) " "Inferred latch for \"valid1\[206\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[207\] cache_controller.v(57) " "Inferred latch for \"valid1\[207\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[208\] cache_controller.v(57) " "Inferred latch for \"valid1\[208\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[209\] cache_controller.v(57) " "Inferred latch for \"valid1\[209\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[210\] cache_controller.v(57) " "Inferred latch for \"valid1\[210\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[211\] cache_controller.v(57) " "Inferred latch for \"valid1\[211\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[212\] cache_controller.v(57) " "Inferred latch for \"valid1\[212\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[213\] cache_controller.v(57) " "Inferred latch for \"valid1\[213\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[214\] cache_controller.v(57) " "Inferred latch for \"valid1\[214\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[215\] cache_controller.v(57) " "Inferred latch for \"valid1\[215\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[216\] cache_controller.v(57) " "Inferred latch for \"valid1\[216\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[217\] cache_controller.v(57) " "Inferred latch for \"valid1\[217\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[218\] cache_controller.v(57) " "Inferred latch for \"valid1\[218\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[219\] cache_controller.v(57) " "Inferred latch for \"valid1\[219\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[220\] cache_controller.v(57) " "Inferred latch for \"valid1\[220\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[221\] cache_controller.v(57) " "Inferred latch for \"valid1\[221\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[222\] cache_controller.v(57) " "Inferred latch for \"valid1\[222\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[223\] cache_controller.v(57) " "Inferred latch for \"valid1\[223\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[224\] cache_controller.v(57) " "Inferred latch for \"valid1\[224\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[225\] cache_controller.v(57) " "Inferred latch for \"valid1\[225\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[226\] cache_controller.v(57) " "Inferred latch for \"valid1\[226\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[227\] cache_controller.v(57) " "Inferred latch for \"valid1\[227\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[228\] cache_controller.v(57) " "Inferred latch for \"valid1\[228\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[229\] cache_controller.v(57) " "Inferred latch for \"valid1\[229\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[230\] cache_controller.v(57) " "Inferred latch for \"valid1\[230\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[231\] cache_controller.v(57) " "Inferred latch for \"valid1\[231\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[232\] cache_controller.v(57) " "Inferred latch for \"valid1\[232\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[233\] cache_controller.v(57) " "Inferred latch for \"valid1\[233\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[234\] cache_controller.v(57) " "Inferred latch for \"valid1\[234\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[235\] cache_controller.v(57) " "Inferred latch for \"valid1\[235\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[236\] cache_controller.v(57) " "Inferred latch for \"valid1\[236\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[237\] cache_controller.v(57) " "Inferred latch for \"valid1\[237\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[238\] cache_controller.v(57) " "Inferred latch for \"valid1\[238\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[239\] cache_controller.v(57) " "Inferred latch for \"valid1\[239\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[240\] cache_controller.v(57) " "Inferred latch for \"valid1\[240\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[241\] cache_controller.v(57) " "Inferred latch for \"valid1\[241\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[242\] cache_controller.v(57) " "Inferred latch for \"valid1\[242\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[243\] cache_controller.v(57) " "Inferred latch for \"valid1\[243\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[244\] cache_controller.v(57) " "Inferred latch for \"valid1\[244\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[245\] cache_controller.v(57) " "Inferred latch for \"valid1\[245\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[246\] cache_controller.v(57) " "Inferred latch for \"valid1\[246\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[247\] cache_controller.v(57) " "Inferred latch for \"valid1\[247\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[248\] cache_controller.v(57) " "Inferred latch for \"valid1\[248\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[249\] cache_controller.v(57) " "Inferred latch for \"valid1\[249\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[250\] cache_controller.v(57) " "Inferred latch for \"valid1\[250\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[251\] cache_controller.v(57) " "Inferred latch for \"valid1\[251\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[252\] cache_controller.v(57) " "Inferred latch for \"valid1\[252\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[253\] cache_controller.v(57) " "Inferred latch for \"valid1\[253\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[254\] cache_controller.v(57) " "Inferred latch for \"valid1\[254\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid1\[255\] cache_controller.v(57) " "Inferred latch for \"valid1\[255\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[0\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[1\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[2\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051906 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051907 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[3\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051908 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051909 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[4\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[5\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[6\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[7\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[8\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[9\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[10\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[11\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[12\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[13\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[14\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[15\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[16\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[17\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[18\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[19\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[20\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[21\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[22\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[23\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[24\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[25\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[26\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[27\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[28\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269051999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[29\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[30\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[31\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[32\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[32\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[33\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[33\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[34\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[34\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[35\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[35\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[36\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[36\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[37\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[37\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[38\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[38\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[39\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[39\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[40\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[40\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052041 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052041 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052041 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052041 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052042 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[41\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[41\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[42\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[42\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[43\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[43\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[44\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[44\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052056 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052056 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052056 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[45\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[45\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052061 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052061 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052061 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052062 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052062 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052063 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052063 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052063 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052064 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052064 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052064 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[46\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[46\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[47\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[47\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052070 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052070 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052070 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[48\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[48\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[49\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[49\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[50\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[50\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[51\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[51\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[52\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[52\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[53\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[53\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052097 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[54\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[54\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052097 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052097 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[55\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[55\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052102 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052102 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052102 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052103 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052103 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052106 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[56\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[56\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052106 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052106 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052107 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052107 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052107 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[57\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[57\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[58\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[58\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[59\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[59\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[60\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[60\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052123 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052124 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[61\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[61\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052125 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052126 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052126 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052126 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052126 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052126 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052127 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052127 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052127 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052127 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052127 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052128 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052128 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052128 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[62\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[62\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052128 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052129 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052129 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052129 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052129 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052129 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[63\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[63\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[64\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[64\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[65\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[65\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[66\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[66\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[67\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[67\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[68\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[68\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[69\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[69\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[70\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[70\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[71\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[71\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[72\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[72\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[73\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[73\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[74\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[74\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[75\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[75\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[76\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[76\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[77\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[77\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[78\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[78\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[79\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[79\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[80\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[80\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052215 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052215 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052215 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[81\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[81\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[82\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[82\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[83\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[83\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[84\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[84\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052229 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052230 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052231 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052232 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[85\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[85\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052233 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052234 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052234 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052234 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052234 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052235 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052236 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[86\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[86\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052237 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052238 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052239 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[87\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[87\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052240 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052241 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052242 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052242 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052242 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052242 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052242 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052243 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052243 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052243 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052243 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052244 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052244 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[88\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[88\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052244 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052244 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052245 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052245 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052245 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052245 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052246 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052246 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052246 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052246 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052247 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052247 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052247 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052247 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052247 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052248 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[89\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[89\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052248 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052248 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052248 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052249 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052249 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052249 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052249 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052250 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052250 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052250 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052250 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052251 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052251 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052251 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052251 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052252 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[90\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[90\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052252 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052252 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052252 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052253 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052253 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052253 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052253 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052253 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052254 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052254 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052254 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052254 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052255 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052255 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052255 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052255 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[91\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[91\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052256 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052256 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052256 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052256 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052257 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052257 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052257 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052257 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052257 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052258 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052258 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052258 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052258 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052259 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052259 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052259 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[92\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[92\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052259 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052260 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052260 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052260 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052260 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052261 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052261 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052261 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052261 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052262 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052262 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052262 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052262 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052262 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052263 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052263 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[93\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[93\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052263 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052263 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052264 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052264 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052264 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052264 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052265 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052265 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052265 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052265 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052266 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052266 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052266 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052266 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052267 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052267 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[94\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[94\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052267 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052267 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052268 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052268 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052268 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052268 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052269 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052269 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052270 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052270 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052270 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052271 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052271 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052271 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052272 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052272 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[95\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[95\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052272 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052273 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052273 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052274 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052274 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052274 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052275 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052275 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052275 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052276 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052276 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052276 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052277 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052277 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052277 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052278 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[96\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[96\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052278 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052278 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052279 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052279 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052280 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052280 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052280 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052281 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052281 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052281 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052282 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052282 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052283 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052283 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052283 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052284 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[97\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[97\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052284 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052284 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052285 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052285 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052286 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052286 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052286 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052287 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052287 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052287 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052288 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052288 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052288 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052288 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052289 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052289 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[98\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[98\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052289 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052289 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052290 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052290 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052290 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052290 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052291 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052291 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052291 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052291 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052292 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052292 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052292 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052292 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052292 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052293 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[99\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[99\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052293 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052293 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052293 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052294 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052294 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052294 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052294 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052295 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052295 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052295 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052295 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052296 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052296 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052298 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052298 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052298 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[100\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[100\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052299 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052299 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052299 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052299 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052300 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052300 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052300 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052300 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052301 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052301 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052301 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052301 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052302 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052302 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052302 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052302 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[101\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[101\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052303 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052303 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052303 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052303 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052303 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052304 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052304 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052304 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052304 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052305 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052305 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052305 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052305 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052306 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052306 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052306 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[102\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[102\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052306 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052307 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052307 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052307 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052307 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052308 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052308 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052308 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052308 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052309 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052309 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052309 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052309 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052309 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052310 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052310 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[103\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[103\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052310 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052311 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052311 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052311 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052311 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052312 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052312 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052312 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052312 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052313 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052313 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052313 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052313 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052313 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052314 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052314 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[104\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[104\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052315 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052315 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052315 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052315 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052316 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052316 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052316 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052316 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052317 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052317 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052317 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052317 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052318 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052318 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052318 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052318 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[105\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[105\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052319 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052319 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052319 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052319 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052320 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052320 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052320 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052321 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052321 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052321 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052322 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052322 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052323 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052323 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052323 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052324 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[106\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[106\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052324 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052324 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052325 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052325 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052326 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052326 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052326 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052327 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052327 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052328 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052328 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052328 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052329 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052329 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052329 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052330 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[107\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[107\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052330 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052330 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052331 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052331 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052332 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052332 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052332 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052333 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052333 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052333 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052333 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052334 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052334 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052334 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052334 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052335 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[108\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[108\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052335 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052335 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052335 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052336 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052336 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052336 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052336 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052337 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052337 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052337 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052337 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052337 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052338 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052338 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052338 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052338 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[109\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[109\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052339 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052339 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052339 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052339 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052340 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052340 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052340 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052340 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052341 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052341 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052341 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052341 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052342 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052342 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052342 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052342 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[110\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[110\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052343 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052343 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052343 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052343 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052344 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052344 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052344 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052344 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052344 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052345 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052345 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052345 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052345 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052346 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052346 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052346 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[111\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[111\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052346 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052347 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052347 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052347 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052347 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052348 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052348 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052348 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052348 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052349 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052349 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052349 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052349 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052350 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052350 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052350 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[112\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[112\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052350 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052351 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052351 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052351 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052351 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052352 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052352 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052352 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052352 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052353 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052353 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052353 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052353 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052354 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052354 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052354 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[113\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[113\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052354 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052355 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052355 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052355 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052355 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052356 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052356 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052356 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052356 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052357 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052357 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052357 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052357 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052358 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052358 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052358 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[114\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[114\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052358 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052359 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052359 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052359 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052359 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052360 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052360 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052360 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052360 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052361 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052361 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052361 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052361 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052362 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052362 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052362 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[115\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[115\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052362 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052363 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052363 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052363 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052363 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052364 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052364 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052364 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052364 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052365 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052365 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052365 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052365 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052366 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052366 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052366 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[116\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[116\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052366 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052367 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052367 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052367 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052367 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052368 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052368 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052368 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052368 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052369 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052369 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052369 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052369 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052370 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052370 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052370 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[117\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[117\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052370 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052371 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052371 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052371 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052371 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052372 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052372 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052372 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052372 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052373 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052373 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052373 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052373 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052373 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052374 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052374 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[118\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[118\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052374 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052374 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052375 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052376 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052376 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052376 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052377 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052377 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052378 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052378 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052378 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052379 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052379 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052380 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052380 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052380 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[119\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[119\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052381 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052381 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052381 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052382 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052382 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052382 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052383 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052383 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052383 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052384 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052384 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052384 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052384 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052385 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052385 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052385 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[120\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[120\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052385 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052386 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052386 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052386 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052386 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052387 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052387 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052387 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052387 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052388 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052388 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052388 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052388 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052388 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052389 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052389 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[121\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[121\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052389 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052389 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052390 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052390 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052390 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052390 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052391 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052391 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052391 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052391 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052392 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052392 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052392 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052392 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052393 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052393 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[122\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[122\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052393 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052393 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052394 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052394 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052394 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052394 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052395 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052395 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052395 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052396 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052396 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052396 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052396 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052397 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052397 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052397 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[123\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[123\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052397 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052398 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052398 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052398 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052398 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052399 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052399 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052399 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052399 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052400 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052400 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052400 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052400 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052401 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052401 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052401 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[124\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[124\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052401 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052402 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052402 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052402 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052402 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052403 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052403 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052403 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052403 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052404 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052404 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052404 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052404 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052405 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052405 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052405 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[125\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[125\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052405 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052406 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052406 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052406 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052406 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052407 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052407 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052407 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052407 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052408 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052408 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052408 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052408 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052409 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052409 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052409 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[126\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[126\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052409 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052410 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052410 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052410 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052410 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052411 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052411 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052411 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052411 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052412 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052412 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052412 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052413 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052413 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052413 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052413 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[127\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[127\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052414 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052414 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052414 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052415 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052415 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052415 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052415 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052416 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052416 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052417 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052417 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052417 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052418 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052418 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052418 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052418 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[128\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[128\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052419 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052419 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052419 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052419 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052420 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052420 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052420 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052421 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052421 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052421 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052421 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052422 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052422 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052422 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052422 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052423 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[129\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[129\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052423 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052424 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052424 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052424 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052425 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052425 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052426 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052426 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052426 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052427 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052427 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052428 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052428 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052428 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052429 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052429 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[130\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[130\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052429 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052430 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052430 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052430 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052430 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052431 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052431 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052431 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052431 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052432 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052432 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052432 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052432 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052433 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052433 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052433 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[131\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[131\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052434 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052434 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052434 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052435 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052435 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052435 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052435 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052436 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052436 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052436 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052436 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052437 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052437 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052437 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052437 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052438 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[132\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[132\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052438 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052438 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052439 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052439 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052439 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052439 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052440 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052440 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052440 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052440 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052441 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052441 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052442 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052442 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052442 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052443 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[133\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[133\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052443 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052444 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052444 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052444 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052445 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052445 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052446 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052446 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052446 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052447 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052447 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052448 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052448 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052448 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052449 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052449 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[134\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[134\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052450 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052450 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052450 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052451 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052451 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052452 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052452 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052452 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052453 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052453 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052454 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052454 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052455 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052455 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052455 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052456 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[135\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[135\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052456 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052457 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052457 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052457 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052458 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052458 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052459 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052459 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052459 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052460 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052460 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052461 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052461 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052461 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052462 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052462 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[136\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[136\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052463 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052463 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052463 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052464 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052464 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052464 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052465 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052465 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052465 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052465 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052466 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052466 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052466 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052467 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052467 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052467 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[137\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[137\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052467 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052468 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052468 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052468 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052468 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052469 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052469 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052469 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052469 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052470 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052470 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052470 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052471 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052471 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052471 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052471 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[138\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[138\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052472 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052472 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052472 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052472 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052473 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052473 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052473 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052473 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052474 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052474 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052474 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052474 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052475 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052475 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052475 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052476 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[139\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[139\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052476 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052476 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052476 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052477 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052477 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052477 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052477 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052478 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052478 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052479 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052479 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052479 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052479 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052480 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052480 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052480 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[140\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[140\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052480 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052481 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052481 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052481 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052482 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052482 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052482 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052482 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052483 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052483 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052483 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052483 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052484 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052484 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052484 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052485 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[141\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[141\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052485 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052485 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052486 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052486 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052486 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052486 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052487 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052487 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052487 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052487 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052488 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052488 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052488 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052488 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052489 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052489 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[142\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[142\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052489 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052489 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052490 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052490 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052490 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052491 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052491 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052491 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052491 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052492 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052492 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052492 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052492 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052493 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052493 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052493 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[143\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[143\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052494 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052494 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052494 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052494 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052495 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052495 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052495 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052495 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052496 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052496 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052496 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052496 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052497 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052497 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052497 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052497 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[144\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[144\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052498 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052498 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052498 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052499 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052499 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052499 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052499 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052500 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052500 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052500 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052501 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052501 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052501 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052502 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052502 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052503 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[145\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[145\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052503 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052503 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052504 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052504 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052505 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052505 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052506 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052506 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052507 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052507 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052508 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052509 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052509 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052510 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052510 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052510 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[146\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[146\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052511 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052511 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052511 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052511 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052512 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052512 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052512 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052512 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052513 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052513 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052513 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052514 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052514 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052514 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052514 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052515 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[147\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[147\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052515 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052515 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052515 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052516 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052516 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052516 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052516 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052517 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052517 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052517 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052518 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052518 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052518 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052518 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052519 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052519 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[148\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[148\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052519 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052519 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052520 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052520 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052520 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052521 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052521 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052521 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052521 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052522 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052522 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052522 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052522 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052523 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052523 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052523 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[149\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[149\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052523 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052524 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052524 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052524 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052525 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052525 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052525 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052525 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052526 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052526 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052526 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052526 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052527 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052527 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052527 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052527 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[150\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[150\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052528 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052528 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052528 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052529 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052529 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052529 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052529 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052530 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052530 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052530 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052530 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052531 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052531 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052531 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052531 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052532 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[151\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[151\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052532 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052532 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052533 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052533 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052533 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052533 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052534 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052534 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052534 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052535 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052535 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052535 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052536 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052536 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052536 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052537 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[152\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[152\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052537 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052537 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052538 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052538 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052538 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052539 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052539 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052539 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052540 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052540 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052540 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052541 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052541 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052541 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052542 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052542 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[153\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[153\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052543 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052543 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052543 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052544 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052544 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052544 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052544 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052545 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052545 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052545 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052546 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052546 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052546 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052546 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052547 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052547 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[154\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[154\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052547 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052547 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052548 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052548 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052549 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052549 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052550 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052550 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052550 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052551 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052551 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052552 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052552 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052553 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052553 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052553 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[155\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[155\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052554 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052554 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052555 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052555 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052555 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052556 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052556 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052556 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052557 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052557 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052557 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052558 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052558 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052558 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052558 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052559 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[156\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[156\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052559 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052559 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052559 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052560 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052560 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052560 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052560 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052561 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052561 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052561 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052561 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052562 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052562 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052562 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052562 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052563 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[157\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[157\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052563 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052563 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052563 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052564 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052564 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052565 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052565 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052566 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052566 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052567 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052567 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052567 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052568 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052568 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052569 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052569 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[158\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[158\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052569 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052570 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052570 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052571 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052571 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052572 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052572 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052572 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052573 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052573 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052574 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052574 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052574 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052575 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052576 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052576 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[159\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[159\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052577 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052577 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052578 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052578 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052578 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052579 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052579 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052580 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052580 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052581 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052581 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052581 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052582 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052582 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052583 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052583 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[160\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[160\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052584 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052584 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052584 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052585 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052585 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052586 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052586 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052586 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052587 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052587 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052588 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052588 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052589 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052589 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052589 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052590 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[161\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[161\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052590 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052591 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052591 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052592 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052592 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052592 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052593 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052593 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052594 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052594 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052594 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052595 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052595 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052596 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052596 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052597 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[162\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[162\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052597 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052597 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052598 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052598 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052599 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052599 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052599 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052600 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052600 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052600 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052601 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052601 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052602 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052602 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052602 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052603 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[163\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[163\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052603 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052604 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052604 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052605 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052605 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052605 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052606 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052606 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052606 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052606 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052607 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052607 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052608 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052608 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052608 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052609 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[164\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[164\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052609 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052609 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052609 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052610 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052610 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052610 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052611 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052611 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052611 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052611 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052612 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052612 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052612 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052612 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052613 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052613 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[165\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[165\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052613 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052614 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052614 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052614 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052614 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052615 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052615 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052615 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052615 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052616 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052616 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052616 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052616 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052617 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052617 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052617 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[166\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[166\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052618 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052618 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052618 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052618 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052619 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052619 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052619 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052619 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052620 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052620 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052620 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052620 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052621 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052621 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052621 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052622 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[167\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[167\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052622 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052622 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052622 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052623 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052623 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052623 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052623 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052624 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052624 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052624 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052624 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052625 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052625 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052625 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052626 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052626 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[168\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[168\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052626 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052627 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052627 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052628 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052628 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052628 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052629 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052629 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052629 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052629 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052630 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052630 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052630 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052630 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052631 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052631 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[169\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[169\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052631 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052632 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052632 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052632 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052632 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052633 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052633 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052633 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052633 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052634 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052634 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052634 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052635 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052635 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052635 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052635 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[170\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[170\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052636 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052636 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052636 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052636 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052637 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052637 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052638 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052638 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052638 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052639 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052639 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052640 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052640 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052641 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052641 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052642 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[171\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[171\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052642 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052642 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052643 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052643 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052644 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052644 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052644 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052645 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052645 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052645 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052645 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052646 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052646 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052646 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052647 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052647 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[172\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[172\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052647 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052647 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052648 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052648 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052649 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052649 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052650 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052650 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052650 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052651 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052651 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052652 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052652 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052653 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052653 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052653 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[173\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[173\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052654 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052654 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052655 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052655 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052656 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052656 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052656 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052657 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052657 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052658 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052658 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052658 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052659 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052659 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052659 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052660 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[174\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[174\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052660 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052660 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052660 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052661 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052661 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052662 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052662 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052663 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052663 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052663 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052664 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052664 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052665 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052665 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052666 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052666 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[175\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[175\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052666 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052667 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052667 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052667 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052668 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052668 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052668 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052668 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052669 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052669 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052669 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052670 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052670 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052670 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052670 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052671 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[176\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[176\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052671 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052671 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052671 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052672 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052672 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052672 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052673 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052673 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052673 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052674 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052674 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052674 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052674 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052675 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052675 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052676 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[177\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[177\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052676 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052676 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052676 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052677 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052677 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052677 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052678 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052678 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052678 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052678 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052679 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052679 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052679 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052680 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052680 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052680 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[178\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[178\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052680 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052681 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052681 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052681 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052682 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052682 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052682 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052682 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052683 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052683 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052683 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052684 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052684 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052684 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052684 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052685 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[179\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[179\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052685 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052686 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052686 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052687 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052687 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052687 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052688 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052688 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052688 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052689 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052689 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052689 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052690 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052690 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052690 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052690 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[180\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[180\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052691 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052691 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052691 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052692 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052692 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052692 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052692 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052693 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052693 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052693 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052694 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052694 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052694 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052694 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052695 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052695 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[181\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[181\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052695 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052696 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052696 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052696 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052696 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052697 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052697 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052697 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052697 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052698 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052698 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052698 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052699 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052699 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052699 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052699 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[182\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[182\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052700 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052700 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052700 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052701 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052701 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052701 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052701 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052702 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052702 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052702 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052703 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052703 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052703 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052703 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052704 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052704 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[183\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[183\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052704 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052705 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052705 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052705 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052705 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052706 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052706 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052707 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052707 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052707 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052708 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052708 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052708 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052708 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052709 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052709 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[184\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[184\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052709 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052710 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052710 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052710 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052711 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052711 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052711 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052711 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052712 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052712 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052712 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052713 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052713 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052713 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052713 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052714 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[185\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[185\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052714 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052714 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052715 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052715 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052715 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052715 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052716 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052716 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052716 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052717 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052717 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052717 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052717 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052718 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052718 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052718 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[186\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[186\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052718 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052719 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052719 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052719 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052720 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052720 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052721 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052721 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052722 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052722 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052723 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052723 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052723 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052724 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052724 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052724 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[187\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[187\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052724 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052725 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052725 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052725 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052726 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052726 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052726 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052727 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052727 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052727 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052727 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052728 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052728 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052728 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052729 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052729 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[188\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[188\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052729 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052729 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052730 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052730 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052730 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052731 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052731 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052731 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052731 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052732 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052732 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052732 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052733 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052733 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052733 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052733 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[189\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[189\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052734 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052734 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052734 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052735 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052735 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052736 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052736 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052737 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052737 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052737 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052738 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052738 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052739 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052739 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052739 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052740 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[190\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[190\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052740 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052740 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052741 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052741 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052741 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052741 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052742 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052742 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052742 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052743 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052743 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052743 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052743 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052744 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052744 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052744 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[191\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[191\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052745 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052745 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052745 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052745 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052746 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052746 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052746 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052747 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052747 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052747 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052747 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052748 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052748 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052748 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052749 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052749 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[192\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[192\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052749 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052749 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052750 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052750 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052750 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052751 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052751 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052751 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052751 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052752 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052752 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052752 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052753 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052753 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052754 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052754 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[193\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[193\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052755 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052755 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052755 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052756 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052756 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052757 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052757 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052758 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052758 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052759 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052759 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052759 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052760 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052760 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052760 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052761 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[194\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[194\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052761 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052762 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052762 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052762 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052763 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052763 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052764 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052764 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052765 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052765 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052765 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052766 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052766 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052767 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052767 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052767 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[195\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[195\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052768 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052768 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052769 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052769 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052769 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052770 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052770 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052770 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052771 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052772 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[196\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[196\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052773 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052774 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052775 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052776 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052776 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052776 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[197\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[197\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052777 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052778 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052779 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052780 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052781 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[198\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[198\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052782 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052783 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052784 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052785 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052786 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052787 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[199\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[199\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052788 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052789 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052790 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052791 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052792 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[200\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[200\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052793 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052794 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052795 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052796 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052797 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052797 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052797 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[201\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[201\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052798 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052799 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052800 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052801 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052802 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052802 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[202\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[202\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052803 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052804 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052804 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052805 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052806 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052806 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052807 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052808 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052809 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[203\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[203\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052810 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052811 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052812 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052813 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052814 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[204\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[204\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052815 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052816 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052817 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052818 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052819 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[205\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[205\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052820 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052821 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052822 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052823 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052824 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052825 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052826 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052827 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[206\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[206\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052828 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052829 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052830 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052831 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052832 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052833 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052834 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[207\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[207\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052835 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052836 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052837 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052838 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052839 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[208\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[208\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052840 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052841 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052842 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052843 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052844 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052845 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052846 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052847 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[209\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[209\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052848 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052849 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052850 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052851 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052852 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052853 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052854 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[210\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[210\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052855 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052856 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052857 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052858 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052859 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052860 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052861 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052862 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[211\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[211\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052863 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052864 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052865 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052866 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052867 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052868 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052869 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052870 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[212\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[212\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052871 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052872 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052873 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052874 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052875 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052876 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052877 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[213\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[213\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052878 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052879 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052880 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052881 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052882 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052883 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052884 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[214\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[214\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052885 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052886 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052887 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052888 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052889 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[215\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[215\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052890 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052891 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052892 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052893 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052894 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052895 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[216\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[216\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052896 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052897 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052898 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052899 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[217\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[217\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052900 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052901 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052902 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052903 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052904 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052905 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[218\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[218\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052910 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052911 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052912 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052913 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052914 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052915 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052916 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[219\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[219\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052917 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052918 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052919 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052920 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052921 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[220\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[220\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052922 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052923 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052924 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052925 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052926 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[221\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[221\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052927 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052928 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052929 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052930 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[222\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[222\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052931 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052932 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052933 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052934 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052935 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[223\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[223\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052936 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052937 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052938 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052939 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052940 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[224\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[224\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052941 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052942 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052943 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052944 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052945 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052946 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[225\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[225\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052947 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052948 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052949 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052950 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[226\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[226\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052951 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052952 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052953 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052954 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052955 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[227\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[227\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052956 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052957 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052958 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052959 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052960 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[228\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[228\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052961 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052962 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052963 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052964 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052965 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[229\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[229\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052966 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052967 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052968 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052969 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052970 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[230\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[230\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052971 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052972 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052973 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052974 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052975 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[231\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[231\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052976 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052977 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052978 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052979 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052980 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[232\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[232\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052981 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052982 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052983 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052984 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052985 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[233\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[233\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052986 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052987 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052988 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052989 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052990 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[234\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[234\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052991 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052992 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052993 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052994 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052995 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[235\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[235\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052996 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052997 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052998 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269052999 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053000 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[236\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[236\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053001 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053002 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053003 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053004 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053005 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053006 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[237\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[237\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053007 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053008 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053009 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053010 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053011 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[238\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[238\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053012 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053013 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053014 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053015 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053016 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[239\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[239\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053017 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053018 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053019 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053020 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053021 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[240\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[240\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053022 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053023 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053024 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053025 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053026 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[241\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[241\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053027 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053028 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053029 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053030 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053031 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[242\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[242\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053032 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053033 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053034 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053035 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053036 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[243\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[243\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053037 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053038 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053039 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053040 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053041 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053041 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053041 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053042 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053042 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053042 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[244\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[244\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053043 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053044 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053045 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053046 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053047 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[245\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[245\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053048 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053049 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053050 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053051 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053052 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053053 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[246\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[246\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053054 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053055 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053056 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053056 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053057 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053058 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053059 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053060 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053061 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053061 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053062 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053062 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[247\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[247\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053063 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053063 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053064 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053064 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053065 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053066 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053067 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053068 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053069 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053070 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053070 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[248\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[248\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053071 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053072 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053073 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053074 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053075 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053076 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053077 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053078 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[249\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[249\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053079 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053080 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053081 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053082 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053083 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053084 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053085 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[250\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[250\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053086 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053087 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053088 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053089 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053090 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053091 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053092 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[251\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[251\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053093 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053094 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053095 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053096 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053097 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053097 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053097 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[252\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[252\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053098 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053099 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053100 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053101 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053102 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053102 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053103 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053103 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053104 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[253\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[253\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053105 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053106 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053106 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053107 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053107 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053108 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053109 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053110 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[254\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[254\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053111 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[0\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[1\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[2\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053112 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[3\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[4\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[5\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053113 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[6\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[7\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[8\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053114 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[9\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[10\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[11\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053115 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[12\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[13\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[14\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053116 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[255\]\[15\] cache_controller.v(57) " "Inferred latch for \"data2\[255\]\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\] cache_controller.v(57) " "Inferred latch for \"data1\[0\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\] cache_controller.v(57) " "Inferred latch for \"data1\[1\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\] cache_controller.v(57) " "Inferred latch for \"data1\[2\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053117 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\] cache_controller.v(57) " "Inferred latch for \"data1\[3\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\] cache_controller.v(57) " "Inferred latch for \"data1\[4\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\] cache_controller.v(57) " "Inferred latch for \"data1\[5\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053118 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\] cache_controller.v(57) " "Inferred latch for \"data1\[6\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\] cache_controller.v(57) " "Inferred latch for \"data1\[7\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\] cache_controller.v(57) " "Inferred latch for \"data1\[8\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053119 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\] cache_controller.v(57) " "Inferred latch for \"data1\[9\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\] cache_controller.v(57) " "Inferred latch for \"data1\[10\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\] cache_controller.v(57) " "Inferred latch for \"data1\[11\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\] cache_controller.v(57) " "Inferred latch for \"data1\[12\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053120 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\] cache_controller.v(57) " "Inferred latch for \"data1\[13\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\] cache_controller.v(57) " "Inferred latch for \"data1\[14\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053121 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\] cache_controller.v(57) " "Inferred latch for \"data1\[15\]\" at cache_controller.v(57)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053122 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[0\] cache_controller.v(53) " "Inferred latch for \"LRU2\[0\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[1\] cache_controller.v(53) " "Inferred latch for \"LRU2\[1\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[2\] cache_controller.v(53) " "Inferred latch for \"LRU2\[2\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[3\] cache_controller.v(53) " "Inferred latch for \"LRU2\[3\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053130 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[4\] cache_controller.v(53) " "Inferred latch for \"LRU2\[4\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[5\] cache_controller.v(53) " "Inferred latch for \"LRU2\[5\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[6\] cache_controller.v(53) " "Inferred latch for \"LRU2\[6\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[7\] cache_controller.v(53) " "Inferred latch for \"LRU2\[7\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[8\] cache_controller.v(53) " "Inferred latch for \"LRU2\[8\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[9\] cache_controller.v(53) " "Inferred latch for \"LRU2\[9\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053131 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[10\] cache_controller.v(53) " "Inferred latch for \"LRU2\[10\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[11\] cache_controller.v(53) " "Inferred latch for \"LRU2\[11\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[12\] cache_controller.v(53) " "Inferred latch for \"LRU2\[12\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[13\] cache_controller.v(53) " "Inferred latch for \"LRU2\[13\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[14\] cache_controller.v(53) " "Inferred latch for \"LRU2\[14\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053132 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[15\] cache_controller.v(53) " "Inferred latch for \"LRU2\[15\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[16\] cache_controller.v(53) " "Inferred latch for \"LRU2\[16\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[17\] cache_controller.v(53) " "Inferred latch for \"LRU2\[17\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[18\] cache_controller.v(53) " "Inferred latch for \"LRU2\[18\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[19\] cache_controller.v(53) " "Inferred latch for \"LRU2\[19\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[20\] cache_controller.v(53) " "Inferred latch for \"LRU2\[20\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053133 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[21\] cache_controller.v(53) " "Inferred latch for \"LRU2\[21\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[22\] cache_controller.v(53) " "Inferred latch for \"LRU2\[22\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[23\] cache_controller.v(53) " "Inferred latch for \"LRU2\[23\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[24\] cache_controller.v(53) " "Inferred latch for \"LRU2\[24\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[25\] cache_controller.v(53) " "Inferred latch for \"LRU2\[25\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[26\] cache_controller.v(53) " "Inferred latch for \"LRU2\[26\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053134 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[27\] cache_controller.v(53) " "Inferred latch for \"LRU2\[27\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[28\] cache_controller.v(53) " "Inferred latch for \"LRU2\[28\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[29\] cache_controller.v(53) " "Inferred latch for \"LRU2\[29\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[30\] cache_controller.v(53) " "Inferred latch for \"LRU2\[30\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[31\] cache_controller.v(53) " "Inferred latch for \"LRU2\[31\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[32\] cache_controller.v(53) " "Inferred latch for \"LRU2\[32\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053135 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[33\] cache_controller.v(53) " "Inferred latch for \"LRU2\[33\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[34\] cache_controller.v(53) " "Inferred latch for \"LRU2\[34\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[35\] cache_controller.v(53) " "Inferred latch for \"LRU2\[35\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[36\] cache_controller.v(53) " "Inferred latch for \"LRU2\[36\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[37\] cache_controller.v(53) " "Inferred latch for \"LRU2\[37\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[38\] cache_controller.v(53) " "Inferred latch for \"LRU2\[38\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053136 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[39\] cache_controller.v(53) " "Inferred latch for \"LRU2\[39\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[40\] cache_controller.v(53) " "Inferred latch for \"LRU2\[40\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[41\] cache_controller.v(53) " "Inferred latch for \"LRU2\[41\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[42\] cache_controller.v(53) " "Inferred latch for \"LRU2\[42\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[43\] cache_controller.v(53) " "Inferred latch for \"LRU2\[43\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[44\] cache_controller.v(53) " "Inferred latch for \"LRU2\[44\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053137 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[45\] cache_controller.v(53) " "Inferred latch for \"LRU2\[45\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[46\] cache_controller.v(53) " "Inferred latch for \"LRU2\[46\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[47\] cache_controller.v(53) " "Inferred latch for \"LRU2\[47\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[48\] cache_controller.v(53) " "Inferred latch for \"LRU2\[48\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[49\] cache_controller.v(53) " "Inferred latch for \"LRU2\[49\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053138 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[50\] cache_controller.v(53) " "Inferred latch for \"LRU2\[50\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[51\] cache_controller.v(53) " "Inferred latch for \"LRU2\[51\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[52\] cache_controller.v(53) " "Inferred latch for \"LRU2\[52\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[53\] cache_controller.v(53) " "Inferred latch for \"LRU2\[53\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[54\] cache_controller.v(53) " "Inferred latch for \"LRU2\[54\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[55\] cache_controller.v(53) " "Inferred latch for \"LRU2\[55\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053139 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[56\] cache_controller.v(53) " "Inferred latch for \"LRU2\[56\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[57\] cache_controller.v(53) " "Inferred latch for \"LRU2\[57\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[58\] cache_controller.v(53) " "Inferred latch for \"LRU2\[58\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[59\] cache_controller.v(53) " "Inferred latch for \"LRU2\[59\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[60\] cache_controller.v(53) " "Inferred latch for \"LRU2\[60\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[61\] cache_controller.v(53) " "Inferred latch for \"LRU2\[61\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053140 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[62\] cache_controller.v(53) " "Inferred latch for \"LRU2\[62\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[63\] cache_controller.v(53) " "Inferred latch for \"LRU2\[63\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[64\] cache_controller.v(53) " "Inferred latch for \"LRU2\[64\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[65\] cache_controller.v(53) " "Inferred latch for \"LRU2\[65\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[66\] cache_controller.v(53) " "Inferred latch for \"LRU2\[66\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[67\] cache_controller.v(53) " "Inferred latch for \"LRU2\[67\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053141 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[68\] cache_controller.v(53) " "Inferred latch for \"LRU2\[68\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[69\] cache_controller.v(53) " "Inferred latch for \"LRU2\[69\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[70\] cache_controller.v(53) " "Inferred latch for \"LRU2\[70\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[71\] cache_controller.v(53) " "Inferred latch for \"LRU2\[71\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[72\] cache_controller.v(53) " "Inferred latch for \"LRU2\[72\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[73\] cache_controller.v(53) " "Inferred latch for \"LRU2\[73\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053142 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[74\] cache_controller.v(53) " "Inferred latch for \"LRU2\[74\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[75\] cache_controller.v(53) " "Inferred latch for \"LRU2\[75\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[76\] cache_controller.v(53) " "Inferred latch for \"LRU2\[76\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[77\] cache_controller.v(53) " "Inferred latch for \"LRU2\[77\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[78\] cache_controller.v(53) " "Inferred latch for \"LRU2\[78\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[79\] cache_controller.v(53) " "Inferred latch for \"LRU2\[79\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053143 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[80\] cache_controller.v(53) " "Inferred latch for \"LRU2\[80\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[81\] cache_controller.v(53) " "Inferred latch for \"LRU2\[81\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[82\] cache_controller.v(53) " "Inferred latch for \"LRU2\[82\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[83\] cache_controller.v(53) " "Inferred latch for \"LRU2\[83\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[84\] cache_controller.v(53) " "Inferred latch for \"LRU2\[84\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[85\] cache_controller.v(53) " "Inferred latch for \"LRU2\[85\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053144 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[86\] cache_controller.v(53) " "Inferred latch for \"LRU2\[86\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[87\] cache_controller.v(53) " "Inferred latch for \"LRU2\[87\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[88\] cache_controller.v(53) " "Inferred latch for \"LRU2\[88\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[89\] cache_controller.v(53) " "Inferred latch for \"LRU2\[89\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[90\] cache_controller.v(53) " "Inferred latch for \"LRU2\[90\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[91\] cache_controller.v(53) " "Inferred latch for \"LRU2\[91\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053145 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[92\] cache_controller.v(53) " "Inferred latch for \"LRU2\[92\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[93\] cache_controller.v(53) " "Inferred latch for \"LRU2\[93\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[94\] cache_controller.v(53) " "Inferred latch for \"LRU2\[94\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[95\] cache_controller.v(53) " "Inferred latch for \"LRU2\[95\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[96\] cache_controller.v(53) " "Inferred latch for \"LRU2\[96\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053146 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[97\] cache_controller.v(53) " "Inferred latch for \"LRU2\[97\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[98\] cache_controller.v(53) " "Inferred latch for \"LRU2\[98\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[99\] cache_controller.v(53) " "Inferred latch for \"LRU2\[99\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[100\] cache_controller.v(53) " "Inferred latch for \"LRU2\[100\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[101\] cache_controller.v(53) " "Inferred latch for \"LRU2\[101\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[102\] cache_controller.v(53) " "Inferred latch for \"LRU2\[102\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053147 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[103\] cache_controller.v(53) " "Inferred latch for \"LRU2\[103\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[104\] cache_controller.v(53) " "Inferred latch for \"LRU2\[104\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[105\] cache_controller.v(53) " "Inferred latch for \"LRU2\[105\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[106\] cache_controller.v(53) " "Inferred latch for \"LRU2\[106\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[107\] cache_controller.v(53) " "Inferred latch for \"LRU2\[107\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[108\] cache_controller.v(53) " "Inferred latch for \"LRU2\[108\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053148 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[109\] cache_controller.v(53) " "Inferred latch for \"LRU2\[109\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[110\] cache_controller.v(53) " "Inferred latch for \"LRU2\[110\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[111\] cache_controller.v(53) " "Inferred latch for \"LRU2\[111\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[112\] cache_controller.v(53) " "Inferred latch for \"LRU2\[112\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[113\] cache_controller.v(53) " "Inferred latch for \"LRU2\[113\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053149 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[114\] cache_controller.v(53) " "Inferred latch for \"LRU2\[114\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[115\] cache_controller.v(53) " "Inferred latch for \"LRU2\[115\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[116\] cache_controller.v(53) " "Inferred latch for \"LRU2\[116\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[117\] cache_controller.v(53) " "Inferred latch for \"LRU2\[117\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[118\] cache_controller.v(53) " "Inferred latch for \"LRU2\[118\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[119\] cache_controller.v(53) " "Inferred latch for \"LRU2\[119\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053150 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[120\] cache_controller.v(53) " "Inferred latch for \"LRU2\[120\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[121\] cache_controller.v(53) " "Inferred latch for \"LRU2\[121\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[122\] cache_controller.v(53) " "Inferred latch for \"LRU2\[122\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[123\] cache_controller.v(53) " "Inferred latch for \"LRU2\[123\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[124\] cache_controller.v(53) " "Inferred latch for \"LRU2\[124\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[125\] cache_controller.v(53) " "Inferred latch for \"LRU2\[125\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053151 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[126\] cache_controller.v(53) " "Inferred latch for \"LRU2\[126\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[127\] cache_controller.v(53) " "Inferred latch for \"LRU2\[127\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[128\] cache_controller.v(53) " "Inferred latch for \"LRU2\[128\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053152 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[129\] cache_controller.v(53) " "Inferred latch for \"LRU2\[129\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[130\] cache_controller.v(53) " "Inferred latch for \"LRU2\[130\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[131\] cache_controller.v(53) " "Inferred latch for \"LRU2\[131\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[132\] cache_controller.v(53) " "Inferred latch for \"LRU2\[132\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053153 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[133\] cache_controller.v(53) " "Inferred latch for \"LRU2\[133\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[134\] cache_controller.v(53) " "Inferred latch for \"LRU2\[134\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[135\] cache_controller.v(53) " "Inferred latch for \"LRU2\[135\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053154 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[136\] cache_controller.v(53) " "Inferred latch for \"LRU2\[136\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[137\] cache_controller.v(53) " "Inferred latch for \"LRU2\[137\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[138\] cache_controller.v(53) " "Inferred latch for \"LRU2\[138\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[139\] cache_controller.v(53) " "Inferred latch for \"LRU2\[139\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053155 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[140\] cache_controller.v(53) " "Inferred latch for \"LRU2\[140\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[141\] cache_controller.v(53) " "Inferred latch for \"LRU2\[141\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[142\] cache_controller.v(53) " "Inferred latch for \"LRU2\[142\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053156 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[143\] cache_controller.v(53) " "Inferred latch for \"LRU2\[143\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[144\] cache_controller.v(53) " "Inferred latch for \"LRU2\[144\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[145\] cache_controller.v(53) " "Inferred latch for \"LRU2\[145\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[146\] cache_controller.v(53) " "Inferred latch for \"LRU2\[146\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053157 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[147\] cache_controller.v(53) " "Inferred latch for \"LRU2\[147\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[148\] cache_controller.v(53) " "Inferred latch for \"LRU2\[148\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[149\] cache_controller.v(53) " "Inferred latch for \"LRU2\[149\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[150\] cache_controller.v(53) " "Inferred latch for \"LRU2\[150\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[151\] cache_controller.v(53) " "Inferred latch for \"LRU2\[151\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[152\] cache_controller.v(53) " "Inferred latch for \"LRU2\[152\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053158 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[153\] cache_controller.v(53) " "Inferred latch for \"LRU2\[153\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[154\] cache_controller.v(53) " "Inferred latch for \"LRU2\[154\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[155\] cache_controller.v(53) " "Inferred latch for \"LRU2\[155\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[156\] cache_controller.v(53) " "Inferred latch for \"LRU2\[156\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[157\] cache_controller.v(53) " "Inferred latch for \"LRU2\[157\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[158\] cache_controller.v(53) " "Inferred latch for \"LRU2\[158\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053159 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[159\] cache_controller.v(53) " "Inferred latch for \"LRU2\[159\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[160\] cache_controller.v(53) " "Inferred latch for \"LRU2\[160\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[161\] cache_controller.v(53) " "Inferred latch for \"LRU2\[161\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[162\] cache_controller.v(53) " "Inferred latch for \"LRU2\[162\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[163\] cache_controller.v(53) " "Inferred latch for \"LRU2\[163\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[164\] cache_controller.v(53) " "Inferred latch for \"LRU2\[164\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053160 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[165\] cache_controller.v(53) " "Inferred latch for \"LRU2\[165\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[166\] cache_controller.v(53) " "Inferred latch for \"LRU2\[166\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[167\] cache_controller.v(53) " "Inferred latch for \"LRU2\[167\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[168\] cache_controller.v(53) " "Inferred latch for \"LRU2\[168\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[169\] cache_controller.v(53) " "Inferred latch for \"LRU2\[169\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[170\] cache_controller.v(53) " "Inferred latch for \"LRU2\[170\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053161 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[171\] cache_controller.v(53) " "Inferred latch for \"LRU2\[171\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[172\] cache_controller.v(53) " "Inferred latch for \"LRU2\[172\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[173\] cache_controller.v(53) " "Inferred latch for \"LRU2\[173\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[174\] cache_controller.v(53) " "Inferred latch for \"LRU2\[174\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[175\] cache_controller.v(53) " "Inferred latch for \"LRU2\[175\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[176\] cache_controller.v(53) " "Inferred latch for \"LRU2\[176\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053162 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[177\] cache_controller.v(53) " "Inferred latch for \"LRU2\[177\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[178\] cache_controller.v(53) " "Inferred latch for \"LRU2\[178\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[179\] cache_controller.v(53) " "Inferred latch for \"LRU2\[179\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[180\] cache_controller.v(53) " "Inferred latch for \"LRU2\[180\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[181\] cache_controller.v(53) " "Inferred latch for \"LRU2\[181\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[182\] cache_controller.v(53) " "Inferred latch for \"LRU2\[182\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053163 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[183\] cache_controller.v(53) " "Inferred latch for \"LRU2\[183\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[184\] cache_controller.v(53) " "Inferred latch for \"LRU2\[184\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[185\] cache_controller.v(53) " "Inferred latch for \"LRU2\[185\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[186\] cache_controller.v(53) " "Inferred latch for \"LRU2\[186\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[187\] cache_controller.v(53) " "Inferred latch for \"LRU2\[187\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[188\] cache_controller.v(53) " "Inferred latch for \"LRU2\[188\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053164 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[189\] cache_controller.v(53) " "Inferred latch for \"LRU2\[189\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[190\] cache_controller.v(53) " "Inferred latch for \"LRU2\[190\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[191\] cache_controller.v(53) " "Inferred latch for \"LRU2\[191\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[192\] cache_controller.v(53) " "Inferred latch for \"LRU2\[192\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[193\] cache_controller.v(53) " "Inferred latch for \"LRU2\[193\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[194\] cache_controller.v(53) " "Inferred latch for \"LRU2\[194\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053165 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[195\] cache_controller.v(53) " "Inferred latch for \"LRU2\[195\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[196\] cache_controller.v(53) " "Inferred latch for \"LRU2\[196\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[197\] cache_controller.v(53) " "Inferred latch for \"LRU2\[197\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[198\] cache_controller.v(53) " "Inferred latch for \"LRU2\[198\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[199\] cache_controller.v(53) " "Inferred latch for \"LRU2\[199\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[200\] cache_controller.v(53) " "Inferred latch for \"LRU2\[200\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053166 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[201\] cache_controller.v(53) " "Inferred latch for \"LRU2\[201\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[202\] cache_controller.v(53) " "Inferred latch for \"LRU2\[202\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[203\] cache_controller.v(53) " "Inferred latch for \"LRU2\[203\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[204\] cache_controller.v(53) " "Inferred latch for \"LRU2\[204\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[205\] cache_controller.v(53) " "Inferred latch for \"LRU2\[205\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[206\] cache_controller.v(53) " "Inferred latch for \"LRU2\[206\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053167 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[207\] cache_controller.v(53) " "Inferred latch for \"LRU2\[207\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[208\] cache_controller.v(53) " "Inferred latch for \"LRU2\[208\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[209\] cache_controller.v(53) " "Inferred latch for \"LRU2\[209\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[210\] cache_controller.v(53) " "Inferred latch for \"LRU2\[210\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[211\] cache_controller.v(53) " "Inferred latch for \"LRU2\[211\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[212\] cache_controller.v(53) " "Inferred latch for \"LRU2\[212\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053168 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[213\] cache_controller.v(53) " "Inferred latch for \"LRU2\[213\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[214\] cache_controller.v(53) " "Inferred latch for \"LRU2\[214\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[215\] cache_controller.v(53) " "Inferred latch for \"LRU2\[215\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[216\] cache_controller.v(53) " "Inferred latch for \"LRU2\[216\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[217\] cache_controller.v(53) " "Inferred latch for \"LRU2\[217\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[218\] cache_controller.v(53) " "Inferred latch for \"LRU2\[218\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053169 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[219\] cache_controller.v(53) " "Inferred latch for \"LRU2\[219\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[220\] cache_controller.v(53) " "Inferred latch for \"LRU2\[220\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[221\] cache_controller.v(53) " "Inferred latch for \"LRU2\[221\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[222\] cache_controller.v(53) " "Inferred latch for \"LRU2\[222\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[223\] cache_controller.v(53) " "Inferred latch for \"LRU2\[223\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053170 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[224\] cache_controller.v(53) " "Inferred latch for \"LRU2\[224\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[225\] cache_controller.v(53) " "Inferred latch for \"LRU2\[225\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[226\] cache_controller.v(53) " "Inferred latch for \"LRU2\[226\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[227\] cache_controller.v(53) " "Inferred latch for \"LRU2\[227\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[228\] cache_controller.v(53) " "Inferred latch for \"LRU2\[228\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053171 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[229\] cache_controller.v(53) " "Inferred latch for \"LRU2\[229\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[230\] cache_controller.v(53) " "Inferred latch for \"LRU2\[230\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[231\] cache_controller.v(53) " "Inferred latch for \"LRU2\[231\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[232\] cache_controller.v(53) " "Inferred latch for \"LRU2\[232\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[233\] cache_controller.v(53) " "Inferred latch for \"LRU2\[233\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053172 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[234\] cache_controller.v(53) " "Inferred latch for \"LRU2\[234\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[235\] cache_controller.v(53) " "Inferred latch for \"LRU2\[235\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[236\] cache_controller.v(53) " "Inferred latch for \"LRU2\[236\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[237\] cache_controller.v(53) " "Inferred latch for \"LRU2\[237\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[238\] cache_controller.v(53) " "Inferred latch for \"LRU2\[238\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053173 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[239\] cache_controller.v(53) " "Inferred latch for \"LRU2\[239\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[240\] cache_controller.v(53) " "Inferred latch for \"LRU2\[240\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[241\] cache_controller.v(53) " "Inferred latch for \"LRU2\[241\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[242\] cache_controller.v(53) " "Inferred latch for \"LRU2\[242\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[243\] cache_controller.v(53) " "Inferred latch for \"LRU2\[243\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053174 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[244\] cache_controller.v(53) " "Inferred latch for \"LRU2\[244\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[245\] cache_controller.v(53) " "Inferred latch for \"LRU2\[245\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[246\] cache_controller.v(53) " "Inferred latch for \"LRU2\[246\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[247\] cache_controller.v(53) " "Inferred latch for \"LRU2\[247\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[248\] cache_controller.v(53) " "Inferred latch for \"LRU2\[248\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053175 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[249\] cache_controller.v(53) " "Inferred latch for \"LRU2\[249\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[250\] cache_controller.v(53) " "Inferred latch for \"LRU2\[250\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[251\] cache_controller.v(53) " "Inferred latch for \"LRU2\[251\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053176 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[252\] cache_controller.v(53) " "Inferred latch for \"LRU2\[252\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[253\] cache_controller.v(53) " "Inferred latch for \"LRU2\[253\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[254\] cache_controller.v(53) " "Inferred latch for \"LRU2\[254\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU2\[255\] cache_controller.v(53) " "Inferred latch for \"LRU2\[255\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[0\] cache_controller.v(53) " "Inferred latch for \"LRU1\[0\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[1\] cache_controller.v(53) " "Inferred latch for \"LRU1\[1\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053177 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[2\] cache_controller.v(53) " "Inferred latch for \"LRU1\[2\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[3\] cache_controller.v(53) " "Inferred latch for \"LRU1\[3\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[4\] cache_controller.v(53) " "Inferred latch for \"LRU1\[4\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[5\] cache_controller.v(53) " "Inferred latch for \"LRU1\[5\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[6\] cache_controller.v(53) " "Inferred latch for \"LRU1\[6\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053178 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[7\] cache_controller.v(53) " "Inferred latch for \"LRU1\[7\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[8\] cache_controller.v(53) " "Inferred latch for \"LRU1\[8\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[9\] cache_controller.v(53) " "Inferred latch for \"LRU1\[9\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[10\] cache_controller.v(53) " "Inferred latch for \"LRU1\[10\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[11\] cache_controller.v(53) " "Inferred latch for \"LRU1\[11\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[12\] cache_controller.v(53) " "Inferred latch for \"LRU1\[12\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053179 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[13\] cache_controller.v(53) " "Inferred latch for \"LRU1\[13\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[14\] cache_controller.v(53) " "Inferred latch for \"LRU1\[14\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[15\] cache_controller.v(53) " "Inferred latch for \"LRU1\[15\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[16\] cache_controller.v(53) " "Inferred latch for \"LRU1\[16\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[17\] cache_controller.v(53) " "Inferred latch for \"LRU1\[17\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[18\] cache_controller.v(53) " "Inferred latch for \"LRU1\[18\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053180 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[19\] cache_controller.v(53) " "Inferred latch for \"LRU1\[19\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[20\] cache_controller.v(53) " "Inferred latch for \"LRU1\[20\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[21\] cache_controller.v(53) " "Inferred latch for \"LRU1\[21\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[22\] cache_controller.v(53) " "Inferred latch for \"LRU1\[22\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[23\] cache_controller.v(53) " "Inferred latch for \"LRU1\[23\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[24\] cache_controller.v(53) " "Inferred latch for \"LRU1\[24\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053181 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[25\] cache_controller.v(53) " "Inferred latch for \"LRU1\[25\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[26\] cache_controller.v(53) " "Inferred latch for \"LRU1\[26\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[27\] cache_controller.v(53) " "Inferred latch for \"LRU1\[27\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[28\] cache_controller.v(53) " "Inferred latch for \"LRU1\[28\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[29\] cache_controller.v(53) " "Inferred latch for \"LRU1\[29\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053182 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[30\] cache_controller.v(53) " "Inferred latch for \"LRU1\[30\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[31\] cache_controller.v(53) " "Inferred latch for \"LRU1\[31\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[32\] cache_controller.v(53) " "Inferred latch for \"LRU1\[32\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[33\] cache_controller.v(53) " "Inferred latch for \"LRU1\[33\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[34\] cache_controller.v(53) " "Inferred latch for \"LRU1\[34\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[35\] cache_controller.v(53) " "Inferred latch for \"LRU1\[35\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053183 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[36\] cache_controller.v(53) " "Inferred latch for \"LRU1\[36\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[37\] cache_controller.v(53) " "Inferred latch for \"LRU1\[37\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[38\] cache_controller.v(53) " "Inferred latch for \"LRU1\[38\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[39\] cache_controller.v(53) " "Inferred latch for \"LRU1\[39\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[40\] cache_controller.v(53) " "Inferred latch for \"LRU1\[40\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[41\] cache_controller.v(53) " "Inferred latch for \"LRU1\[41\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053184 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[42\] cache_controller.v(53) " "Inferred latch for \"LRU1\[42\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[43\] cache_controller.v(53) " "Inferred latch for \"LRU1\[43\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[44\] cache_controller.v(53) " "Inferred latch for \"LRU1\[44\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[45\] cache_controller.v(53) " "Inferred latch for \"LRU1\[45\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[46\] cache_controller.v(53) " "Inferred latch for \"LRU1\[46\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053185 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[47\] cache_controller.v(53) " "Inferred latch for \"LRU1\[47\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[48\] cache_controller.v(53) " "Inferred latch for \"LRU1\[48\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[49\] cache_controller.v(53) " "Inferred latch for \"LRU1\[49\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[50\] cache_controller.v(53) " "Inferred latch for \"LRU1\[50\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053186 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[51\] cache_controller.v(53) " "Inferred latch for \"LRU1\[51\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[52\] cache_controller.v(53) " "Inferred latch for \"LRU1\[52\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[53\] cache_controller.v(53) " "Inferred latch for \"LRU1\[53\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[54\] cache_controller.v(53) " "Inferred latch for \"LRU1\[54\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[55\] cache_controller.v(53) " "Inferred latch for \"LRU1\[55\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053187 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[56\] cache_controller.v(53) " "Inferred latch for \"LRU1\[56\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[57\] cache_controller.v(53) " "Inferred latch for \"LRU1\[57\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[58\] cache_controller.v(53) " "Inferred latch for \"LRU1\[58\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053188 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[59\] cache_controller.v(53) " "Inferred latch for \"LRU1\[59\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[60\] cache_controller.v(53) " "Inferred latch for \"LRU1\[60\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[61\] cache_controller.v(53) " "Inferred latch for \"LRU1\[61\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[62\] cache_controller.v(53) " "Inferred latch for \"LRU1\[62\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053189 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[63\] cache_controller.v(53) " "Inferred latch for \"LRU1\[63\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[64\] cache_controller.v(53) " "Inferred latch for \"LRU1\[64\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[65\] cache_controller.v(53) " "Inferred latch for \"LRU1\[65\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[66\] cache_controller.v(53) " "Inferred latch for \"LRU1\[66\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053190 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[67\] cache_controller.v(53) " "Inferred latch for \"LRU1\[67\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[68\] cache_controller.v(53) " "Inferred latch for \"LRU1\[68\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[69\] cache_controller.v(53) " "Inferred latch for \"LRU1\[69\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[70\] cache_controller.v(53) " "Inferred latch for \"LRU1\[70\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053191 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[71\] cache_controller.v(53) " "Inferred latch for \"LRU1\[71\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[72\] cache_controller.v(53) " "Inferred latch for \"LRU1\[72\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[73\] cache_controller.v(53) " "Inferred latch for \"LRU1\[73\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[74\] cache_controller.v(53) " "Inferred latch for \"LRU1\[74\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053192 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[75\] cache_controller.v(53) " "Inferred latch for \"LRU1\[75\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[76\] cache_controller.v(53) " "Inferred latch for \"LRU1\[76\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[77\] cache_controller.v(53) " "Inferred latch for \"LRU1\[77\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053193 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[78\] cache_controller.v(53) " "Inferred latch for \"LRU1\[78\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[79\] cache_controller.v(53) " "Inferred latch for \"LRU1\[79\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[80\] cache_controller.v(53) " "Inferred latch for \"LRU1\[80\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[81\] cache_controller.v(53) " "Inferred latch for \"LRU1\[81\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053194 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[82\] cache_controller.v(53) " "Inferred latch for \"LRU1\[82\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[83\] cache_controller.v(53) " "Inferred latch for \"LRU1\[83\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[84\] cache_controller.v(53) " "Inferred latch for \"LRU1\[84\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[85\] cache_controller.v(53) " "Inferred latch for \"LRU1\[85\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053195 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[86\] cache_controller.v(53) " "Inferred latch for \"LRU1\[86\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[87\] cache_controller.v(53) " "Inferred latch for \"LRU1\[87\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[88\] cache_controller.v(53) " "Inferred latch for \"LRU1\[88\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[89\] cache_controller.v(53) " "Inferred latch for \"LRU1\[89\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053196 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[90\] cache_controller.v(53) " "Inferred latch for \"LRU1\[90\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[91\] cache_controller.v(53) " "Inferred latch for \"LRU1\[91\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[92\] cache_controller.v(53) " "Inferred latch for \"LRU1\[92\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[93\] cache_controller.v(53) " "Inferred latch for \"LRU1\[93\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053197 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[94\] cache_controller.v(53) " "Inferred latch for \"LRU1\[94\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[95\] cache_controller.v(53) " "Inferred latch for \"LRU1\[95\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[96\] cache_controller.v(53) " "Inferred latch for \"LRU1\[96\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053198 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[97\] cache_controller.v(53) " "Inferred latch for \"LRU1\[97\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[98\] cache_controller.v(53) " "Inferred latch for \"LRU1\[98\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[99\] cache_controller.v(53) " "Inferred latch for \"LRU1\[99\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[100\] cache_controller.v(53) " "Inferred latch for \"LRU1\[100\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053199 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[101\] cache_controller.v(53) " "Inferred latch for \"LRU1\[101\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[102\] cache_controller.v(53) " "Inferred latch for \"LRU1\[102\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[103\] cache_controller.v(53) " "Inferred latch for \"LRU1\[103\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[104\] cache_controller.v(53) " "Inferred latch for \"LRU1\[104\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053200 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[105\] cache_controller.v(53) " "Inferred latch for \"LRU1\[105\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[106\] cache_controller.v(53) " "Inferred latch for \"LRU1\[106\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[107\] cache_controller.v(53) " "Inferred latch for \"LRU1\[107\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[108\] cache_controller.v(53) " "Inferred latch for \"LRU1\[108\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053201 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[109\] cache_controller.v(53) " "Inferred latch for \"LRU1\[109\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[110\] cache_controller.v(53) " "Inferred latch for \"LRU1\[110\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[111\] cache_controller.v(53) " "Inferred latch for \"LRU1\[111\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[112\] cache_controller.v(53) " "Inferred latch for \"LRU1\[112\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[113\] cache_controller.v(53) " "Inferred latch for \"LRU1\[113\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053202 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[114\] cache_controller.v(53) " "Inferred latch for \"LRU1\[114\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[115\] cache_controller.v(53) " "Inferred latch for \"LRU1\[115\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[116\] cache_controller.v(53) " "Inferred latch for \"LRU1\[116\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[117\] cache_controller.v(53) " "Inferred latch for \"LRU1\[117\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[118\] cache_controller.v(53) " "Inferred latch for \"LRU1\[118\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053203 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[119\] cache_controller.v(53) " "Inferred latch for \"LRU1\[119\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[120\] cache_controller.v(53) " "Inferred latch for \"LRU1\[120\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[121\] cache_controller.v(53) " "Inferred latch for \"LRU1\[121\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[122\] cache_controller.v(53) " "Inferred latch for \"LRU1\[122\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[123\] cache_controller.v(53) " "Inferred latch for \"LRU1\[123\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053204 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[124\] cache_controller.v(53) " "Inferred latch for \"LRU1\[124\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[125\] cache_controller.v(53) " "Inferred latch for \"LRU1\[125\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[126\] cache_controller.v(53) " "Inferred latch for \"LRU1\[126\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[127\] cache_controller.v(53) " "Inferred latch for \"LRU1\[127\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[128\] cache_controller.v(53) " "Inferred latch for \"LRU1\[128\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[129\] cache_controller.v(53) " "Inferred latch for \"LRU1\[129\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053205 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[130\] cache_controller.v(53) " "Inferred latch for \"LRU1\[130\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[131\] cache_controller.v(53) " "Inferred latch for \"LRU1\[131\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[132\] cache_controller.v(53) " "Inferred latch for \"LRU1\[132\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[133\] cache_controller.v(53) " "Inferred latch for \"LRU1\[133\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[134\] cache_controller.v(53) " "Inferred latch for \"LRU1\[134\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[135\] cache_controller.v(53) " "Inferred latch for \"LRU1\[135\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053206 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[136\] cache_controller.v(53) " "Inferred latch for \"LRU1\[136\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[137\] cache_controller.v(53) " "Inferred latch for \"LRU1\[137\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[138\] cache_controller.v(53) " "Inferred latch for \"LRU1\[138\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[139\] cache_controller.v(53) " "Inferred latch for \"LRU1\[139\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[140\] cache_controller.v(53) " "Inferred latch for \"LRU1\[140\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[141\] cache_controller.v(53) " "Inferred latch for \"LRU1\[141\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053207 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[142\] cache_controller.v(53) " "Inferred latch for \"LRU1\[142\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[143\] cache_controller.v(53) " "Inferred latch for \"LRU1\[143\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[144\] cache_controller.v(53) " "Inferred latch for \"LRU1\[144\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[145\] cache_controller.v(53) " "Inferred latch for \"LRU1\[145\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[146\] cache_controller.v(53) " "Inferred latch for \"LRU1\[146\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[147\] cache_controller.v(53) " "Inferred latch for \"LRU1\[147\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053208 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[148\] cache_controller.v(53) " "Inferred latch for \"LRU1\[148\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[149\] cache_controller.v(53) " "Inferred latch for \"LRU1\[149\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[150\] cache_controller.v(53) " "Inferred latch for \"LRU1\[150\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[151\] cache_controller.v(53) " "Inferred latch for \"LRU1\[151\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[152\] cache_controller.v(53) " "Inferred latch for \"LRU1\[152\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[153\] cache_controller.v(53) " "Inferred latch for \"LRU1\[153\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053209 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[154\] cache_controller.v(53) " "Inferred latch for \"LRU1\[154\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[155\] cache_controller.v(53) " "Inferred latch for \"LRU1\[155\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[156\] cache_controller.v(53) " "Inferred latch for \"LRU1\[156\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[157\] cache_controller.v(53) " "Inferred latch for \"LRU1\[157\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[158\] cache_controller.v(53) " "Inferred latch for \"LRU1\[158\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[159\] cache_controller.v(53) " "Inferred latch for \"LRU1\[159\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053210 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[160\] cache_controller.v(53) " "Inferred latch for \"LRU1\[160\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[161\] cache_controller.v(53) " "Inferred latch for \"LRU1\[161\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[162\] cache_controller.v(53) " "Inferred latch for \"LRU1\[162\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[163\] cache_controller.v(53) " "Inferred latch for \"LRU1\[163\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[164\] cache_controller.v(53) " "Inferred latch for \"LRU1\[164\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[165\] cache_controller.v(53) " "Inferred latch for \"LRU1\[165\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053211 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[166\] cache_controller.v(53) " "Inferred latch for \"LRU1\[166\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[167\] cache_controller.v(53) " "Inferred latch for \"LRU1\[167\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[168\] cache_controller.v(53) " "Inferred latch for \"LRU1\[168\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[169\] cache_controller.v(53) " "Inferred latch for \"LRU1\[169\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[170\] cache_controller.v(53) " "Inferred latch for \"LRU1\[170\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[171\] cache_controller.v(53) " "Inferred latch for \"LRU1\[171\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053212 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[172\] cache_controller.v(53) " "Inferred latch for \"LRU1\[172\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[173\] cache_controller.v(53) " "Inferred latch for \"LRU1\[173\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[174\] cache_controller.v(53) " "Inferred latch for \"LRU1\[174\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[175\] cache_controller.v(53) " "Inferred latch for \"LRU1\[175\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[176\] cache_controller.v(53) " "Inferred latch for \"LRU1\[176\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[177\] cache_controller.v(53) " "Inferred latch for \"LRU1\[177\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053213 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[178\] cache_controller.v(53) " "Inferred latch for \"LRU1\[178\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[179\] cache_controller.v(53) " "Inferred latch for \"LRU1\[179\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[180\] cache_controller.v(53) " "Inferred latch for \"LRU1\[180\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[181\] cache_controller.v(53) " "Inferred latch for \"LRU1\[181\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[182\] cache_controller.v(53) " "Inferred latch for \"LRU1\[182\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[183\] cache_controller.v(53) " "Inferred latch for \"LRU1\[183\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053214 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[184\] cache_controller.v(53) " "Inferred latch for \"LRU1\[184\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[185\] cache_controller.v(53) " "Inferred latch for \"LRU1\[185\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[186\] cache_controller.v(53) " "Inferred latch for \"LRU1\[186\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[187\] cache_controller.v(53) " "Inferred latch for \"LRU1\[187\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[188\] cache_controller.v(53) " "Inferred latch for \"LRU1\[188\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053216 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[189\] cache_controller.v(53) " "Inferred latch for \"LRU1\[189\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[190\] cache_controller.v(53) " "Inferred latch for \"LRU1\[190\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[191\] cache_controller.v(53) " "Inferred latch for \"LRU1\[191\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[192\] cache_controller.v(53) " "Inferred latch for \"LRU1\[192\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[193\] cache_controller.v(53) " "Inferred latch for \"LRU1\[193\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[194\] cache_controller.v(53) " "Inferred latch for \"LRU1\[194\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053217 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[195\] cache_controller.v(53) " "Inferred latch for \"LRU1\[195\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[196\] cache_controller.v(53) " "Inferred latch for \"LRU1\[196\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[197\] cache_controller.v(53) " "Inferred latch for \"LRU1\[197\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[198\] cache_controller.v(53) " "Inferred latch for \"LRU1\[198\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[199\] cache_controller.v(53) " "Inferred latch for \"LRU1\[199\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[200\] cache_controller.v(53) " "Inferred latch for \"LRU1\[200\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053218 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[201\] cache_controller.v(53) " "Inferred latch for \"LRU1\[201\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[202\] cache_controller.v(53) " "Inferred latch for \"LRU1\[202\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[203\] cache_controller.v(53) " "Inferred latch for \"LRU1\[203\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[204\] cache_controller.v(53) " "Inferred latch for \"LRU1\[204\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[205\] cache_controller.v(53) " "Inferred latch for \"LRU1\[205\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[206\] cache_controller.v(53) " "Inferred latch for \"LRU1\[206\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053219 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[207\] cache_controller.v(53) " "Inferred latch for \"LRU1\[207\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[208\] cache_controller.v(53) " "Inferred latch for \"LRU1\[208\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[209\] cache_controller.v(53) " "Inferred latch for \"LRU1\[209\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[210\] cache_controller.v(53) " "Inferred latch for \"LRU1\[210\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[211\] cache_controller.v(53) " "Inferred latch for \"LRU1\[211\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[212\] cache_controller.v(53) " "Inferred latch for \"LRU1\[212\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053220 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[213\] cache_controller.v(53) " "Inferred latch for \"LRU1\[213\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[214\] cache_controller.v(53) " "Inferred latch for \"LRU1\[214\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[215\] cache_controller.v(53) " "Inferred latch for \"LRU1\[215\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[216\] cache_controller.v(53) " "Inferred latch for \"LRU1\[216\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053221 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[217\] cache_controller.v(53) " "Inferred latch for \"LRU1\[217\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[218\] cache_controller.v(53) " "Inferred latch for \"LRU1\[218\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[219\] cache_controller.v(53) " "Inferred latch for \"LRU1\[219\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[220\] cache_controller.v(53) " "Inferred latch for \"LRU1\[220\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[221\] cache_controller.v(53) " "Inferred latch for \"LRU1\[221\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[222\] cache_controller.v(53) " "Inferred latch for \"LRU1\[222\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053222 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[223\] cache_controller.v(53) " "Inferred latch for \"LRU1\[223\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[224\] cache_controller.v(53) " "Inferred latch for \"LRU1\[224\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[225\] cache_controller.v(53) " "Inferred latch for \"LRU1\[225\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[226\] cache_controller.v(53) " "Inferred latch for \"LRU1\[226\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[227\] cache_controller.v(53) " "Inferred latch for \"LRU1\[227\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[228\] cache_controller.v(53) " "Inferred latch for \"LRU1\[228\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053223 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[229\] cache_controller.v(53) " "Inferred latch for \"LRU1\[229\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[230\] cache_controller.v(53) " "Inferred latch for \"LRU1\[230\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[231\] cache_controller.v(53) " "Inferred latch for \"LRU1\[231\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[232\] cache_controller.v(53) " "Inferred latch for \"LRU1\[232\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[233\] cache_controller.v(53) " "Inferred latch for \"LRU1\[233\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[234\] cache_controller.v(53) " "Inferred latch for \"LRU1\[234\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053224 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[235\] cache_controller.v(53) " "Inferred latch for \"LRU1\[235\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[236\] cache_controller.v(53) " "Inferred latch for \"LRU1\[236\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[237\] cache_controller.v(53) " "Inferred latch for \"LRU1\[237\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[238\] cache_controller.v(53) " "Inferred latch for \"LRU1\[238\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[239\] cache_controller.v(53) " "Inferred latch for \"LRU1\[239\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[240\] cache_controller.v(53) " "Inferred latch for \"LRU1\[240\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053225 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[241\] cache_controller.v(53) " "Inferred latch for \"LRU1\[241\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[242\] cache_controller.v(53) " "Inferred latch for \"LRU1\[242\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[243\] cache_controller.v(53) " "Inferred latch for \"LRU1\[243\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[244\] cache_controller.v(53) " "Inferred latch for \"LRU1\[244\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[245\] cache_controller.v(53) " "Inferred latch for \"LRU1\[245\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[246\] cache_controller.v(53) " "Inferred latch for \"LRU1\[246\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053226 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[247\] cache_controller.v(53) " "Inferred latch for \"LRU1\[247\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[248\] cache_controller.v(53) " "Inferred latch for \"LRU1\[248\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[249\] cache_controller.v(53) " "Inferred latch for \"LRU1\[249\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[250\] cache_controller.v(53) " "Inferred latch for \"LRU1\[250\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[251\] cache_controller.v(53) " "Inferred latch for \"LRU1\[251\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[252\] cache_controller.v(53) " "Inferred latch for \"LRU1\[252\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053227 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[253\] cache_controller.v(53) " "Inferred latch for \"LRU1\[253\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[254\] cache_controller.v(53) " "Inferred latch for \"LRU1\[254\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053228 "|Mips|cache_controller:comb_250"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU1\[255\] cache_controller.v(53) " "Inferred latch for \"LRU1\[255\]\" at cache_controller.v(53)" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269053228 "|Mips|cache_controller:comb_250"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller cache_controller:comb_250\|SRAM_controller:sram " "Elaborating entity \"SRAM_controller\" for hierarchy \"cache_controller:comb_250\|SRAM_controller:sram\"" {  } { { "cache_controller.v" "sram" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269054100 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_write_data SRAM_controller.v(31) " "Verilog HDL Always Construct warning at SRAM_controller.v(31): variable \"SRAM_write_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_data SRAM_controller.v(34) " "Verilog HDL Always Construct warning at SRAM_controller.v(34): variable \"SRAM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_data SRAM_controller.v(24) " "Verilog HDL Always Construct warning at SRAM_controller.v(24): inferring latch(es) for variable \"SRAM_data\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_read_data SRAM_controller.v(24) " "Verilog HDL Always Construct warning at SRAM_controller.v(24): inferring latch(es) for variable \"SRAM_read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[0\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[0\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[1\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[1\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[2\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[2\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[3\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[3\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[4\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[4\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[5\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[5\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[6\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[6\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054102 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[7\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[7\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[8\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[8\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[9\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[9\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[10\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[10\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[11\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[11\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[12\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[12\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[13\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[13\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[14\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[14\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_read_data\[15\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_read_data\[15\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[0\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[0\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[1\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[1\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[2\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[2\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[3\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[3\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[4\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[4\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[5\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[5\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054103 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[6\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[6\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054104 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[7\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[7\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054104 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[8\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[8\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054104 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[9\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[9\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054104 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[10\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[10\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054104 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[11\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[11\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054104 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[12\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[12\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054104 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[13\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[13\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054104 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[14\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[14\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054104 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_data\[15\] SRAM_controller.v(24) " "Inferred latch for \"SRAM_data\[15\]\" at SRAM_controller.v(24)" {  } { { "SRAM_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/SRAM_controller.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450269054104 "|Mips|cache_controller:comb_250|SRAM_controller:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:mem_wb " "Elaborating entity \"register\" for hierarchy \"register:mem_wb\"" {  } { { "Mips.v" "mem_wb" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269054106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:s1 " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:s1\"" {  } { { "Mips.v" "s1" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450269054110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os14 " "Found entity 1: altsyncram_os14" {  } { { "db/altsyncram_os14.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/altsyncram_os14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269055793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269055793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0hq1 " "Found entity 1: altsyncram_0hq1" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/altsyncram_0hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269055889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269055889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269056094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269056094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269056189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269056189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ci " "Found entity 1: cntr_4ci" {  } { { "db/cntr_4ci.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_4ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269056362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269056362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269056447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269056447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269056593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269056593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269056737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269056737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269056809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269056809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269056936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269056936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450269057013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450269057013 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269057131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[1\] " "LATCH primitive \"controller:control\|alu_com\[1\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269058190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[0\] " "LATCH primitive \"controller:control\|alu_com\[0\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269058190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[2\] " "LATCH primitive \"controller:control\|alu_com\[2\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269058190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[0\] " "LATCH primitive \"controller:control\|alu_com\[0\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[1\] " "LATCH primitive \"controller:control\|alu_com\[1\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:control\|alu_com\[2\] " "LATCH primitive \"controller:control\|alu_com\[2\]\" is permanently enabled" {  } { { "controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/controller.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[3\] " "LATCH primitive \"ALU:alu\|res\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[2\] " "LATCH primitive \"ALU:alu\|res\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[1\] " "LATCH primitive \"ALU:alu\|res\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[0\] " "LATCH primitive \"ALU:alu\|res\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[7\] " "LATCH primitive \"ALU:alu\|res\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[6\] " "LATCH primitive \"ALU:alu\|res\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[5\] " "LATCH primitive \"ALU:alu\|res\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[4\] " "LATCH primitive \"ALU:alu\|res\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[15\] " "LATCH primitive \"ALU:alu\|res\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[14\] " "LATCH primitive \"ALU:alu\|res\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[13\] " "LATCH primitive \"ALU:alu\|res\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[12\] " "LATCH primitive \"ALU:alu\|res\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[11\] " "LATCH primitive \"ALU:alu\|res\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[10\] " "LATCH primitive \"ALU:alu\|res\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[9\] " "LATCH primitive \"ALU:alu\|res\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[8\] " "LATCH primitive \"ALU:alu\|res\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1450269059178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[15\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[15\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[14\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[14\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[13\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[13\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[12\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[12\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[11\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[11\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[10\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[10\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[9\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[9\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[8\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[8\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[7\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[7\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[6\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[6\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065167 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065167 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065167 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065167 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065167 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065167 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065167 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[5\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[5\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065182 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065182 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065182 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065182 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065182 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065182 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065182 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065185 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065185 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065185 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065185 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065185 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065185 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065189 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[4\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[4\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065197 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[0\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[0\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[1\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[1\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[2\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[2\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[128\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[128\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[129\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[129\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[130\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[130\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[131\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[131\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[132\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[132\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[133\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[133\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[134\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[134\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[135\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[135\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[136\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[136\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[137\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[137\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[138\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[138\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[139\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[139\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[140\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[140\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[141\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[141\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[142\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[142\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[143\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[143\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[144\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[144\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[145\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[145\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[146\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[146\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[147\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[147\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[148\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[148\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[149\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[149\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[150\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[150\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[151\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[151\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[152\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[152\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[153\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[153\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[154\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[154\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[155\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[155\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[156\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[156\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[157\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[157\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[158\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[158\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[159\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[159\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[160\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[160\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[161\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[161\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[162\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[162\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[163\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[163\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[164\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[164\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[165\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[165\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[166\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[166\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[167\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[167\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[168\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[168\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[169\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[169\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[170\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[170\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[171\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[171\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[172\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[172\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[173\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[173\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[174\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[174\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[175\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[175\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[176\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[176\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[177\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[177\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[178\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[178\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[179\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[179\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[180\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[180\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[181\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[181\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[182\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[182\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[183\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[183\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[184\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[184\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[185\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[185\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[186\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[186\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[187\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[187\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[188\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[188\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[189\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[189\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[190\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[190\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[191\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[191\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[192\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[192\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[193\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[193\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[194\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[194\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[195\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[195\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[196\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[196\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[197\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[197\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[198\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[198\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[199\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[199\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[200\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[200\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[201\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[201\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[202\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[202\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[203\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[203\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[204\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[204\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[205\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[205\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[206\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[206\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[207\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[207\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[208\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[208\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[209\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[209\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[210\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[210\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[211\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[211\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[212\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[212\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[213\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[213\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[214\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[214\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[215\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[215\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[216\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[216\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[217\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[217\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[218\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[218\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[219\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[219\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[220\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[220\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[221\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[221\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[222\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[222\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[223\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[223\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[224\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[224\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[225\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[225\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[226\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[226\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[227\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[227\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[228\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[228\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[229\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[229\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[230\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[230\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[231\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[231\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[232\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[232\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[233\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[233\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[234\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[234\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[235\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[235\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065242 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[236\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[236\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065242 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[237\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[237\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065242 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[238\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[238\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065242 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[239\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[239\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065242 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[240\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[240\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065242 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[241\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[241\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065242 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[242\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[242\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[243\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[243\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[244\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[244\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[245\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[245\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[246\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[246\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[247\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[247\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[248\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[248\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[249\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[249\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[250\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[250\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[251\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[251\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[252\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[252\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[253\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[253\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[254\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[254\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "cache_controller:comb_250\|data2\[255\]\[3\] " "LATCH primitive \"cache_controller:comb_250\|data2\[255\]\[3\]\" is permanently disabled" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1450269065244 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1450269069633 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[2\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[8\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[9\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[10\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[10\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[11\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[11\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[12\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[12\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[13\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[14\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[14\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[15\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450269069757 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1450269069757 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[0\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[1\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[2\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[3\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[4\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[5\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[6\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[7\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[8\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[9\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[10\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[11\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[12\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[13\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[14\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[15\]\" is moved to its source" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1450269069811 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1450269069811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[49\] " "Latch cache_controller:comb_250\|valid2\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069875 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[25\] " "Latch cache_controller:comb_250\|valid2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069875 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[17\] " "Latch cache_controller:comb_250\|valid2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069875 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[57\] " "Latch cache_controller:comb_250\|valid2\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069876 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[37\] " "Latch cache_controller:comb_250\|valid2\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069876 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[13\] " "Latch cache_controller:comb_250\|valid2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069876 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[5\] " "Latch cache_controller:comb_250\|valid2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069877 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[45\] " "Latch cache_controller:comb_250\|valid2\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069877 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[33\] " "Latch cache_controller:comb_250\|valid2\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069877 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[9\] " "Latch cache_controller:comb_250\|valid2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069877 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[1\] " "Latch cache_controller:comb_250\|valid2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069877 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[41\] " "Latch cache_controller:comb_250\|valid2\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069878 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[53\] " "Latch cache_controller:comb_250\|valid2\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069878 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[29\] " "Latch cache_controller:comb_250\|valid2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069878 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[21\] " "Latch cache_controller:comb_250\|valid2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069878 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[61\] " "Latch cache_controller:comb_250\|valid2\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069878 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[50\] " "Latch cache_controller:comb_250\|valid2\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069878 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[38\] " "Latch cache_controller:comb_250\|valid2\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069879 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[34\] " "Latch cache_controller:comb_250\|valid2\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069879 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[54\] " "Latch cache_controller:comb_250\|valid2\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069879 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[26\] " "Latch cache_controller:comb_250\|valid2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069879 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[14\] " "Latch cache_controller:comb_250\|valid2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069879 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[10\] " "Latch cache_controller:comb_250\|valid2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069880 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[30\] " "Latch cache_controller:comb_250\|valid2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069880 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[18\] " "Latch cache_controller:comb_250\|valid2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069880 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[6\] " "Latch cache_controller:comb_250\|valid2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069880 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[2\] " "Latch cache_controller:comb_250\|valid2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069880 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[22\] " "Latch cache_controller:comb_250\|valid2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069881 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[58\] " "Latch cache_controller:comb_250\|valid2\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069881 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[46\] " "Latch cache_controller:comb_250\|valid2\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069881 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[42\] " "Latch cache_controller:comb_250\|valid2\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069881 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[62\] " "Latch cache_controller:comb_250\|valid2\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069881 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[48\] " "Latch cache_controller:comb_250\|valid2\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069882 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[36\] " "Latch cache_controller:comb_250\|valid2\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069882 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[32\] " "Latch cache_controller:comb_250\|valid2\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069882 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[52\] " "Latch cache_controller:comb_250\|valid2\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069882 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[24\] " "Latch cache_controller:comb_250\|valid2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069882 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[12\] " "Latch cache_controller:comb_250\|valid2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069882 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[8\] " "Latch cache_controller:comb_250\|valid2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069883 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[28\] " "Latch cache_controller:comb_250\|valid2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069883 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[16\] " "Latch cache_controller:comb_250\|valid2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069883 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[4\] " "Latch cache_controller:comb_250\|valid2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069883 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[0\] " "Latch cache_controller:comb_250\|valid2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069883 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[20\] " "Latch cache_controller:comb_250\|valid2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069884 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[56\] " "Latch cache_controller:comb_250\|valid2\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069884 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[44\] " "Latch cache_controller:comb_250\|valid2\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069884 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[40\] " "Latch cache_controller:comb_250\|valid2\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069884 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[60\] " "Latch cache_controller:comb_250\|valid2\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069884 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[51\] " "Latch cache_controller:comb_250\|valid2\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069885 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[27\] " "Latch cache_controller:comb_250\|valid2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069885 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[19\] " "Latch cache_controller:comb_250\|valid2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069885 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[59\] " "Latch cache_controller:comb_250\|valid2\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069885 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[39\] " "Latch cache_controller:comb_250\|valid2\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069885 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[15\] " "Latch cache_controller:comb_250\|valid2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069885 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[7\] " "Latch cache_controller:comb_250\|valid2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069886 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[47\] " "Latch cache_controller:comb_250\|valid2\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069886 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[35\] " "Latch cache_controller:comb_250\|valid2\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069886 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[11\] " "Latch cache_controller:comb_250\|valid2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069886 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[3\] " "Latch cache_controller:comb_250\|valid2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069886 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[43\] " "Latch cache_controller:comb_250\|valid2\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069887 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[55\] " "Latch cache_controller:comb_250\|valid2\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069887 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[31\] " "Latch cache_controller:comb_250\|valid2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069887 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[23\] " "Latch cache_controller:comb_250\|valid2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069887 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[63\] " "Latch cache_controller:comb_250\|valid2\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069887 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[100\] " "Latch cache_controller:comb_250\|valid2\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069888 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[98\] " "Latch cache_controller:comb_250\|valid2\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069888 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[97\] " "Latch cache_controller:comb_250\|valid2\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069888 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[96\] " "Latch cache_controller:comb_250\|valid2\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069888 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[99\] " "Latch cache_controller:comb_250\|valid2\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069888 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[90\] " "Latch cache_controller:comb_250\|valid2\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069888 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[86\] " "Latch cache_controller:comb_250\|valid2\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069889 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[82\] " "Latch cache_controller:comb_250\|valid2\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069889 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[94\] " "Latch cache_controller:comb_250\|valid2\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069889 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[85\] " "Latch cache_controller:comb_250\|valid2\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069889 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[89\] " "Latch cache_controller:comb_250\|valid2\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069889 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[81\] " "Latch cache_controller:comb_250\|valid2\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069890 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[93\] " "Latch cache_controller:comb_250\|valid2\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069890 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[88\] " "Latch cache_controller:comb_250\|valid2\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069890 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[84\] " "Latch cache_controller:comb_250\|valid2\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069890 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[80\] " "Latch cache_controller:comb_250\|valid2\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069890 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[92\] " "Latch cache_controller:comb_250\|valid2\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069891 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[87\] " "Latch cache_controller:comb_250\|valid2\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069891 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[91\] " "Latch cache_controller:comb_250\|valid2\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069891 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[83\] " "Latch cache_controller:comb_250\|valid2\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069891 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[95\] " "Latch cache_controller:comb_250\|valid2\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069891 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[69\] " "Latch cache_controller:comb_250\|valid2\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069891 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[73\] " "Latch cache_controller:comb_250\|valid2\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069892 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[65\] " "Latch cache_controller:comb_250\|valid2\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069892 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[77\] " "Latch cache_controller:comb_250\|valid2\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069892 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[74\] " "Latch cache_controller:comb_250\|valid2\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069892 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[70\] " "Latch cache_controller:comb_250\|valid2\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069892 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[66\] " "Latch cache_controller:comb_250\|valid2\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069893 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[78\] " "Latch cache_controller:comb_250\|valid2\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069893 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[72\] " "Latch cache_controller:comb_250\|valid2\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069893 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[68\] " "Latch cache_controller:comb_250\|valid2\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069893 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[64\] " "Latch cache_controller:comb_250\|valid2\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069893 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[76\] " "Latch cache_controller:comb_250\|valid2\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069894 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[71\] " "Latch cache_controller:comb_250\|valid2\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069894 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[75\] " "Latch cache_controller:comb_250\|valid2\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069894 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[67\] " "Latch cache_controller:comb_250\|valid2\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069894 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid2\[79\] " "Latch cache_controller:comb_250\|valid2\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069894 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[50\] " "Latch cache_controller:comb_250\|valid1\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069894 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[38\] " "Latch cache_controller:comb_250\|valid1\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069895 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[34\] " "Latch cache_controller:comb_250\|valid1\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069895 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[54\] " "Latch cache_controller:comb_250\|valid1\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069895 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[26\] " "Latch cache_controller:comb_250\|valid1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069895 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[14\] " "Latch cache_controller:comb_250\|valid1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069895 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[10\] " "Latch cache_controller:comb_250\|valid1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069896 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[30\] " "Latch cache_controller:comb_250\|valid1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069896 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[18\] " "Latch cache_controller:comb_250\|valid1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069896 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[6\] " "Latch cache_controller:comb_250\|valid1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069896 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[2\] " "Latch cache_controller:comb_250\|valid1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069896 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[22\] " "Latch cache_controller:comb_250\|valid1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069897 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[58\] " "Latch cache_controller:comb_250\|valid1\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069897 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[46\] " "Latch cache_controller:comb_250\|valid1\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069897 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[42\] " "Latch cache_controller:comb_250\|valid1\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069897 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[62\] " "Latch cache_controller:comb_250\|valid1\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069897 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[49\] " "Latch cache_controller:comb_250\|valid1\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069897 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[25\] " "Latch cache_controller:comb_250\|valid1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069898 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[17\] " "Latch cache_controller:comb_250\|valid1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069898 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[57\] " "Latch cache_controller:comb_250\|valid1\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069898 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[37\] " "Latch cache_controller:comb_250\|valid1\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069898 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[13\] " "Latch cache_controller:comb_250\|valid1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069898 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[5\] " "Latch cache_controller:comb_250\|valid1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069899 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[45\] " "Latch cache_controller:comb_250\|valid1\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069899 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[33\] " "Latch cache_controller:comb_250\|valid1\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069899 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[9\] " "Latch cache_controller:comb_250\|valid1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069899 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[1\] " "Latch cache_controller:comb_250\|valid1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069899 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[41\] " "Latch cache_controller:comb_250\|valid1\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069899 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[53\] " "Latch cache_controller:comb_250\|valid1\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069900 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[29\] " "Latch cache_controller:comb_250\|valid1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069900 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[21\] " "Latch cache_controller:comb_250\|valid1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069900 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[61\] " "Latch cache_controller:comb_250\|valid1\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069900 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[48\] " "Latch cache_controller:comb_250\|valid1\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069900 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[36\] " "Latch cache_controller:comb_250\|valid1\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069901 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[32\] " "Latch cache_controller:comb_250\|valid1\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069901 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[52\] " "Latch cache_controller:comb_250\|valid1\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069901 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[24\] " "Latch cache_controller:comb_250\|valid1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069901 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[12\] " "Latch cache_controller:comb_250\|valid1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069901 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[8\] " "Latch cache_controller:comb_250\|valid1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069902 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[28\] " "Latch cache_controller:comb_250\|valid1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069902 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[16\] " "Latch cache_controller:comb_250\|valid1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069902 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[4\] " "Latch cache_controller:comb_250\|valid1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069902 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[0\] " "Latch cache_controller:comb_250\|valid1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069903 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[20\] " "Latch cache_controller:comb_250\|valid1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069903 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[56\] " "Latch cache_controller:comb_250\|valid1\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069903 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[44\] " "Latch cache_controller:comb_250\|valid1\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069904 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[40\] " "Latch cache_controller:comb_250\|valid1\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069904 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[60\] " "Latch cache_controller:comb_250\|valid1\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069904 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[51\] " "Latch cache_controller:comb_250\|valid1\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069904 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[27\] " "Latch cache_controller:comb_250\|valid1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069905 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[19\] " "Latch cache_controller:comb_250\|valid1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069905 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[59\] " "Latch cache_controller:comb_250\|valid1\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069905 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[39\] " "Latch cache_controller:comb_250\|valid1\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069906 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[15\] " "Latch cache_controller:comb_250\|valid1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069906 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[7\] " "Latch cache_controller:comb_250\|valid1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069906 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[47\] " "Latch cache_controller:comb_250\|valid1\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069907 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[35\] " "Latch cache_controller:comb_250\|valid1\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069907 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[11\] " "Latch cache_controller:comb_250\|valid1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069907 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[3\] " "Latch cache_controller:comb_250\|valid1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069907 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[43\] " "Latch cache_controller:comb_250\|valid1\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069908 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[55\] " "Latch cache_controller:comb_250\|valid1\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069908 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[31\] " "Latch cache_controller:comb_250\|valid1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069909 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[23\] " "Latch cache_controller:comb_250\|valid1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069909 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[63\] " "Latch cache_controller:comb_250\|valid1\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069909 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[100\] " "Latch cache_controller:comb_250\|valid1\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069909 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[97\] " "Latch cache_controller:comb_250\|valid1\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069910 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[98\] " "Latch cache_controller:comb_250\|valid1\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069910 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[96\] " "Latch cache_controller:comb_250\|valid1\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069910 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[99\] " "Latch cache_controller:comb_250\|valid1\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069911 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[90\] " "Latch cache_controller:comb_250\|valid1\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069911 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[86\] " "Latch cache_controller:comb_250\|valid1\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069911 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[82\] " "Latch cache_controller:comb_250\|valid1\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069911 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[94\] " "Latch cache_controller:comb_250\|valid1\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069912 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[85\] " "Latch cache_controller:comb_250\|valid1\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069912 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[89\] " "Latch cache_controller:comb_250\|valid1\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069912 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[81\] " "Latch cache_controller:comb_250\|valid1\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069913 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[93\] " "Latch cache_controller:comb_250\|valid1\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069913 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[88\] " "Latch cache_controller:comb_250\|valid1\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069913 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[84\] " "Latch cache_controller:comb_250\|valid1\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069913 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[80\] " "Latch cache_controller:comb_250\|valid1\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069914 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[92\] " "Latch cache_controller:comb_250\|valid1\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069914 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[87\] " "Latch cache_controller:comb_250\|valid1\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069914 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[91\] " "Latch cache_controller:comb_250\|valid1\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069915 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[83\] " "Latch cache_controller:comb_250\|valid1\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069915 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[95\] " "Latch cache_controller:comb_250\|valid1\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069915 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[69\] " "Latch cache_controller:comb_250\|valid1\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069915 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[73\] " "Latch cache_controller:comb_250\|valid1\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069916 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[65\] " "Latch cache_controller:comb_250\|valid1\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069916 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[77\] " "Latch cache_controller:comb_250\|valid1\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069916 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[74\] " "Latch cache_controller:comb_250\|valid1\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069917 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[70\] " "Latch cache_controller:comb_250\|valid1\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069917 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[66\] " "Latch cache_controller:comb_250\|valid1\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069917 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[78\] " "Latch cache_controller:comb_250\|valid1\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069917 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[72\] " "Latch cache_controller:comb_250\|valid1\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069918 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[68\] " "Latch cache_controller:comb_250\|valid1\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069918 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[64\] " "Latch cache_controller:comb_250\|valid1\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069918 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[76\] " "Latch cache_controller:comb_250\|valid1\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069919 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[71\] " "Latch cache_controller:comb_250\|valid1\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069919 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[75\] " "Latch cache_controller:comb_250\|valid1\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069919 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[67\] " "Latch cache_controller:comb_250\|valid1\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069919 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|valid1\[79\] " "Latch cache_controller:comb_250\|valid1\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[11\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069920 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|sel_out " "Latch cache_controller:comb_250\|sel_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069920 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[0\] " "Latch cache_controller:comb_250\|data2\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069921 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data1\[10\] " "Latch cache_controller:comb_250\|data1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[7\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[7\]" {  } { { "register.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/register.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069924 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[1\] " "Latch cache_controller:comb_250\|data2\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069925 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[2\] " "Latch cache_controller:comb_250\|data2\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069928 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[3\] " "Latch cache_controller:comb_250\|data2\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069931 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[15\] " "Latch cache_controller:comb_250\|data2\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069933 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[14\] " "Latch cache_controller:comb_250\|data2\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069937 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[13\] " "Latch cache_controller:comb_250\|data2\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069939 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[12\] " "Latch cache_controller:comb_250\|data2\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069941 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[11\] " "Latch cache_controller:comb_250\|data2\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069943 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[10\] " "Latch cache_controller:comb_250\|data2\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069946 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[9\] " "Latch cache_controller:comb_250\|data2\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069948 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[8\] " "Latch cache_controller:comb_250\|data2\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069951 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[7\] " "Latch cache_controller:comb_250\|data2\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069953 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[6\] " "Latch cache_controller:comb_250\|data2\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069956 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[5\] " "Latch cache_controller:comb_250\|data2\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069959 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cache_controller:comb_250\|data2\[10\]\[4\] " "Latch cache_controller:comb_250\|data2\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cache_controller:comb_250\|ps " "Ports D and ENA on the latch are fed by the same signal cache_controller:comb_250\|ps" {  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1450269069961 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1450269069961 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[0\]~synth " "Node \"SRAM_DQ\[0\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[1\]~synth " "Node \"SRAM_DQ\[1\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[2\]~synth " "Node \"SRAM_DQ\[2\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[3\]~synth " "Node \"SRAM_DQ\[3\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[4\]~synth " "Node \"SRAM_DQ\[4\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[5\]~synth " "Node \"SRAM_DQ\[5\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[6\]~synth " "Node \"SRAM_DQ\[6\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[7\]~synth " "Node \"SRAM_DQ\[7\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[8\]~synth " "Node \"SRAM_DQ\[8\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[9\]~synth " "Node \"SRAM_DQ\[9\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[10\]~synth " "Node \"SRAM_DQ\[10\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[11\]~synth " "Node \"SRAM_DQ\[11\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[12\]~synth " "Node \"SRAM_DQ\[12\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[13\]~synth " "Node \"SRAM_DQ\[13\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[14\]~synth " "Node \"SRAM_DQ\[14\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[15\]~synth " "Node \"SRAM_DQ\[15\]~synth\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269071976 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1450269071976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269071977 "|Mips|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269071977 "|Mips|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269071977 "|Mips|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269071977 "|Mips|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269071977 "|Mips|LEDG[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450269071977 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450269077018 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1450269077089 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1450269077089 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450269077161 "|Mips|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450269077161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/university/Term 7/Computer Architecture Lab/Mips/cal/output_files/Mips.map.smsg " "Generated suppressed messages file E:/university/Term 7/Computer Architecture Lab/Mips/cal/output_files/Mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450269078129 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 3 131 0 0 128 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 3 of its 131 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 128 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1450269078961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450269079090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079090 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[0\] " "No output dependent on input pin \"SRAM_ADDR\[0\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[1\] " "No output dependent on input pin \"SRAM_ADDR\[1\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[2\] " "No output dependent on input pin \"SRAM_ADDR\[2\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[3\] " "No output dependent on input pin \"SRAM_ADDR\[3\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[4\] " "No output dependent on input pin \"SRAM_ADDR\[4\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[5\] " "No output dependent on input pin \"SRAM_ADDR\[5\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[6\] " "No output dependent on input pin \"SRAM_ADDR\[6\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[7\] " "No output dependent on input pin \"SRAM_ADDR\[7\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[8\] " "No output dependent on input pin \"SRAM_ADDR\[8\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[9\] " "No output dependent on input pin \"SRAM_ADDR\[9\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[10\] " "No output dependent on input pin \"SRAM_ADDR\[10\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[11\] " "No output dependent on input pin \"SRAM_ADDR\[11\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[12\] " "No output dependent on input pin \"SRAM_ADDR\[12\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[13\] " "No output dependent on input pin \"SRAM_ADDR\[13\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[14\] " "No output dependent on input pin \"SRAM_ADDR\[14\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[15\] " "No output dependent on input pin \"SRAM_ADDR\[15\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[16\] " "No output dependent on input pin \"SRAM_ADDR\[16\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADDR\[17\] " "No output dependent on input pin \"SRAM_ADDR\[17\]\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_ADDR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_UB_N_O " "No output dependent on input pin \"SRAM_UB_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_UB_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_LB_N_O " "No output dependent on input pin \"SRAM_LB_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_LB_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_WE_N_O " "No output dependent on input pin \"SRAM_WE_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_WE_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_CE_N_O " "No output dependent on input pin \"SRAM_CE_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_CE_N_O"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_OE_N_O " "No output dependent on input pin \"SRAM_OE_N_O\"" {  } { { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450269079775 "|Mips|SRAM_OE_N_O"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1450269079775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7112 " "Implemented 7112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450269079779 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450269079779 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1450269079779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6898 " "Implemented 6898 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450269079779 ""} { "Info" "ICUT_CUT_TM_RAMS" "65 " "Implemented 65 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1450269079779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450269079779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2654 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2654 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450269080167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 16:01:20 2015 " "Processing ended: Wed Dec 16 16:01:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450269080167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450269080167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450269080167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450269080167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450269081724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450269081725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 16:01:21 2015 " "Processing started: Wed Dec 16 16:01:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450269081725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1450269081725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mips -c Mips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1450269081725 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1450269081805 ""}
{ "Info" "0" "" "Project  = Mips" {  } {  } 0 0 "Project  = Mips" 0 0 "Fitter" 0 0 1450269081806 ""}
{ "Info" "0" "" "Revision = Mips" {  } {  } 0 0 "Revision = Mips" 0 0 "Fitter" 0 0 1450269081806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1450269082113 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mips EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1450269082180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1450269082214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1450269082214 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1450269082410 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1450269082423 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1450269083116 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1450269083116 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1450269083116 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 11006 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450269083134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 11007 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450269083134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 11008 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450269083134 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1450269083134 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1450269083146 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 144 " "No exact pin location assignment(s) for 5 pins of 144 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N_O " "Pin SRAM_UB_N_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_UB_N_O } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450269083449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N_O " "Pin SRAM_LB_N_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_LB_N_O } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450269083449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N_O " "Pin SRAM_WE_N_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N_O } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450269083449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N_O " "Pin SRAM_CE_N_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_CE_N_O } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450269083449 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N_O " "Pin SRAM_OE_N_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N_O } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450269083449 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1450269083449 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2299 " "TimeQuest Timing Analyzer is analyzing 2299 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1450269084223 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450269084235 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450269084235 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1450269084235 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1450269084235 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mips.sdc " "Synopsys Design Constraints File file not found: 'Mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1450269084274 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450269084300 "|Mips|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450269084300 "|Mips|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cache_controller:comb_250\|SRAM_controller:sram\|ps.s4 " "Node: cache_controller:comb_250\|SRAM_controller:sram\|ps.s4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450269084300 "|Mips|cache_controller:comb_250|SRAM_controller:sram|ps.s4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cache_controller:comb_250\|SRAM_controller:sram\|ps.s1 " "Node: cache_controller:comb_250\|SRAM_controller:sram\|ps.s1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450269084300 "|Mips|cache_controller:comb_250|SRAM_controller:sram|ps.s1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450269084300 "|Mips|CLOCK_50"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1450269084372 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450269084372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450269084372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450269084372 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1450269084372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\] (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node KEY\[1\] (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 8191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450269085278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 8256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450269085278 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1450269085278 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085278 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085279 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085280 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 6768 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|valid2\[10\]~122  " "Automatically promoted node cache_controller:comb_250\|valid2\[10\]~122 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085280 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|valid2[10]~122 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5100 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[101\]\[0\]~8  " "Automatically promoted node cache_controller:comb_250\|data2\[101\]\[0\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085280 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[101][0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5427 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[102\]\[0\]~9  " "Automatically promoted node cache_controller:comb_250\|data2\[102\]\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085280 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[102][0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5428 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[103\]\[0\]~10  " "Automatically promoted node cache_controller:comb_250\|data2\[103\]\[0\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085280 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[103][0]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5429 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[104\]\[0\]~17  " "Automatically promoted node cache_controller:comb_250\|data2\[104\]\[0\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085280 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[104][0]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5437 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[105\]\[0\]~16  " "Automatically promoted node cache_controller:comb_250\|data2\[105\]\[0\]~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085281 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[105][0]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5436 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[106\]\[0\]~15  " "Automatically promoted node cache_controller:comb_250\|data2\[106\]\[0\]~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085281 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[106][0]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5435 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[107\]\[0\]~18  " "Automatically promoted node cache_controller:comb_250\|data2\[107\]\[0\]~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085281 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[107][0]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5438 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[108\]\[0\]~13  " "Automatically promoted node cache_controller:comb_250\|data2\[108\]\[0\]~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085281 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[108][0]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5433 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[109\]\[0\]~12  " "Automatically promoted node cache_controller:comb_250\|data2\[109\]\[0\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085281 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[109][0]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5432 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085281 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[110\]\[0\]~11  " "Automatically promoted node cache_controller:comb_250\|data2\[110\]\[0\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085282 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[110][0]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5431 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[111\]\[0\]~14  " "Automatically promoted node cache_controller:comb_250\|data2\[111\]\[0\]~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085282 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[111][0]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5434 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_controller:comb_250\|data2\[112\]\[0\]~2  " "Automatically promoted node cache_controller:comb_250\|data2\[112\]\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450269085282 ""}  } { { "cache_controller.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/cache_controller.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache_controller:comb_250|data2[112][0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 5420 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450269085282 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1450269086087 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1450269086094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1450269086094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450269086102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450269086111 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1450269086117 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1450269086118 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1450269086124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1450269086236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1450269086247 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1450269086247 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 5 0 0 " "Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 5 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1450269086299 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1450269086299 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1450269086299 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450269086300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 19 44 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450269086300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450269086300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450269086300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450269086300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 25 34 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450269086300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 24 34 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450269086300 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 47 9 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 47 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450269086300 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1450269086300 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1450269086300 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450269086492 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1450269086492 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450269086523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1450269088442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450269091297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1450269091375 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1450269093238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450269093238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1450269094866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1450269100141 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1450269100141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450269100950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1450269100954 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1450269100954 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1450269100954 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.13 " "Total time spent on timing analysis during the Fitter is 1.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1450269101279 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450269101307 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "98 " "Found 98 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450269101550 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1450269101550 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450269102747 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450269103290 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450269104703 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450269105466 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1450269105598 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1450269105902 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently enabled " "Pin SRAM_DQ\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently enabled " "Pin SRAM_DQ\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently enabled " "Pin SRAM_DQ\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently enabled " "Pin SRAM_DQ\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently enabled " "Pin SRAM_DQ\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently enabled " "Pin SRAM_DQ\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently enabled " "Pin SRAM_DQ\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently enabled " "Pin SRAM_DQ\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently enabled " "Pin SRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently enabled " "Pin SRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently enabled " "Pin SRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently enabled " "Pin SRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently enabled " "Pin SRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently enabled " "Pin SRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently enabled " "Pin SRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently enabled " "Pin SRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Mips.v" "" { Text "E:/university/Term 7/Computer Architecture Lab/Mips/cal/Mips.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/Term 7/Computer Architecture Lab/Mips/cal/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1450269105909 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1450269105909 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1450269105912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/university/Term 7/Computer Architecture Lab/Mips/cal/output_files/Mips.fit.smsg " "Generated suppressed messages file E:/university/Term 7/Computer Architecture Lab/Mips/cal/output_files/Mips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1450269106726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 300 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450269108191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 16:01:48 2015 " "Processing ended: Wed Dec 16 16:01:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450269108191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450269108191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450269108191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1450269108191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1450269109199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450269109199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 16:01:49 2015 " "Processing started: Wed Dec 16 16:01:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450269109199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1450269109199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Mips -c Mips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1450269109199 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1450269111053 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1450269111170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450269111923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 16:01:51 2015 " "Processing ended: Wed Dec 16 16:01:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450269111923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450269111923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450269111923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1450269111923 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1450269112763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1450269113357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450269113358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 16:01:52 2015 " "Processing started: Wed Dec 16 16:01:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450269113358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450269113358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Mips -c Mips " "Command: quartus_sta Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450269113358 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1450269113447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450269113868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1450269113910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1450269113910 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2299 " "TimeQuest Timing Analyzer is analyzing 2299 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1450269114420 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450269114507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450269114507 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1450269114507 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1450269114507 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mips.sdc " "Synopsys Design Constraints File file not found: 'Mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1450269114537 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450269114557 "|Mips|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450269114558 "|Mips|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cache_controller:comb_250\|SRAM_controller:sram\|ps.s4 " "Node: cache_controller:comb_250\|SRAM_controller:sram\|ps.s4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450269114558 "|Mips|cache_controller:comb_250|SRAM_controller:sram|ps.s4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cache_controller:comb_250\|SRAM_controller:sram\|ps.s1 " "Node: cache_controller:comb_250\|SRAM_controller:sram\|ps.s1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450269114558 "|Mips|cache_controller:comb_250|SRAM_controller:sram|ps.s1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450269114558 "|Mips|CLOCK_50"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1450269114606 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1450269114622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450269114624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450269114629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450269114632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450269114636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450269114638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450269114640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450269114640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450269114640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450269114640 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1450269114709 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1450269114710 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450269114938 "|Mips|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450269114939 "|Mips|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cache_controller:comb_250\|SRAM_controller:sram\|ps.s4 " "Node: cache_controller:comb_250\|SRAM_controller:sram\|ps.s4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450269114939 "|Mips|cache_controller:comb_250|SRAM_controller:sram|ps.s4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cache_controller:comb_250\|SRAM_controller:sram\|ps.s1 " "Node: cache_controller:comb_250\|SRAM_controller:sram\|ps.s1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450269114939 "|Mips|cache_controller:comb_250|SRAM_controller:sram|ps.s1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450269114939 "|Mips|CLOCK_50"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450269114973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450269114979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450269114985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450269114989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450269114993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450269114993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450269114993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450269114993 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1450269115012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450269115052 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450269115059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450269115305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 16:01:55 2015 " "Processing ended: Wed Dec 16 16:01:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450269115305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450269115305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450269115305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450269115305 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450269116424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450269116424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 16:01:56 2015 " "Processing started: Wed Dec 16 16:01:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450269116424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450269116424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Mips -c Mips " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450269116424 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Mips.vo\", \"Mips_fast.vo Mips_v.sdo Mips_v_fast.sdo E:/university/Term 7/Computer Architecture Lab/Mips/cal/simulation/modelsim/ simulation " "Generated files \"Mips.vo\", \"Mips_fast.vo\", \"Mips_v.sdo\" and \"Mips_v_fast.sdo\" in directory \"E:/university/Term 7/Computer Architecture Lab/Mips/cal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1450269120713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450269120994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 16:02:00 2015 " "Processing ended: Wed Dec 16 16:02:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450269120994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450269120994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450269120994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450269120994 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2966 s " "Quartus II Full Compilation was successful. 0 errors, 2966 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450269121939 ""}
