v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 44400 47100 1 90 0 current-1.sym
{
T 43400 47700 5 10 0 0 90 0 1
device=CURRENT_SOURCE
T 43900 47400 5 10 1 1 90 0 1
refdes=I?
}
C 45200 47100 1 90 0 resistor-1.sym
{
T 44800 47400 5 10 0 0 90 0 1
device=RESISTOR
T 44900 47300 5 10 1 1 90 0 1
refdes=R?
}
C 46100 47500 1 90 0 resistor-1.sym
{
T 45700 47800 5 10 0 0 90 0 1
device=RESISTOR
T 45800 47700 5 10 1 1 90 0 1
refdes=R?
}
C 47100 46600 1 90 0 resistor-1.sym
{
T 46700 46900 5 10 0 0 90 0 1
device=RESISTOR
T 46800 46800 5 10 1 1 90 0 1
refdes=R?
}
C 49100 47500 1 90 0 resistor-1.sym
{
T 48700 47800 5 10 0 0 90 0 1
device=RESISTOR
T 48800 47700 5 10 1 1 90 0 1
refdes=R?
}
C 47200 47500 1 90 0 current-1.sym
{
T 46200 48100 5 10 0 0 90 0 1
device=CURRENT_SOURCE
T 46700 47800 5 10 1 1 90 0 1
refdes=I?
}
C 48200 47500 1 90 0 current-1.sym
{
T 47200 48100 5 10 0 0 90 0 1
device=CURRENT_SOURCE
T 47700 47800 5 10 1 1 90 0 1
refdes=I?
}
C 50200 47500 1 90 0 current-1.sym
{
T 49200 48100 5 10 0 0 90 0 1
device=CURRENT_SOURCE
T 49700 47800 5 10 1 1 90 0 1
refdes=I?
}
C 51200 47500 1 90 0 current-1.sym
{
T 50200 48100 5 10 0 0 90 0 1
device=CURRENT_SOURCE
T 50700 47800 5 10 1 1 90 0 1
refdes=I?
}
N 44200 48000 44200 48400 4
N 44200 48400 51000 48400 4
N 46000 47500 48000 47500 4
N 44200 47100 44200 46600 4
N 44200 46600 51000 46600 4
N 51000 46600 51000 47500 4
N 50000 47500 50000 46600 4
N 50000 46600 49000 46600 4
N 48900 47000 49000 47000 4
N 49000 46600 49000 47500 4
