===== SP15 506 BUS BASED CACHE Configuration =====
L1_SIZE:		32768
L1_ASSOC:		8
L1_BLOCKSIZE:		64
NUMBER OF PROCESSORS:	4
COHERENCE PROTOCOL:	MOESI 
TRACE FILE:		canneal.04t.longTrace
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      112661
2 . number of read misses:                6361
3 . number of writes:                     11942
4 . number of write misses:               39
5 . total miss rate:                      0.051363
6 . number of writebacks:                 550
7 . number of I2E                         1530
8 . number of I2S                         4831
9 . number of M2S                         0
10. number of E2S                         1522
11. number of S2M                         624
12. number of I2M                         39
13. number of E2M                         3
14. number of O2M                         50
15. number of M2O                         52
16. number of memory transactions:        2196
17. number of cache-to-cache transfers:   4754
18. number of interventions:              52
19. number of invalidations:              2014
20. number of flushes:                    197
21. number of BusRds issued:              6361
22. number of BusRdXs issued:             39
23. number of BusUpgrs issued:            674
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      110830
2 . number of read misses:                6391
3 . number of writes:                     11710
4 . number of write misses:               41
5 . total miss rate:                      0.052489
6 . number of writebacks:                 548
7 . number of I2E                         1519
8 . number of I2S                         4872
9 . number of M2S                         0
10. number of E2S                         1497
11. number of S2M                         610
12. number of I2M                         41
13. number of E2M                         9
14. number of O2M                         40
15. number of M2O                         42
16. number of memory transactions:        5259
17. number of cache-to-cache transfers:   1721
18. number of interventions:              42
19. number of invalidations:              2034
20. number of flushes:                    169
21. number of BusRds issued:              6391
22. number of BusRdXs issued:             41
23. number of BusUpgrs issued:            650
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      114938
2 . number of read misses:                6382
3 . number of writes:                     12383
4 . number of write misses:               42
5 . total miss rate:                      0.050455
6 . number of writebacks:                 549
7 . number of I2E                         1536
8 . number of I2S                         4846
9 . number of M2S                         0
10. number of E2S                         1519
11. number of S2M                         616
12. number of I2M                         42
13. number of E2M                         9
14. number of O2M                         58
15. number of M2O                         67
16. number of memory transactions:        6794
17. number of cache-to-cache transfers:   179
18. number of interventions:              67
19. number of invalidations:              2008
20. number of flushes:                    228
21. number of BusRds issued:              6382
22. number of BusRdXs issued:             42
23. number of BusUpgrs issued:            674
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      113428
2 . number of read misses:                6404
3 . number of writes:                     12108
4 . number of write misses:               39
5 . total miss rate:                      0.051324
6 . number of writebacks:                 561
7 . number of I2E                         1590
8 . number of I2S                         4814
9 . number of M2S                         0
10. number of E2S                         1564
11. number of S2M                         623
12. number of I2M                         39
13. number of E2M                         13
14. number of O2M                         39
15. number of M2O                         60
16. number of memory transactions:        6797
17. number of cache-to-cache transfers:   207
18. number of interventions:              60
19. number of invalidations:              2020
20. number of flushes:                    165
21. number of BusRds issued:              6404
22. number of BusRdXs issued:             39
23. number of BusUpgrs issued:            662
