{
    "line_num": [
        [
            206,
            207
        ],
        [
            193,
            194
        ]
    ],
    "blocks": [
        "  always @(posedge MCLK_44K_clk_wiz_0_en_clk)\n        seq_reg2 <= {seq_reg2[6:0],locked_int};",
        "  always @(posedge MCLK_48K_clk_wiz_0_en_clk)\n        seq_reg1 <= {seq_reg1[6:0],locked_int};"
    ]
}