Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: bloque_control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bloque_control.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bloque_control"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : bloque_control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\PIC_pkg.vhd" into library work
Parsing package <PIC_pkg>.
Parsing package body <PIC_pkg>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ROM.vhd" into library work
Parsing entity <ROM>.
Parsing architecture <AUTOMATIC> of entity <rom>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" into library work
Parsing entity <MAIN_CONTROL>.
Parsing architecture <Behavioral> of entity <main_control>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\bloque_control.vhd" into library work
Parsing entity <bloque_control>.
Parsing architecture <Behavioral> of entity <bloque_control>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <bloque_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <MAIN_CONTROL> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 230. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 254. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 259. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 262. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 84: Assignment to is_stall ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd" Line 308. Case statement is complete. others clause is never selected

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ROM> (architecture <AUTOMATIC>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bloque_control>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\bloque_control.vhd".
    Summary:
	no macro.
Unit <bloque_control> synthesized.

Synthesizing Unit <MAIN_CONTROL>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\main_control.vhd".
WARNING:Xst:647 - Input <FlagC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FlagN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FlagE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <CurrentState>.
    Found 12-bit register for signal <prog_count>.
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ini                                            |
    | Power Up State     | ini                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <Index_Reg[7]_Reg_operand[7]_add_20_OUT> created at line 247.
    Found 12-bit adder for signal <prog_count[11]_GND_6_o_add_321_OUT> created at line 1241.
    Found 64x5-bit Read Only RAM for signal <Reg_instruct[5]_GND_6_o_wide_mux_0_OUT>
    Found 3-bit 4-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_16_OUT> created at line 162.
    Found 5-bit 4-to-1 multiplexer for signal <Reg_instruct[7]_GND_6_o_wide_mux_32_OUT> created at line 119.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_18_OUT<7>> created at line 160.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_18_OUT<6>> created at line 160.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_18_OUT<5>> created at line 160.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_18_OUT<4>> created at line 160.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_18_OUT<3>> created at line 160.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_18_OUT<2>> created at line 160.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_18_OUT<1>> created at line 160.
    Found 1-bit 3-to-1 multiplexer for signal <Reg_instruct[4]_Reg_instruct[2]_wide_mux_18_OUT<0>> created at line 160.
    Found 1-bit tristate buffer for signal <ROM_Addr<11>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<10>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<9>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<8>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<7>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<6>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<5>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<4>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<3>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<2>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<1>> created at line 84
    Found 1-bit tristate buffer for signal <ROM_Addr<0>> created at line 84
    Found 1-bit tristate buffer for signal <RAM_Addr<7>> created at line 84
    Found 1-bit tristate buffer for signal <RAM_Addr<6>> created at line 84
    Found 1-bit tristate buffer for signal <RAM_Addr<5>> created at line 84
    Found 1-bit tristate buffer for signal <RAM_Addr<4>> created at line 84
    Found 1-bit tristate buffer for signal <RAM_Addr<3>> created at line 84
    Found 1-bit tristate buffer for signal <RAM_Addr<2>> created at line 84
    Found 1-bit tristate buffer for signal <RAM_Addr<1>> created at line 84
    Found 1-bit tristate buffer for signal <RAM_Addr<0>> created at line 84
    Found 1-bit tristate buffer for signal <RAM_CS> created at line 84
    Found 1-bit tristate buffer for signal <RAM_Write> created at line 84
    Found 1-bit tristate buffer for signal <RAM_OE> created at line 84
    Found 1-bit tristate buffer for signal <Databus<7>> created at line 84
    Found 1-bit tristate buffer for signal <Databus<6>> created at line 84
    Found 1-bit tristate buffer for signal <Databus<5>> created at line 84
    Found 1-bit tristate buffer for signal <Databus<4>> created at line 84
    Found 1-bit tristate buffer for signal <Databus<3>> created at line 84
    Found 1-bit tristate buffer for signal <Databus<2>> created at line 84
    Found 1-bit tristate buffer for signal <Databus<1>> created at line 84
    Found 1-bit tristate buffer for signal <Databus<0>> created at line 84
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_instruct<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_instruct<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_instruct<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_instruct<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_instruct<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_instruct<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_instruct<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_instruct<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_operand<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  20 Latch(s).
	inferred  83 Multiplexer(s).
	inferred  31 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <MAIN_CONTROL> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ALU.vhd".
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit adder for signal <reg_a[7]_reg_b[7]_add_0_OUT> created at line 58.
    Found 8-bit adder for signal <reg_a[7]_GND_62_o_add_18_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_62_o_GND_62_o_sub_3_OUT<7:0>> created at line 66.
    Found 8-bit subtractor for signal <GND_62_o_GND_62_o_sub_16_OUT<7:0>> created at line 1308.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_acc<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_acc<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_acc<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_acc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_acc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_acc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_acc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <FlagZ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_a<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_a<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_a<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_a<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_a<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_a<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_a<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_a<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_b<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_b<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_b<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_b<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_b<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_b<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_b<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_b<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Index_Reg<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Index_Reg<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Index_Reg<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Index_Reg<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Index_Reg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Index_Reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Index_Reg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Index_Reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Alu_op[4]_Alu_op[4]_DLATCH_58_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Alu_op[4]_Alu_op[4]_DLATCH_59_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Alu_op[4]_Alu_op[4]_DLATCH_60_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <Databus<7>> created at line 43
WARNING:Xst:737 - Found 1-bit latch for signal <Alu_op[4]_Alu_op[4]_DLATCH_62_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <Databus<6>> created at line 43
WARNING:Xst:737 - Found 1-bit latch for signal <Alu_op[4]_Alu_op[4]_DLATCH_64_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <Databus<5>> created at line 43
WARNING:Xst:737 - Found 1-bit latch for signal <Alu_op[4]_Alu_op[4]_DLATCH_66_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <Databus<4>> created at line 43
WARNING:Xst:737 - Found 1-bit latch for signal <Alu_op[4]_Alu_op[4]_DLATCH_68_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <Databus<3>> created at line 43
WARNING:Xst:737 - Found 1-bit latch for signal <Alu_op[4]_Alu_op[4]_DLATCH_70_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <Databus<2>> created at line 43
WARNING:Xst:737 - Found 1-bit latch for signal <Alu_op[4]_Alu_op[4]_DLATCH_72_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <Databus<1>> created at line 43
    Found 1-bit tristate buffer for signal <Databus<0>> created at line 43
WARNING:Xst:737 - Found 1-bit latch for signal <reg_acc<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator equal for signal <reg_a[7]_reg_b[7]_equal_11_o> created at line 108
    Found 8-bit comparator greater for signal <reg_a[7]_reg_b[7]_LessThan_12_o> created at line 116
    Found 8-bit comparator greater for signal <reg_b[7]_reg_a[7]_LessThan_13_o> created at line 124
    Found 8-bit comparator lessequal for signal <n0009> created at line 131
    Found 8-bit comparator lessequal for signal <n0011> created at line 131
    Found 8-bit comparator lessequal for signal <n0016> created at line 138
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  42 Latch(s).
	inferred   6 Comparator(s).
	inferred 213 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <ALU> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ROM.vhd".
    Found 256x12-bit Read Only RAM for signal <_n0680>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <ROM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x12-bit single-port Read Only RAM                  : 1
 64x5-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 12-bit adder                                          : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
# Registers                                            : 1
 12-bit register                                       : 1
# Latches                                              : 62
 1-bit latch                                           : 62
# Comparators                                          : 6
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 297
 1-bit 2-to-1 multiplexer                              : 279
 1-bit 3-to-1 multiplexer                              : 8
 12-bit 2-to-1 multiplexer                             : 2
 3-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 3
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 39
 1-bit tristate buffer                                 : 39
# FSMs                                                 : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MAIN_CONTROL>.
The following registers are absorbed into counter <prog_count>: 1 register on signal <prog_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Reg_instruct[5]_GND_6_o_wide_mux_0_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Reg_instruct<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MAIN_CONTROL> synthesized (advanced).

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0680> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 12-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Program_counter<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x12-bit single-port distributed Read Only RAM      : 1
 64x5-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 5
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
# Counters                                             : 1
 12-bit up counter                                     : 1
# Comparators                                          : 6
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 296
 1-bit 2-to-1 multiplexer                              : 279
 1-bit 3-to-1 multiplexer                              : 8
 12-bit 2-to-1 multiplexer                             : 1
 3-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 3
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <controlador/FSM_0> on signal <CurrentState[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 ini          | 000
 sleep        | 001
 get_instruct | 010
 get_operand  | 011
 execute      | 100
 stall        | 101
--------------------------
WARNING:Xst:1710 - FF/Latch <controlador/Reg_operand_8> (without init value) has a constant value of 0 in block <bloque_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <controlador/Reg_operand_10> (without init value) has a constant value of 0 in block <bloque_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <controlador/Reg_operand_11> (without init value) has a constant value of 0 in block <bloque_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <controlador/Reg_operand_9> (without init value) has a constant value of 0 in block <bloque_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit bloque_control: 12 internal tristates are replaced by logic (pull-up yes): ROM_Addr<0>, ROM_Addr<10>, ROM_Addr<11>, ROM_Addr<1>, ROM_Addr<2>, ROM_Addr<3>, ROM_Addr<4>, ROM_Addr<5>, ROM_Addr<6>, ROM_Addr<7>, ROM_Addr<8>, ROM_Addr<9>.
WARNING:Xst:2040 - Unit bloque_control: 8 multi-source signals are replaced by logic (pull-up yes): Databus<0>_MLTSRCEDGE, Databus<1>_MLTSRCEDGE, Databus<2>_MLTSRCEDGE, Databus<3>_MLTSRCEDGE, Databus<4>_MLTSRCEDGE, Databus<5>_MLTSRCEDGE, Databus<6>_MLTSRCEDGE, Databus<7>_MLTSRCEDGE.

Optimizing unit <bloque_control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bloque_control, actual ratio is 3.
FlipFlop controlador/CurrentState_FSM_FFd1 has been replicated 2 time(s)
FlipFlop controlador/CurrentState_FSM_FFd2 has been replicated 1 time(s)
FlipFlop controlador/CurrentState_FSM_FFd3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bloque_control.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 353
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 44
#      LUT3                        : 30
#      LUT4                        : 19
#      LUT5                        : 48
#      LUT6                        : 108
#      MUXCY                       : 32
#      MUXF7                       : 25
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 78
#      FDC                         : 8
#      FDCE                        : 12
#      LD                          : 58
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 2
#      OBUFT                       : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              78  out of  18224     0%  
 Number of Slice LUTs:                  250  out of   9112     2%  
    Number used as Logic:               250  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    276
   Number with an unused Flip Flop:     198  out of    276    71%  
   Number with an unused LUT:            26  out of    276     9%  
   Number of fully used LUT-FF pairs:    52  out of    276    18%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------+--------------------------------------------------+-------+
Clock Signal                                                                          | Clock buffer(FF name)                            | Load  |
--------------------------------------------------------------------------------------+--------------------------------------------------+-------+
Clk                                                                                   | BUFGP                                            | 20    |
controlador/CurrentState[2]_PWR_126_o_Mux_289_o(controlador/CurrentState__n0671<3>1:O)| NONE(*)(controlador/Reg_operand_0)               | 8     |
controlador/CurrentState[2]_PWR_118_o_Mux_273_o(controlador/CurrentState__n0671<2>1:O)| NONE(*)(controlador/Reg_instruct_0)              | 8     |
alu_comp/_n0235<1>(alu_comp/_n0235<1>1:O)                                             | NONE(*)(alu_comp/FlagZ)                          | 1     |
alu_comp/_n0235<4>(alu_comp/_n0235<4>1:O)                                             | NONE(*)(alu_comp/Index_Reg_0)                    | 8     |
alu_comp/_n0235<2>(alu_comp/_n0235<2>1:O)                                             | NONE(*)(alu_comp/reg_a_0)                        | 8     |
alu_comp/_n0235<5>(alu_comp/_n0235<5>1:O)                                             | NONE(*)(alu_comp/Alu_op[4]_Alu_op[4]_DLATCH_72_q)| 9     |
alu_comp/_n0235<0>(alu_comp/_n0235<0>1:O)                                             | NONE(*)(alu_comp/reg_acc_0)                      | 8     |
alu_comp/_n0235<3>(alu_comp/_n0235<3>1:O)                                             | NONE(*)(alu_comp/reg_b_1)                        | 8     |
--------------------------------------------------------------------------------------+--------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.441ns (Maximum Frequency: 409.651MHz)
   Minimum input arrival time before clock: 3.829ns
   Maximum output required time after clock: 7.537ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 2.441ns (frequency: 409.651MHz)
  Total number of paths / destination ports: 300 / 32
-------------------------------------------------------------------------
Delay:               2.441ns (Levels of Logic = 13)
  Source:            controlador/CurrentState_FSM_FFd1_1 (FF)
  Destination:       controlador/prog_count_11 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: controlador/CurrentState_FSM_FFd1_1 to controlador/prog_count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  controlador/CurrentState_FSM_FFd1_1 (controlador/CurrentState_FSM_FFd1_1)
     LUT6:I4->O            1   0.203   0.579  controlador/set_prog_count_inv1 (controlador/set_prog_count_inv)
     MUXCY:CI->O           1   0.019   0.000  controlador/Mcount_prog_count_cy<0> (controlador/Mcount_prog_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Mcount_prog_count_cy<1> (controlador/Mcount_prog_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Mcount_prog_count_cy<2> (controlador/Mcount_prog_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Mcount_prog_count_cy<3> (controlador/Mcount_prog_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Mcount_prog_count_cy<4> (controlador/Mcount_prog_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Mcount_prog_count_cy<5> (controlador/Mcount_prog_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Mcount_prog_count_cy<6> (controlador/Mcount_prog_count_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Mcount_prog_count_cy<7> (controlador/Mcount_prog_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Mcount_prog_count_cy<8> (controlador/Mcount_prog_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Mcount_prog_count_cy<9> (controlador/Mcount_prog_count_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  controlador/Mcount_prog_count_cy<10> (controlador/Mcount_prog_count_cy<10>)
     XORCY:CI->O           1   0.180   0.000  controlador/Mcount_prog_count_xor<11> (controlador/Mcount_prog_count11)
     FDCE:D                    0.102          controlador/prog_count_11
    ----------------------------------------
    Total                      2.441ns (1.141ns logic, 1.300ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu_comp/_n0235<0>'
  Clock period: 2.372ns (frequency: 421.656MHz)
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Delay:               2.372ns (Levels of Logic = 2)
  Source:            alu_comp/reg_acc_1 (LATCH)
  Destination:       alu_comp/reg_acc_2 (LATCH)
  Source Clock:      alu_comp/_n0235<0> falling
  Destination Clock: alu_comp/_n0235<0> falling

  Data Path: alu_comp/reg_acc_1 to alu_comp/reg_acc_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.498   0.849  alu_comp/reg_acc_1 (alu_comp/reg_acc_1)
     LUT6:I4->O            1   0.203   0.580  alu_comp/Mmux_Alu_op[4]_reg_acc[0]_Mux_40_o243 (alu_comp/Mmux_Alu_op[4]_reg_acc[0]_Mux_40_o242)
     LUT5:I4->O            1   0.205   0.000  alu_comp/Mmux_Alu_op[4]_reg_acc[0]_Mux_40_o245 (alu_comp/Alu_op[4]_reg_acc[2]_Mux_36_o)
     LD:D                      0.037          alu_comp/reg_acc_2
    ----------------------------------------
    Total                      2.372ns (0.943ns logic, 1.429ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 31 / 28
-------------------------------------------------------------------------
Offset:              3.529ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       controlador/prog_count_11 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to controlador/prog_count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Reset_IBUF (Reset_IBUF)
     INV:I->O             20   0.206   1.092  controlador/Reset_inv1_INV_0 (controlador/Reset_inv)
     FDCE:CLR                  0.430          controlador/prog_count_0
    ----------------------------------------
    Total                      3.529ns (1.858ns logic, 1.671ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'alu_comp/_n0235<4>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.311ns (Levels of Logic = 2)
  Source:            Databus<4> (PAD)
  Destination:       alu_comp/Index_Reg_4 (LATCH)
  Destination Clock: alu_comp/_n0235<4> falling

  Data Path: Databus<4> to alu_comp/Index_Reg_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           6   1.222   0.849  Databus_4_IOBUF (N27)
     LUT3:I1->O            1   0.203   0.000  alu_comp/Mmux_Alu_op[4]_Index_Reg[4]_Mux_82_o11 (alu_comp/Alu_op[4]_Index_Reg[4]_Mux_82_o)
     LD:D                      0.037          alu_comp/Index_Reg_4
    ----------------------------------------
    Total                      2.311ns (1.462ns logic, 0.849ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'alu_comp/_n0235<2>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.311ns (Levels of Logic = 2)
  Source:            Databus<5> (PAD)
  Destination:       alu_comp/reg_a_5 (LATCH)
  Destination Clock: alu_comp/_n0235<2> falling

  Data Path: Databus<5> to alu_comp/reg_a_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           6   1.222   0.849  Databus_5_IOBUF (N26)
     LUT3:I1->O            2   0.203   0.000  alu_comp/Alu_op[4]_reg_a[5]_Mux_48_o1 (alu_comp/Alu_op[4]_reg_a[5]_Mux_48_o)
     LD:D                      0.037          alu_comp/reg_a_5
    ----------------------------------------
    Total                      2.311ns (1.462ns logic, 0.849ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'alu_comp/_n0235<0>'
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Offset:              3.829ns (Levels of Logic = 4)
  Source:            Databus<4> (PAD)
  Destination:       alu_comp/reg_acc_4 (LATCH)
  Destination Clock: alu_comp/_n0235<0> falling

  Data Path: Databus<4> to alu_comp/reg_acc_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           6   1.222   1.089  Databus_4_IOBUF (N27)
     LUT5:I0->O            1   0.203   0.000  alu_comp/Mmux_Alu_op[4]_reg_acc[0]_Mux_40_o282_SW1_F (N128)
     MUXF7:I0->O           1   0.131   0.944  alu_comp/Mmux_Alu_op[4]_reg_acc[0]_Mux_40_o282_SW1 (N112)
     LUT6:I0->O            1   0.203   0.000  alu_comp/Mmux_Alu_op[4]_reg_acc[0]_Mux_40_o285 (alu_comp/Alu_op[4]_reg_acc[4]_Mux_32_o)
     LD:D                      0.037          alu_comp/reg_acc_4
    ----------------------------------------
    Total                      3.829ns (1.796ns logic, 2.033ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'alu_comp/_n0235<3>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.311ns (Levels of Logic = 2)
  Source:            Databus<5> (PAD)
  Destination:       alu_comp/reg_b_5 (LATCH)
  Destination Clock: alu_comp/_n0235<3> falling

  Data Path: Databus<5> to alu_comp/reg_b_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           6   1.222   0.849  Databus_5_IOBUF (N26)
     LUT3:I1->O            2   0.203   0.000  alu_comp/Alu_op[4]_reg_a[5]_Mux_48_o1 (alu_comp/Alu_op[4]_reg_a[5]_Mux_48_o)
     LD:D                      0.037          alu_comp/reg_b_5
    ----------------------------------------
    Total                      2.311ns (1.462ns logic, 0.849ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'controlador/CurrentState[2]_PWR_118_o_Mux_273_o'
  Total number of paths / destination ports: 247 / 19
-------------------------------------------------------------------------
Offset:              7.537ns (Levels of Logic = 4)
  Source:            controlador/Reg_instruct_5 (LATCH)
  Destination:       Databus<7> (PAD)
  Source Clock:      controlador/CurrentState[2]_PWR_118_o_Mux_273_o falling

  Data Path: controlador/Reg_instruct_5 to Databus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              25   0.498   1.440  controlador/Reg_instruct_5 (controlador/Reg_instruct_5)
     LUT4:I0->O            1   0.203   0.684  controlador/Mmux_CurrentState[2]_PWR_85_o_Mux_207_o1_SW0 (N22)
     LUT6:I4->O            9   0.203   0.934  controlador/Mmux_CurrentState[2]_PWR_85_o_Mux_207_o1 (controlador/CurrentState[2]_PWR_85_o_Mux_207_o)
     LUT2:I0->O            8   0.203   0.802  N91 (N9)
     IOBUF:T->IO               2.571          Databus_7_IOBUF (Databus<7>)
    ----------------------------------------
    Total                      7.537ns (3.678ns logic, 3.859ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'controlador/CurrentState[2]_PWR_126_o_Mux_289_o'
  Total number of paths / destination ports: 96 / 16
-------------------------------------------------------------------------
Offset:              6.743ns (Levels of Logic = 12)
  Source:            controlador/Reg_operand_0 (LATCH)
  Destination:       RAM_Addr<7> (PAD)
  Source Clock:      controlador/CurrentState[2]_PWR_126_o_Mux_289_o falling

  Data Path: controlador/Reg_operand_0 to RAM_Addr<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.498   0.715  controlador/Reg_operand_0 (controlador/Reg_operand_0)
     LUT2:I1->O            1   0.205   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_lut<0> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<0> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<1> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<2> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<3> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<4> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<5> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<6> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<6>)
     XORCY:CI->O           2   0.180   0.721  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_xor<7> (controlador/Index_Reg[7]_Reg_operand[7]_add_20_OUT<7>)
     LUT5:I3->O            1   0.203   0.580  controlador/Mmux_Reg_instruct[4]_Reg_instruct[4]_MUX_101_o131 (controlador/Mmux_Reg_instruct[4]_Reg_instruct[4]_MUX_101_o13)
     LUT5:I4->O            1   0.205   0.579  controlador/Mmux_Reg_instruct[4]_Reg_instruct[4]_MUX_101_o133 (RAM_Addr_7_OBUFT)
     OBUFT:I->O                2.571          RAM_Addr_7_OBUFT (RAM_Addr<7>)
    ----------------------------------------
    Total                      6.743ns (4.148ns logic, 2.595ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'alu_comp/_n0235<4>'
  Total number of paths / destination ports: 136 / 8
-------------------------------------------------------------------------
Offset:              6.747ns (Levels of Logic = 12)
  Source:            alu_comp/Index_Reg_0 (LATCH)
  Destination:       RAM_Addr<7> (PAD)
  Source Clock:      alu_comp/_n0235<4> falling

  Data Path: alu_comp/Index_Reg_0 to RAM_Addr<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.721  alu_comp/Index_Reg_0 (alu_comp/Index_Reg_0)
     LUT2:I0->O            1   0.203   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_lut<0> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<0> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<1> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<2> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<3> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<4> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<5> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<6> (controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_cy<6>)
     XORCY:CI->O           2   0.180   0.721  controlador/Madd_Index_Reg[7]_Reg_operand[7]_add_20_OUT_xor<7> (controlador/Index_Reg[7]_Reg_operand[7]_add_20_OUT<7>)
     LUT5:I3->O            1   0.203   0.580  controlador/Mmux_Reg_instruct[4]_Reg_instruct[4]_MUX_101_o131 (controlador/Mmux_Reg_instruct[4]_Reg_instruct[4]_MUX_101_o13)
     LUT5:I4->O            1   0.205   0.579  controlador/Mmux_Reg_instruct[4]_Reg_instruct[4]_MUX_101_o133 (RAM_Addr_7_OBUFT)
     OBUFT:I->O                2.571          RAM_Addr_7_OBUFT (RAM_Addr<7>)
    ----------------------------------------
    Total                      6.747ns (4.146ns logic, 2.601ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 81 / 20
-------------------------------------------------------------------------
Offset:              7.120ns (Levels of Logic = 4)
  Source:            controlador/CurrentState_FSM_FFd3 (FF)
  Destination:       Databus<7> (PAD)
  Source Clock:      Clk rising

  Data Path: controlador/CurrentState_FSM_FFd3 to Databus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.447   1.072  controlador/CurrentState_FSM_FFd3 (controlador/CurrentState_FSM_FFd3)
     LUT4:I3->O            1   0.205   0.684  controlador/Mmux_CurrentState[2]_PWR_85_o_Mux_207_o1_SW0 (N22)
     LUT6:I4->O            9   0.203   0.934  controlador/Mmux_CurrentState[2]_PWR_85_o_Mux_207_o1 (controlador/CurrentState[2]_PWR_85_o_Mux_207_o)
     LUT2:I0->O            8   0.203   0.802  N91 (N9)
     IOBUF:T->IO               2.571          Databus_7_IOBUF (Databus<7>)
    ----------------------------------------
    Total                      7.120ns (3.629ns logic, 3.491ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'alu_comp/_n0235<5>'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              4.905ns (Levels of Logic = 2)
  Source:            alu_comp/Alu_op[4]_Alu_op[4]_DLATCH_59_q (LATCH)
  Destination:       Databus<7> (PAD)
  Source Clock:      alu_comp/_n0235<5> falling

  Data Path: alu_comp/Alu_op[4]_Alu_op[4]_DLATCH_59_q to Databus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               9   0.498   0.830  alu_comp/Alu_op[4]_Alu_op[4]_DLATCH_59_q (alu_comp/Alu_op[4]_Alu_op[4]_DLATCH_59_q)
     LUT2:I1->O            8   0.205   0.802  N91 (N9)
     IOBUF:T->IO               2.571          Databus_7_IOBUF (Databus<7>)
    ----------------------------------------
    Total                      4.905ns (3.274ns logic, 1.631ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Clk                                            |    2.441|         |         |         |
alu_comp/_n0235<1>                             |         |    4.483|         |         |
controlador/CurrentState[2]_PWR_118_o_Mux_273_o|         |    5.240|         |         |
controlador/CurrentState[2]_PWR_126_o_Mux_289_o|         |    2.424|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu_comp/_n0235<0>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Clk                                            |         |         |    8.706|         |
alu_comp/_n0235<0>                             |         |         |    2.372|         |
alu_comp/_n0235<2>                             |         |         |    5.674|         |
alu_comp/_n0235<3>                             |         |         |    5.324|         |
controlador/CurrentState[2]_PWR_118_o_Mux_273_o|         |         |    8.696|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu_comp/_n0235<1>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Clk                                            |         |         |    6.681|         |
alu_comp/_n0235<0>                             |         |         |    3.758|         |
alu_comp/_n0235<2>                             |         |         |    5.799|         |
alu_comp/_n0235<3>                             |         |         |    5.696|         |
controlador/CurrentState[2]_PWR_118_o_Mux_273_o|         |         |    6.672|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu_comp/_n0235<2>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Clk                                            |         |         |    4.005|         |
alu_comp/_n0235<0>                             |         |         |    1.485|         |
controlador/CurrentState[2]_PWR_118_o_Mux_273_o|         |         |    5.003|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu_comp/_n0235<3>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Clk                                            |         |         |    4.005|         |
alu_comp/_n0235<0>                             |         |         |    1.485|         |
controlador/CurrentState[2]_PWR_118_o_Mux_273_o|         |         |    5.003|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu_comp/_n0235<4>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Clk                                            |         |         |    5.009|         |
alu_comp/_n0235<0>                             |         |         |    1.485|         |
controlador/CurrentState[2]_PWR_118_o_Mux_273_o|         |         |    5.000|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu_comp/_n0235<5>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Clk                                            |         |         |    4.924|         |
alu_comp/_n0235<0>                             |         |         |    1.279|         |
controlador/CurrentState[2]_PWR_118_o_Mux_273_o|         |         |    5.020|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock controlador/CurrentState[2]_PWR_118_o_Mux_273_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    5.424|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controlador/CurrentState[2]_PWR_126_o_Mux_289_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    5.424|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.18 secs
 
--> 

Total memory usage is 294412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :    3 (   0 filtered)

