{
  "name": "index.md",
  "path": "docs/comb-lsi/index.md",
  "relative_path": "docs/comb-lsi/index.md",
  "layout": "circuitverse",
  "title": "Combinational LSI",
  "nav_order": 60,
  "has_children": true,
  "has_toc": false,
  "content": "<h1 class=\"no_toc\" id=\"combinational-lsi-components\">Combinational LSI components</h1>\n\n<p>Large scale integration combinational components such as <em>Read-only Memories</em> (ROMs), Arithmetic Logic Units (ALUs) and Programmable Logic Devices (PLDs) are described in chapter.</p>\n\n<h2 class=\"no_toc text-delta\" id=\"chapter-contents\">Chapter contents</h2>\n\n<!-- -*- engine:django -*- -->\n\n<ul>\n\t\n\t<li>Basic level\n\t\t<ul>\n\t\t\t\n\t\t\t<li>\n\t\t\t\t<a href=\"https://learn.circuitverse.org/docs/comb-lsi/alu.html\">ALU</a>\n\t\t\t\t\n\t\t\t</li>\n\t\t\t\n\t\t\t<li>\n\t\t\t\t<a href=\"https://learn.circuitverse.org/docs/comb-lsi/rom.html\">ROM</a>\n\t\t\t\t\n\t\t\t</li>\n\t\t\t\n\t\t</ul>\n\t</li>\n\t\n\t\n\t\n</ul>\n\n",
  "dir": "/docs/comb-lsi/",
  "url": "/docs/comb-lsi/",
  "raw_content": "# Combinational LSI components\n{: .no_toc}\n\nLarge scale integration combinational components such as *Read-only Memories* (ROMs), Arithmetic Logic Units (ALUs) and Programmable Logic Devices (PLDs) are described in chapter.\n\n\n## Chapter contents\n{: .no_toc .text-delta}\n\n{% include chapter_toc.html %}\n",
  "front_matter": {
    "layout": "circuitverse",
    "title": "Combinational LSI",
    "nav_order": 60,
    "has_children": true,
    "has_toc": false
  },
  "front_matter_defaults": {
  },
  "http_url": "https://learn.circuitverse.org/docs/comb-lsi/",
  "api_url": "https://learn.circuitverse.org/_api/pages/docs/comb-lsi/index.md"
}