Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Mon Mar 11 11:27:33 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>
   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>


