Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 30 19:34:23 2019
| Host         : DESKTOP-65QNE4G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/logd_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.741        0.000                      0                 6300        0.141        0.000                      0                 6300        4.600        0.000                       0                  2700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.741        0.000                      0                 6300        0.141        0.000                      0                 6300        4.600        0.000                       0                  2700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 6.111ns (74.901%)  route 2.048ns (25.099%))
  Logic Levels:           24  (CARRY4=20 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2725, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y90          DSP48E1                                      r  bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y90          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     3.538 r  bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     3.538    bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__1_n_106
    DSP48_X0Y91          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     4.615 r  bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__2/P[1]
                         net (fo=2, routed)           0.445     5.060    bd_0_i/hls_inst/inst/Z2o2_full_fu_1752_p2__2_n_104
    SLICE_X12Y225        LUT2 (Prop_lut2_I0_O)        0.043     5.103 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864[4]_i_16/O
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864[4]_i_16_n_0
    SLICE_X12Y225        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.286 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.286    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_10_n_0
    SLICE_X12Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.340 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.340    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_5_n_0
    SLICE_X12Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.394 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.394    bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[4]_i_4_n_0
    SLICE_X12Y228        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.559 r  bd_0_i/hls_inst/inst/Z2o2_small_reg_3864_reg[8]_i_5/O[1]
                         net (fo=2, routed)           0.994     6.553    bd_0_i/hls_inst/inst/Z2o2_cast_fu_1758_p4[3]
    SLICE_X29Y220        LUT2 (Prop_lut2_I1_O)        0.125     6.678 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853[3]_i_9/O
                         net (fo=1, routed)           0.000     6.678    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853[3]_i_9_n_0
    SLICE_X29Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.945 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.945    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[3]_i_6_n_0
    SLICE_X29Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.998 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.998    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[7]_i_6_n_0
    SLICE_X29Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.051 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.051    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[11]_i_6_n_0
    SLICE_X29Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.104 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.104    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[15]_i_6_n_0
    SLICE_X29Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.157 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.007     7.164    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[19]_i_6_n_0
    SLICE_X29Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.217 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.217    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[23]_i_6_n_0
    SLICE_X29Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.270 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.270    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[27]_i_6_n_0
    SLICE_X29Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.323 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.323    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[31]_i_6_n_0
    SLICE_X29Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.376 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.376    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[35]_i_6_n_0
    SLICE_X29Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.429 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.429    bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[39]_i_6_n_0
    SLICE_X29Y230        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.578 r  bd_0_i/hls_inst/inst/LogF_normal_L_2_reg_3853_reg[43]_i_6/O[3]
                         net (fo=3, routed)           0.602     8.180    bd_0_i/hls_inst/inst/Log1p_normal_fu_1782_p2[43]
    SLICE_X32Y231        LUT2 (Prop_lut2_I0_O)        0.120     8.300 r  bd_0_i/hls_inst/inst/tmp_256_reg_3858[0]_i_22/O
                         net (fo=1, routed)           0.000     8.300    bd_0_i/hls_inst/inst/tmp_256_reg_3858[0]_i_22_n_0
    SLICE_X32Y231        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.480 r  bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.480    bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]_i_16_n_0
    SLICE_X32Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.534 r  bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.534    bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]_i_8_n_0
    SLICE_X32Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.588 r  bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.588    bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]_i_3_n_0
    SLICE_X32Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.642 r  bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]_i_2_n_0
    SLICE_X32Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.696 r  bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    bd_0_i/hls_inst/inst/LogF_normal_L_fu_1795_p2[60]
    SLICE_X32Y235        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2725, unset)         0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y235        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X32Y235        FDRE (Setup_fdre_C_D)       -0.038    10.437    bd_0_i/hls_inst/inst/tmp_256_reg_3858_reg[0]
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  1.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_range_red_fu_448/logtable6_U/range_red_logtable6_rom_U/q0_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_range_red_fu_448/tmp_114_reg_2945_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.118ns (60.659%)  route 0.077ns (39.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2725, unset)         0.266     0.266    bd_0_i/hls_inst/inst/grp_range_red_fu_448/logtable6_U/range_red_logtable6_rom_U/ap_clk
    SLICE_X34Y229        FDRE                                         r  bd_0_i/hls_inst/inst/grp_range_red_fu_448/logtable6_U/range_red_logtable6_rom_U/q0_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y229        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/grp_range_red_fu_448/logtable6_U/range_red_logtable6_rom_U/q0_reg[60]/Q
                         net (fo=1, routed)           0.077     0.461    bd_0_i/hls_inst/inst/grp_range_red_fu_448/logtable6_q0[60]
    SLICE_X35Y229        FDRE                                         r  bd_0_i/hls_inst/inst/grp_range_red_fu_448/tmp_114_reg_2945_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2725, unset)         0.280     0.280    bd_0_i/hls_inst/inst/grp_range_red_fu_448/ap_clk
    SLICE_X35Y229        FDRE                                         r  bd_0_i/hls_inst/inst/grp_range_red_fu_448/tmp_114_reg_2945_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X35Y229        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/grp_range_red_fu_448/tmp_114_reg_2945_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X1Y85    bd_0_i/hls_inst/inst/grp_range_red_fu_448/p_0_out__1/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X13Y213  bd_0_i/hls_inst/inst/tmp_171_reg_3774_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X20Y213  bd_0_i/hls_inst/inst/A_reg_3790_reg[0]/C



