#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e80712cd50 .scope module, "read_register_tb" "read_register_tb" 2 3;
 .timescale 0 0;
v000001e8071bfc00_0 .var "ALU_operation", 3 0;
v000001e8071bfca0_0 .var "clk", 0 0;
v000001e8071bfd40_0 .net "out_data", 31 0, v000001e80712d110_0;  1 drivers
v000001e8071c0510_0 .var "rd_address", 4 0;
v000001e8071c0b50_0 .var "rd_data", 31 0;
v000001e8071bfed0_0 .var "reset_input", 0 0;
v000001e8071bff70_0 .var "rs_address", 4 0;
v000001e8071c0010_0 .var "rs_data", 31 0;
v000001e8071bfe30_0 .var "write_enabled", 0 0;
S_000001e80712cee0 .scope module, "dut" "read_register" 2 13, 3 7 0, S_000001e80712cd50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALU_operation";
    .port_info 1 /INPUT 5 "rs_address";
    .port_info 2 /INPUT 5 "rd_address";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset_input";
    .port_info 5 /INPUT 1 "write_enabled";
    .port_info 6 /INPUT 32 "rs_data";
    .port_info 7 /INPUT 32 "rd_data";
    .port_info 8 /OUTPUT 32 "out_data";
v000001e80712be20_0 .net "ALU_operation", 3 0, v000001e8071bfc00_0;  1 drivers
v000001e80712d070_0 .net "clk", 0 0, v000001e8071bfca0_0;  1 drivers
v000001e80712d110_0 .var "out_data", 31 0;
v000001e8071bf840_0 .net "rd_address", 4 0, v000001e8071c0510_0;  1 drivers
v000001e8071bf8e0_0 .net "rd_data", 31 0, v000001e8071c0b50_0;  1 drivers
v000001e8071bf980_0 .net "reset_input", 0 0, v000001e8071bfed0_0;  1 drivers
v000001e8071bfa20_0 .net "rs_address", 4 0, v000001e8071bff70_0;  1 drivers
v000001e8071bfac0_0 .net "rs_data", 31 0, v000001e8071c0010_0;  1 drivers
v000001e8071bfb60_0 .net "write_enabled", 0 0, v000001e8071bfe30_0;  1 drivers
E_000001e807179a70/0 .event negedge, v000001e8071bf980_0;
E_000001e807179a70/1 .event posedge, v000001e80712d070_0;
E_000001e807179a70 .event/or E_000001e807179a70/0, E_000001e807179a70/1;
    .scope S_000001e80712cee0;
T_0 ;
    %wait E_000001e807179a70;
    %load/vec4 v000001e8071bf980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e80712d110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e8071bfb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e8071bfac0_0;
    %assign/vec4 v000001e80712d110_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e80712cd50;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001e8071bfca0_0;
    %inv;
    %store/vec4 v000001e8071bfca0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e80712cd50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8071bfca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8071bfed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8071bfe30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e8071bff70_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001e8071c0510_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001e8071c0010_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001e8071c0b50_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8071bfc00_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8071bfe30_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001e8071c0010_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8071bfe30_0, 0, 1;
    %load/vec4 v000001e8071bfd40_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 53 "$display", "Test passed" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 55 "$display", "Test failed" {0 0 0};
T_2.1 ;
    %delay 100, 0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register-Write-tb.v";
    "./Register-Write.v";
