

================================================================
== Vitis HLS Report for 'mm1_stage_0_1'
================================================================
* Date:           Wed Jan 14 10:28:31 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   271425|   271425|  2.714 ms|  2.714 ms|  271425|  271425|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52      |mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1      |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57  |mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j  |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
        |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67      |mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2      |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i  |   271424|   271424|      4241|          -|          -|    64|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      530|      661|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      147|    -|
|Register             |        -|     -|       30|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     5|      560|      835|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52      |mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1      |        0|   0|    9|   52|    0|
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67      |mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2      |        0|   0|   10|   74|    0|
    |grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57  |mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j  |        0|   5|  511|  535|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                 |                                            |        0|   5|  530|  661|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |c_row_U  |mm1_stage_0_1_c_row  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                     |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_88_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln24_fu_82_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          15|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  43|          8|    1|          8|
    |ap_done         |   9|          2|    1|          2|
    |c_row_address0  |  20|          4|    6|         24|
    |c_row_ce0       |  20|          4|    1|          4|
    |c_row_ce1       |   9|          2|    1|          2|
    |c_row_d0        |  14|          3|   32|         96|
    |c_row_we0       |  14|          3|    1|          3|
    |i_fu_44         |   9|          2|    7|         14|
    |v611_write      |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 147|         30|   51|        155|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                          |  7|   0|    7|          0|
    |ap_done_reg                                                        |  1|   0|    1|          0|
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start_reg      |  1|   0|    1|          0|
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start_reg      |  1|   0|    1|          0|
    |grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_44                                                            |  7|   0|    7|          0|
    |tmp_cast_reg_126                                                   |  6|   0|   12|          6|
    |trunc_ln30_reg_121                                                 |  6|   0|    6|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              | 30|   0|   36|          6|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|v0_address0  |  out|   12|   ap_memory|             v0|         array|
|v0_ce0       |  out|    1|   ap_memory|             v0|         array|
|v0_q0        |   in|   32|   ap_memory|             v0|         array|
|v1_address0  |  out|   12|   ap_memory|             v1|         array|
|v1_ce0       |  out|    1|   ap_memory|             v1|         array|
|v1_q0        |   in|   32|   ap_memory|             v1|         array|
|v611_din     |  out|   32|     ap_fifo|           v611|       pointer|
|v611_full_n  |   in|    1|     ap_fifo|           v611|       pointer|
|v611_write   |  out|    1|     ap_fifo|           v611|       pointer|
+-------------+-----+-----+------------+---------------+--------------+

