//
// Copyright (c) 2011 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARAHB_ARBC_H_INC_
#define ___ARAHB_ARBC_H_INC_
#define ARAHB_MST_ID_CPU        0
#define ARAHB_MST_ID_COP        1
#define ARAHB_MST_ID_VCP        2
#define ARAHB_MST_ID_CSITE      3
#define ARAHB_MST_ID_UNUSED_04  4
#define ARAHB_MST_ID_AHBDMA     5
#define ARAHB_MST_ID_USB        6
#define ARAHB_MST_ID_APBDMA     7
#define ARAHB_MST_ID_UNUSED_08  8
#define ARAHB_MST_ID_SDMMC1     9
#define ARAHB_MST_ID_NAND       10
#define ARAHB_MST_ID_SNOR       11
#define ARAHB_MST_ID_SDMMC4     12
#define ARAHB_MST_ID_BSEV       13
#define ARAHB_MST_ID_SE 14
#define ARAHB_MST_ID_UNUSED_15  15
#define ARAHB_MST_ID_BSEA       16
#define ARAHB_MST_ID_USB3       17
#define ARAHB_MST_ID_USB2       18
#define ARAHB_MST_ID_SDMMC2     19
#define ARAHB_MST_ID_SDMMC3     20
#define ARAHB_MST_ID_UNUSED_21  21
#define ARAHB_MST_ID_UNUSED_22  22
#define ARAHB_MST_ID_UNUSED_23  23
#define ARAHB_MST_ID_UNUSED_24  24
#define ARAHB_MST_ID_UNUSED_25  25
#define ARAHB_MST_ID_UNUSED_26  26
#define ARAHB_MST_ID_UNUSED_27  27
#define ARAHB_MST_ID_UNUSED_28  28
#define ARAHB_MST_ID_UNUSED_29  29
#define ARAHB_MST_ID_UNUSED_30  30
#define ARAHB_MST_ID_DEFAULT    31
#define ARAHB_SLV_ID_AHBXBAR    1
#define ARAHB_SLV_ID_IDE        4
#define ARAHB_SLV_ID_EMEM       5
#define ARAHB_SLV_ID_USB        6
#define ARAHB_SLV_ID_SDMMC1     7
#define ARAHB_SLV_ID_SDMMC2     8
#define ARAHB_SLV_ID_USB2       9
#define ARAHB_SLV_ID_SDMMC3     10
#define ARAHB_SLV_ID_USB3       11
#define ARAHB_SLV_ID_SNOR       12
#define ARAHB_SLV_ID_SDMMC4     13
#define ARAHB_SLV_ID_TZRAM      14
#define ARAHB_SLV_ID_DEFAULT    15

// Reserved address 0 [0x0] 

// Register AHB_ARBITRATION_DISABLE_0  
#define AHB_ARBITRATION_DISABLE_0                       _MK_ADDR_CONST(0x4)
#define AHB_ARBITRATION_DISABLE_0_SECURE                        0x0
#define AHB_ARBITRATION_DISABLE_0_WORD_COUNT                    0x1
#define AHB_ARBITRATION_DISABLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_RESET_MASK                    _MK_MASK_CONST(0x801f7eef)
#define AHB_ARBITRATION_DISABLE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_READ_MASK                     _MK_MASK_CONST(0x801f7eef)
#define AHB_ARBITRATION_DISABLE_0_WRITE_MASK                    _MK_MASK_CONST(0x801f7eef)
#define AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_SHIFT                    _MK_SHIFT_CONST(31)
#define AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_RANGE                    31:31
#define AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_WOFFSET                  0x0
#define AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_ENABLE                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_DIS_BUS_PARK_DISABLE                  _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_SDMMC3_SHIFT                  _MK_SHIFT_CONST(20)
#define AHB_ARBITRATION_DISABLE_0_SDMMC3_FIELD                  _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_SDMMC3_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_SDMMC3_RANGE                  20:20
#define AHB_ARBITRATION_DISABLE_0_SDMMC3_WOFFSET                        0x0
#define AHB_ARBITRATION_DISABLE_0_SDMMC3_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_SDMMC3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC3_ENABLE                 _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC3_DISABLE                        _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_SDMMC2_SHIFT                  _MK_SHIFT_CONST(19)
#define AHB_ARBITRATION_DISABLE_0_SDMMC2_FIELD                  _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_SDMMC2_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_SDMMC2_RANGE                  19:19
#define AHB_ARBITRATION_DISABLE_0_SDMMC2_WOFFSET                        0x0
#define AHB_ARBITRATION_DISABLE_0_SDMMC2_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_SDMMC2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC2_ENABLE                 _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC2_DISABLE                        _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_USB2_SHIFT                    _MK_SHIFT_CONST(18)
#define AHB_ARBITRATION_DISABLE_0_USB2_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_USB2_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_USB2_RANGE                    18:18
#define AHB_ARBITRATION_DISABLE_0_USB2_WOFFSET                  0x0
#define AHB_ARBITRATION_DISABLE_0_USB2_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_USB2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_USB2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_USB2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_USB2_ENABLE                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_USB2_DISABLE                  _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_USB3_SHIFT                    _MK_SHIFT_CONST(17)
#define AHB_ARBITRATION_DISABLE_0_USB3_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_USB3_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_USB3_RANGE                    17:17
#define AHB_ARBITRATION_DISABLE_0_USB3_WOFFSET                  0x0
#define AHB_ARBITRATION_DISABLE_0_USB3_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_USB3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_USB3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_USB3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_USB3_ENABLE                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_USB3_DISABLE                  _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_BSEA_SHIFT                    _MK_SHIFT_CONST(16)
#define AHB_ARBITRATION_DISABLE_0_BSEA_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_BSEA_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_BSEA_RANGE                    16:16
#define AHB_ARBITRATION_DISABLE_0_BSEA_WOFFSET                  0x0
#define AHB_ARBITRATION_DISABLE_0_BSEA_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_BSEA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_BSEA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_BSEA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_BSEA_ENABLE                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_BSEA_DISABLE                  _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_SE_SHIFT                      _MK_SHIFT_CONST(14)
#define AHB_ARBITRATION_DISABLE_0_SE_FIELD                      _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_SE_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_SE_RANGE                      14:14
#define AHB_ARBITRATION_DISABLE_0_SE_WOFFSET                    0x0
#define AHB_ARBITRATION_DISABLE_0_SE_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_SE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SE_ENABLE                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_SE_DISABLE                    _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_BSEV_SHIFT                    _MK_SHIFT_CONST(13)
#define AHB_ARBITRATION_DISABLE_0_BSEV_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_BSEV_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_BSEV_RANGE                    13:13
#define AHB_ARBITRATION_DISABLE_0_BSEV_WOFFSET                  0x0
#define AHB_ARBITRATION_DISABLE_0_BSEV_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_BSEV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_BSEV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_BSEV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_BSEV_ENABLE                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_BSEV_DISABLE                  _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_SDMMC4_SHIFT                  _MK_SHIFT_CONST(12)
#define AHB_ARBITRATION_DISABLE_0_SDMMC4_FIELD                  _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_SDMMC4_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_SDMMC4_RANGE                  12:12
#define AHB_ARBITRATION_DISABLE_0_SDMMC4_WOFFSET                        0x0
#define AHB_ARBITRATION_DISABLE_0_SDMMC4_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_SDMMC4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC4_ENABLE                 _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC4_DISABLE                        _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_SNOR_SHIFT                    _MK_SHIFT_CONST(11)
#define AHB_ARBITRATION_DISABLE_0_SNOR_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_SNOR_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_SNOR_RANGE                    11:11
#define AHB_ARBITRATION_DISABLE_0_SNOR_WOFFSET                  0x0
#define AHB_ARBITRATION_DISABLE_0_SNOR_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SNOR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_SNOR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SNOR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SNOR_ENABLE                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_SNOR_DISABLE                  _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_NAND_SHIFT                    _MK_SHIFT_CONST(10)
#define AHB_ARBITRATION_DISABLE_0_NAND_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_NAND_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_NAND_RANGE                    10:10
#define AHB_ARBITRATION_DISABLE_0_NAND_WOFFSET                  0x0
#define AHB_ARBITRATION_DISABLE_0_NAND_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_NAND_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_NAND_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_NAND_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_NAND_ENABLE                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_NAND_DISABLE                  _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_SDMMC1_SHIFT                  _MK_SHIFT_CONST(9)
#define AHB_ARBITRATION_DISABLE_0_SDMMC1_FIELD                  _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_SDMMC1_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_SDMMC1_RANGE                  9:9
#define AHB_ARBITRATION_DISABLE_0_SDMMC1_WOFFSET                        0x0
#define AHB_ARBITRATION_DISABLE_0_SDMMC1_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_SDMMC1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC1_ENABLE                 _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_SDMMC1_DISABLE                        _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_APBDMA_SHIFT                  _MK_SHIFT_CONST(7)
#define AHB_ARBITRATION_DISABLE_0_APBDMA_FIELD                  _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_APBDMA_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_APBDMA_RANGE                  7:7
#define AHB_ARBITRATION_DISABLE_0_APBDMA_WOFFSET                        0x0
#define AHB_ARBITRATION_DISABLE_0_APBDMA_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_APBDMA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_APBDMA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_APBDMA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_APBDMA_ENABLE                 _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_APBDMA_DISABLE                        _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_USB_SHIFT                     _MK_SHIFT_CONST(6)
#define AHB_ARBITRATION_DISABLE_0_USB_FIELD                     _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_USB_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_USB_RANGE                     6:6
#define AHB_ARBITRATION_DISABLE_0_USB_WOFFSET                   0x0
#define AHB_ARBITRATION_DISABLE_0_USB_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_USB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_USB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_USB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_USB_ENABLE                    _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_USB_DISABLE                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_AHBDMA_SHIFT                  _MK_SHIFT_CONST(5)
#define AHB_ARBITRATION_DISABLE_0_AHBDMA_FIELD                  _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_AHBDMA_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_AHBDMA_RANGE                  5:5
#define AHB_ARBITRATION_DISABLE_0_AHBDMA_WOFFSET                        0x0
#define AHB_ARBITRATION_DISABLE_0_AHBDMA_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_AHBDMA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_AHBDMA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_AHBDMA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_AHBDMA_ENABLE                 _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_AHBDMA_DISABLE                        _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_CSITE_SHIFT                   _MK_SHIFT_CONST(3)
#define AHB_ARBITRATION_DISABLE_0_CSITE_FIELD                   _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_CSITE_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_CSITE_RANGE                   3:3
#define AHB_ARBITRATION_DISABLE_0_CSITE_WOFFSET                 0x0
#define AHB_ARBITRATION_DISABLE_0_CSITE_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_CSITE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_CSITE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_CSITE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_CSITE_ENABLE                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_CSITE_DISABLE                 _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_VCP_SHIFT                     _MK_SHIFT_CONST(2)
#define AHB_ARBITRATION_DISABLE_0_VCP_FIELD                     _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_VCP_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_VCP_RANGE                     2:2
#define AHB_ARBITRATION_DISABLE_0_VCP_WOFFSET                   0x0
#define AHB_ARBITRATION_DISABLE_0_VCP_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_VCP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_VCP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_VCP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_VCP_ENABLE                    _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_VCP_DISABLE                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_COP_SHIFT                     _MK_SHIFT_CONST(1)
#define AHB_ARBITRATION_DISABLE_0_COP_FIELD                     _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_COP_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_COP_RANGE                     1:1
#define AHB_ARBITRATION_DISABLE_0_COP_WOFFSET                   0x0
#define AHB_ARBITRATION_DISABLE_0_COP_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_COP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_COP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_COP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_COP_ENABLE                    _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_COP_DISABLE                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_DISABLE_0_CPU_SHIFT                     _MK_SHIFT_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_CPU_FIELD                     _MK_FIELD_CONST(0x1, AHB_ARBITRATION_DISABLE_0_CPU_SHIFT)
#define AHB_ARBITRATION_DISABLE_0_CPU_RANGE                     0:0
#define AHB_ARBITRATION_DISABLE_0_CPU_WOFFSET                   0x0
#define AHB_ARBITRATION_DISABLE_0_CPU_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_CPU_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_DISABLE_0_CPU_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_CPU_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_DISABLE_0_CPU_ENABLE                    _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_DISABLE_0_CPU_DISABLE                   _MK_ENUM_CONST(1)


// Register AHB_ARBITRATION_PRIORITY_CTRL_0  
#define AHB_ARBITRATION_PRIORITY_CTRL_0                 _MK_ADDR_CONST(0x8)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_SECURE                  0x0
#define AHB_ARBITRATION_PRIORITY_CTRL_0_WORD_COUNT                      0x1
#define AHB_ARBITRATION_PRIORITY_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_WEIGHT_SHIFT                       _MK_SHIFT_CONST(29)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_WEIGHT_FIELD                       _MK_FIELD_CONST(0x7, AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_WEIGHT_SHIFT)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_WEIGHT_RANGE                       31:29
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_WEIGHT_WOFFSET                     0x0
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_WEIGHT_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_WEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_WEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_WEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_SELECT_SHIFT                       _MK_SHIFT_CONST(0)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_SELECT_FIELD                       _MK_FIELD_CONST(0x1fffffff, AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_SELECT_SHIFT)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_SELECT_RANGE                       28:0
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_SELECT_WOFFSET                     0x0
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1fffffff)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_PRIORITY_CTRL_0_AHB_PRIORITY_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register AHB_ARBITRATION_USR_PROTECT_0  
#define AHB_ARBITRATION_USR_PROTECT_0                   _MK_ADDR_CONST(0xc)
#define AHB_ARBITRATION_USR_PROTECT_0_SECURE                    0x0
#define AHB_ARBITRATION_USR_PROTECT_0_WORD_COUNT                        0x1
#define AHB_ARBITRATION_USR_PROTECT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_RESET_MASK                        _MK_MASK_CONST(0x1ff)
#define AHB_ARBITRATION_USR_PROTECT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_READ_MASK                         _MK_MASK_CONST(0x1ff)
#define AHB_ARBITRATION_USR_PROTECT_0_WRITE_MASK                        _MK_MASK_CONST(0x1ff)
#define AHB_ARBITRATION_USR_PROTECT_0_CACHE_SHIFT                       _MK_SHIFT_CONST(8)
#define AHB_ARBITRATION_USR_PROTECT_0_CACHE_FIELD                       _MK_FIELD_CONST(0x1, AHB_ARBITRATION_USR_PROTECT_0_CACHE_SHIFT)
#define AHB_ARBITRATION_USR_PROTECT_0_CACHE_RANGE                       8:8
#define AHB_ARBITRATION_USR_PROTECT_0_CACHE_WOFFSET                     0x0
#define AHB_ARBITRATION_USR_PROTECT_0_CACHE_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_CACHE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_USR_PROTECT_0_CACHE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_CACHE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_CACHE_ABT_DIS                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_USR_PROTECT_0_CACHE_ABT_EN                      _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_USR_PROTECT_0_ROM_SHIFT                 _MK_SHIFT_CONST(7)
#define AHB_ARBITRATION_USR_PROTECT_0_ROM_FIELD                 _MK_FIELD_CONST(0x1, AHB_ARBITRATION_USR_PROTECT_0_ROM_SHIFT)
#define AHB_ARBITRATION_USR_PROTECT_0_ROM_RANGE                 7:7
#define AHB_ARBITRATION_USR_PROTECT_0_ROM_WOFFSET                       0x0
#define AHB_ARBITRATION_USR_PROTECT_0_ROM_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_ROM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_USR_PROTECT_0_ROM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_ROM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_ROM_ABT_DIS                       _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_USR_PROTECT_0_ROM_ABT_EN                        _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_USR_PROTECT_0_APB_SHIFT                 _MK_SHIFT_CONST(6)
#define AHB_ARBITRATION_USR_PROTECT_0_APB_FIELD                 _MK_FIELD_CONST(0x1, AHB_ARBITRATION_USR_PROTECT_0_APB_SHIFT)
#define AHB_ARBITRATION_USR_PROTECT_0_APB_RANGE                 6:6
#define AHB_ARBITRATION_USR_PROTECT_0_APB_WOFFSET                       0x0
#define AHB_ARBITRATION_USR_PROTECT_0_APB_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_APB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_USR_PROTECT_0_APB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_APB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_APB_ABT_DIS                       _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_USR_PROTECT_0_APB_ABT_EN                        _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_USR_PROTECT_0_AHB_SHIFT                 _MK_SHIFT_CONST(5)
#define AHB_ARBITRATION_USR_PROTECT_0_AHB_FIELD                 _MK_FIELD_CONST(0x1, AHB_ARBITRATION_USR_PROTECT_0_AHB_SHIFT)
#define AHB_ARBITRATION_USR_PROTECT_0_AHB_RANGE                 5:5
#define AHB_ARBITRATION_USR_PROTECT_0_AHB_WOFFSET                       0x0
#define AHB_ARBITRATION_USR_PROTECT_0_AHB_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_AHB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_USR_PROTECT_0_AHB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_AHB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_AHB_ABT_DIS                       _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_USR_PROTECT_0_AHB_ABT_EN                        _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_USR_PROTECT_0_PPSB_SHIFT                        _MK_SHIFT_CONST(4)
#define AHB_ARBITRATION_USR_PROTECT_0_PPSB_FIELD                        _MK_FIELD_CONST(0x1, AHB_ARBITRATION_USR_PROTECT_0_PPSB_SHIFT)
#define AHB_ARBITRATION_USR_PROTECT_0_PPSB_RANGE                        4:4
#define AHB_ARBITRATION_USR_PROTECT_0_PPSB_WOFFSET                      0x0
#define AHB_ARBITRATION_USR_PROTECT_0_PPSB_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_PPSB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_USR_PROTECT_0_PPSB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_PPSB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_PPSB_ABT_DIS                      _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_USR_PROTECT_0_PPSB_ABT_EN                       _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_USR_PROTECT_0_IRAMD_SHIFT                       _MK_SHIFT_CONST(3)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMD_FIELD                       _MK_FIELD_CONST(0x1, AHB_ARBITRATION_USR_PROTECT_0_IRAMD_SHIFT)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMD_RANGE                       3:3
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMD_WOFFSET                     0x0
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMD_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMD_ABT_DIS                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMD_ABT_EN                      _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_USR_PROTECT_0_IRAMC_SHIFT                       _MK_SHIFT_CONST(2)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMC_FIELD                       _MK_FIELD_CONST(0x1, AHB_ARBITRATION_USR_PROTECT_0_IRAMC_SHIFT)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMC_RANGE                       2:2
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMC_WOFFSET                     0x0
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMC_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMC_ABT_DIS                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMC_ABT_EN                      _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_USR_PROTECT_0_IRAMB_SHIFT                       _MK_SHIFT_CONST(1)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMB_FIELD                       _MK_FIELD_CONST(0x1, AHB_ARBITRATION_USR_PROTECT_0_IRAMB_SHIFT)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMB_RANGE                       1:1
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMB_WOFFSET                     0x0
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMB_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMB_ABT_DIS                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMB_ABT_EN                      _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_USR_PROTECT_0_IRAMA_SHIFT                       _MK_SHIFT_CONST(0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMA_FIELD                       _MK_FIELD_CONST(0x1, AHB_ARBITRATION_USR_PROTECT_0_IRAMA_SHIFT)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMA_RANGE                       0:0
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMA_WOFFSET                     0x0
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMA_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMA_ABT_DIS                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_USR_PROTECT_0_IRAMA_ABT_EN                      _MK_ENUM_CONST(1)


// Register AHB_GIZMO_AHB_MEM_0  
#define AHB_GIZMO_AHB_MEM_0                     _MK_ADDR_CONST(0x10)
#define AHB_GIZMO_AHB_MEM_0_SECURE                      0x0
#define AHB_GIZMO_AHB_MEM_0_WORD_COUNT                  0x1
#define AHB_GIZMO_AHB_MEM_0_RESET_VAL                   _MK_MASK_CONST(0x20081)
#define AHB_GIZMO_AHB_MEM_0_RESET_MASK                  _MK_MASK_CONST(0xff0701c7)
#define AHB_GIZMO_AHB_MEM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_READ_MASK                   _MK_MASK_CONST(0xff0701c7)
#define AHB_GIZMO_AHB_MEM_0_WRITE_MASK                  _MK_MASK_CONST(0xff0701c7)
#define AHB_GIZMO_AHB_MEM_0_REQ_NEG_CNT_SHIFT                   _MK_SHIFT_CONST(24)
#define AHB_GIZMO_AHB_MEM_0_REQ_NEG_CNT_FIELD                   _MK_FIELD_CONST(0xff, AHB_GIZMO_AHB_MEM_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_AHB_MEM_0_REQ_NEG_CNT_RANGE                   31:24
#define AHB_GIZMO_AHB_MEM_0_REQ_NEG_CNT_WOFFSET                 0x0
#define AHB_GIZMO_AHB_MEM_0_REQ_NEG_CNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_REQ_NEG_CNT_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define AHB_GIZMO_AHB_MEM_0_REQ_NEG_CNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_REQ_NEG_CNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_GIZMO_AHB_MEM_0_IMMEDIATE_SHIFT                     _MK_SHIFT_CONST(18)
#define AHB_GIZMO_AHB_MEM_0_IMMEDIATE_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_MEM_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_AHB_MEM_0_IMMEDIATE_RANGE                     18:18
#define AHB_GIZMO_AHB_MEM_0_IMMEDIATE_WOFFSET                   0x0
#define AHB_GIZMO_AHB_MEM_0_IMMEDIATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_IMMEDIATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_MEM_0_IMMEDIATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_IMMEDIATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_IMMEDIATE_DISABLE                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_MEM_0_IMMEDIATE_ENABLE                    _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_SHIFT                     _MK_SHIFT_CONST(16)
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_FIELD                     _MK_FIELD_CONST(0x3, AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_RANGE                     17:16
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_WOFFSET                   0x0
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_DEFAULT                   _MK_MASK_CONST(0x2)
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                  _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                  _MK_ENUM_CONST(1)
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                  _MK_ENUM_CONST(2)
#define AHB_GIZMO_AHB_MEM_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                 _MK_ENUM_CONST(3)

#define AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_SHIFT                  _MK_SHIFT_CONST(8)
#define AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_FIELD                  _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_SHIFT)
#define AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_RANGE                  8:8
#define AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_WOFFSET                        0x0
#define AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_MEM_0_WR_WAIT_COMMIT_ON_1K_ENABLE                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_SHIFT                     _MK_SHIFT_CONST(7)
#define AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_RANGE                     7:7
#define AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_WOFFSET                   0x0
#define AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_DEFAULT                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_ENABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_MEM_0_DONT_SPLIT_AHB_WR_DISABLE                   _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                  _MK_SHIFT_CONST(6)
#define AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_FIELD                  _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_RANGE                  6:6
#define AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                        0x0
#define AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_MEM_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                      _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_SHIFT                  _MK_SHIFT_CONST(2)
#define AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_FIELD                  _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_RANGE                  2:2
#define AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_WOFFSET                        0x0
#define AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_MEM_0_ENB_FAST_REARBITRATE_ENABLE                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_SHIFT                   _MK_SHIFT_CONST(1)
#define AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_RANGE                   1:1
#define AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_WOFFSET                 0x0
#define AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_MEM_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_SHIFT                  _MK_SHIFT_CONST(0)
#define AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_FIELD                  _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_RANGE                  0:0
#define AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_WOFFSET                        0x0
#define AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_DEFAULT                        _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_MEM_0_ENABLE_SPLIT_ENABLE                 _MK_ENUM_CONST(1)


// Register AHB_GIZMO_APB_DMA_0  
#define AHB_GIZMO_APB_DMA_0                     _MK_ADDR_CONST(0x14)
#define AHB_GIZMO_APB_DMA_0_SECURE                      0x0
#define AHB_GIZMO_APB_DMA_0_WORD_COUNT                  0x1
#define AHB_GIZMO_APB_DMA_0_RESET_VAL                   _MK_MASK_CONST(0xa0000)
#define AHB_GIZMO_APB_DMA_0_RESET_MASK                  _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_APB_DMA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_READ_MASK                   _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_APB_DMA_0_WRITE_MASK                  _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_APB_DMA_0_REQ_NEG_CNT_SHIFT                   _MK_SHIFT_CONST(24)
#define AHB_GIZMO_APB_DMA_0_REQ_NEG_CNT_FIELD                   _MK_FIELD_CONST(0xff, AHB_GIZMO_APB_DMA_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_APB_DMA_0_REQ_NEG_CNT_RANGE                   31:24
#define AHB_GIZMO_APB_DMA_0_REQ_NEG_CNT_WOFFSET                 0x0
#define AHB_GIZMO_APB_DMA_0_REQ_NEG_CNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_REQ_NEG_CNT_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define AHB_GIZMO_APB_DMA_0_REQ_NEG_CNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_REQ_NEG_CNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_GIZMO_APB_DMA_0_RD_DATA_SHIFT                       _MK_SHIFT_CONST(19)
#define AHB_GIZMO_APB_DMA_0_RD_DATA_FIELD                       _MK_FIELD_CONST(0x1, AHB_GIZMO_APB_DMA_0_RD_DATA_SHIFT)
#define AHB_GIZMO_APB_DMA_0_RD_DATA_RANGE                       19:19
#define AHB_GIZMO_APB_DMA_0_RD_DATA_WOFFSET                     0x0
#define AHB_GIZMO_APB_DMA_0_RD_DATA_DEFAULT                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_APB_DMA_0_RD_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_GIZMO_APB_DMA_0_RD_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_RD_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_RD_DATA_NO_WAIT                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_APB_DMA_0_RD_DATA_WAIT                        _MK_ENUM_CONST(1)

#define AHB_GIZMO_APB_DMA_0_IMMEDIATE_SHIFT                     _MK_SHIFT_CONST(18)
#define AHB_GIZMO_APB_DMA_0_IMMEDIATE_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_APB_DMA_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_APB_DMA_0_IMMEDIATE_RANGE                     18:18
#define AHB_GIZMO_APB_DMA_0_IMMEDIATE_WOFFSET                   0x0
#define AHB_GIZMO_APB_DMA_0_IMMEDIATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_IMMEDIATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_APB_DMA_0_IMMEDIATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_IMMEDIATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_IMMEDIATE_DISABLE                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_APB_DMA_0_IMMEDIATE_ENABLE                    _MK_ENUM_CONST(1)

#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_SHIFT                     _MK_SHIFT_CONST(16)
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_FIELD                     _MK_FIELD_CONST(0x3, AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_RANGE                     17:16
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_WOFFSET                   0x0
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_DEFAULT                   _MK_MASK_CONST(0x2)
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                  _MK_ENUM_CONST(0)
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                  _MK_ENUM_CONST(1)
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                  _MK_ENUM_CONST(2)
#define AHB_GIZMO_APB_DMA_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                 _MK_ENUM_CONST(3)


// Reserved address 24 [0x18] 

// Reserved address 28 [0x1c] 

// Register AHB_GIZMO_USB_0  
#define AHB_GIZMO_USB_0                 _MK_ADDR_CONST(0x20)
#define AHB_GIZMO_USB_0_SECURE                  0x0
#define AHB_GIZMO_USB_0_WORD_COUNT                      0x1
#define AHB_GIZMO_USB_0_RESET_VAL                       _MK_MASK_CONST(0x20087)
#define AHB_GIZMO_USB_0_RESET_MASK                      _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_USB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_READ_MASK                       _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_USB_0_WRITE_MASK                      _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_USB_0_REQ_NEG_CNT_SHIFT                       _MK_SHIFT_CONST(24)
#define AHB_GIZMO_USB_0_REQ_NEG_CNT_FIELD                       _MK_FIELD_CONST(0xff, AHB_GIZMO_USB_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_USB_0_REQ_NEG_CNT_RANGE                       31:24
#define AHB_GIZMO_USB_0_REQ_NEG_CNT_WOFFSET                     0x0
#define AHB_GIZMO_USB_0_REQ_NEG_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_REQ_NEG_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define AHB_GIZMO_USB_0_REQ_NEG_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_REQ_NEG_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define AHB_GIZMO_USB_0_IMMEDIATE_SHIFT                 _MK_SHIFT_CONST(18)
#define AHB_GIZMO_USB_0_IMMEDIATE_FIELD                 _MK_FIELD_CONST(0x1, AHB_GIZMO_USB_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_USB_0_IMMEDIATE_RANGE                 18:18
#define AHB_GIZMO_USB_0_IMMEDIATE_WOFFSET                       0x0
#define AHB_GIZMO_USB_0_IMMEDIATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_IMMEDIATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB_0_IMMEDIATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_IMMEDIATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_IMMEDIATE_DISABLE                       _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB_0_IMMEDIATE_ENABLE                        _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_SHIFT                 _MK_SHIFT_CONST(16)
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_FIELD                 _MK_FIELD_CONST(0x3, AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_RANGE                 17:16
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_WOFFSET                       0x0
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_DEFAULT                       _MK_MASK_CONST(0x2)
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                      _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                      _MK_ENUM_CONST(1)
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                      _MK_ENUM_CONST(2)
#define AHB_GIZMO_USB_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                     _MK_ENUM_CONST(3)

#define AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_SHIFT                 _MK_SHIFT_CONST(7)
#define AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_FIELD                 _MK_FIELD_CONST(0x1, AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_RANGE                 7:7
#define AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_WOFFSET                       0x0
#define AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_DEFAULT                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_ENABLE                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB_0_DONT_SPLIT_AHB_WR_DISABLE                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                      _MK_SHIFT_CONST(6)
#define AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_RANGE                      6:6
#define AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                    0x0
#define AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                  _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_SHIFT                      _MK_SHIFT_CONST(2)
#define AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_RANGE                      2:2
#define AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_WOFFSET                    0x0
#define AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB_0_ENB_FAST_REARBITRATE_ENABLE                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_SHIFT                       _MK_SHIFT_CONST(1)
#define AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_FIELD                       _MK_FIELD_CONST(0x1, AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_RANGE                       1:1
#define AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_WOFFSET                     0x0
#define AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB_0_ENABLE_SPLIT_SHIFT                      _MK_SHIFT_CONST(0)
#define AHB_GIZMO_USB_0_ENABLE_SPLIT_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_USB_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_USB_0_ENABLE_SPLIT_RANGE                      0:0
#define AHB_GIZMO_USB_0_ENABLE_SPLIT_WOFFSET                    0x0
#define AHB_GIZMO_USB_0_ENABLE_SPLIT_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB_0_ENABLE_SPLIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB_0_ENABLE_SPLIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_ENABLE_SPLIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB_0_ENABLE_SPLIT_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB_0_ENABLE_SPLIT_ENABLE                     _MK_ENUM_CONST(1)


// Register AHB_GIZMO_AHB_XBAR_BRIDGE_0  
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0                     _MK_ADDR_CONST(0x24)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_SECURE                      0x0
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_WORD_COUNT                  0x1
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_RESET_VAL                   _MK_MASK_CONST(0x8d)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_SHIFT                     _MK_SHIFT_CONST(7)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_RANGE                     7:7
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_WOFFSET                   0x0
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_DEFAULT                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_ENABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_DONT_SPLIT_AHB_WR_DISABLE                   _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                  _MK_SHIFT_CONST(6)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_FIELD                  _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_RANGE                  6:6
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                        0x0
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                      _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_SHIFT                      _MK_SHIFT_CONST(4)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_FIELD                      _MK_FIELD_CONST(0x3, AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_SHIFT)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_RANGE                      5:4
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_WOFFSET                    0x0
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_DMA_BURST_1WORDS                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_DMA_BURST_4WORDS                   _MK_ENUM_CONST(1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_DMA_BURST_8WORDS                   _MK_ENUM_CONST(2)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_MAX_IP_BURSTSIZE_DMA_BURST_16WORDS                  _MK_ENUM_CONST(3)

#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_SHIFT                     _MK_SHIFT_CONST(3)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_RANGE                     3:3
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_WOFFSET                   0x0
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_DISABLE                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_IMMEDIATE_ENABLE                    _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_SHIFT                  _MK_SHIFT_CONST(2)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_FIELD                  _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_RANGE                  2:2
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_WOFFSET                        0x0
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENB_FAST_REARBITRATE_ENABLE                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_SHIFT                   _MK_SHIFT_CONST(1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_RANGE                   1:1
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_WOFFSET                 0x0
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_SHIFT                  _MK_SHIFT_CONST(0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_FIELD                  _MK_FIELD_CONST(0x1, AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_RANGE                  0:0
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_WOFFSET                        0x0
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_DEFAULT                        _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_AHB_XBAR_BRIDGE_0_ENABLE_SPLIT_ENABLE                 _MK_ENUM_CONST(1)


// Register AHB_GIZMO_CPU_AHB_BRIDGE_0  
#define AHB_GIZMO_CPU_AHB_BRIDGE_0                      _MK_ADDR_CONST(0x28)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_SECURE                       0x0
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_WORD_COUNT                   0x1
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RESET_VAL                    _MK_MASK_CONST(0x60000)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RESET_MASK                   _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_READ_MASK                    _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_WRITE_MASK                   _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_REQ_NEG_CNT_SHIFT                    _MK_SHIFT_CONST(24)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_REQ_NEG_CNT_FIELD                    _MK_FIELD_CONST(0xff, AHB_GIZMO_CPU_AHB_BRIDGE_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_REQ_NEG_CNT_RANGE                    31:24
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_REQ_NEG_CNT_WOFFSET                  0x0
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_REQ_NEG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_REQ_NEG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_REQ_NEG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_REQ_NEG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_SHIFT                        _MK_SHIFT_CONST(19)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_FIELD                        _MK_FIELD_CONST(0x1, AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_SHIFT)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_RANGE                        19:19
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_WOFFSET                      0x0
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_NO_WAIT                      _MK_ENUM_CONST(0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_RD_DATA_WAIT                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_SHIFT                      _MK_SHIFT_CONST(18)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_RANGE                      18:18
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_WOFFSET                    0x0
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_IMMEDIATE_ENABLE                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SHIFT                      _MK_SHIFT_CONST(16)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_FIELD                      _MK_FIELD_CONST(0x3, AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_RANGE                      17:16
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_WOFFSET                    0x0
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DEFAULT                    _MK_MASK_CONST(0x2)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                   _MK_ENUM_CONST(1)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                   _MK_ENUM_CONST(2)
#define AHB_GIZMO_CPU_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                  _MK_ENUM_CONST(3)


// Register AHB_GIZMO_COP_AHB_BRIDGE_0  
#define AHB_GIZMO_COP_AHB_BRIDGE_0                      _MK_ADDR_CONST(0x2c)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_SECURE                       0x0
#define AHB_GIZMO_COP_AHB_BRIDGE_0_WORD_COUNT                   0x1
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RESET_VAL                    _MK_MASK_CONST(0x60000)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RESET_MASK                   _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_READ_MASK                    _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_WRITE_MASK                   _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_REQ_NEG_CNT_SHIFT                    _MK_SHIFT_CONST(24)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_REQ_NEG_CNT_FIELD                    _MK_FIELD_CONST(0xff, AHB_GIZMO_COP_AHB_BRIDGE_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_REQ_NEG_CNT_RANGE                    31:24
#define AHB_GIZMO_COP_AHB_BRIDGE_0_REQ_NEG_CNT_WOFFSET                  0x0
#define AHB_GIZMO_COP_AHB_BRIDGE_0_REQ_NEG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_REQ_NEG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_REQ_NEG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_REQ_NEG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_SHIFT                        _MK_SHIFT_CONST(19)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_FIELD                        _MK_FIELD_CONST(0x1, AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_SHIFT)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_RANGE                        19:19
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_WOFFSET                      0x0
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_NO_WAIT                      _MK_ENUM_CONST(0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_RD_DATA_WAIT                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_SHIFT                      _MK_SHIFT_CONST(18)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_RANGE                      18:18
#define AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_WOFFSET                    0x0
#define AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_IMMEDIATE_ENABLE                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SHIFT                      _MK_SHIFT_CONST(16)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_FIELD                      _MK_FIELD_CONST(0x3, AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_RANGE                      17:16
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_WOFFSET                    0x0
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DEFAULT                    _MK_MASK_CONST(0x2)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                   _MK_ENUM_CONST(1)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                   _MK_ENUM_CONST(2)
#define AHB_GIZMO_COP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                  _MK_ENUM_CONST(3)


// Register AHB_GIZMO_XBAR_APB_CTLR_0  
#define AHB_GIZMO_XBAR_APB_CTLR_0                       _MK_ADDR_CONST(0x30)
#define AHB_GIZMO_XBAR_APB_CTLR_0_SECURE                        0x0
#define AHB_GIZMO_XBAR_APB_CTLR_0_WORD_COUNT                    0x1
#define AHB_GIZMO_XBAR_APB_CTLR_0_RESET_VAL                     _MK_MASK_CONST(0x8)
#define AHB_GIZMO_XBAR_APB_CTLR_0_RESET_MASK                    _MK_MASK_CONST(0x38)
#define AHB_GIZMO_XBAR_APB_CTLR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_XBAR_APB_CTLR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_XBAR_APB_CTLR_0_READ_MASK                     _MK_MASK_CONST(0x38)
#define AHB_GIZMO_XBAR_APB_CTLR_0_WRITE_MASK                    _MK_MASK_CONST(0x38)
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_SHIFT                        _MK_SHIFT_CONST(4)
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_FIELD                        _MK_FIELD_CONST(0x3, AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_SHIFT)
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_RANGE                        5:4
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_WOFFSET                      0x0
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_DMA_BURST_1WORDS                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_DMA_BURST_4WORDS                     _MK_ENUM_CONST(1)
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_DMA_BURST_8WORDS                     _MK_ENUM_CONST(2)
#define AHB_GIZMO_XBAR_APB_CTLR_0_MAX_IP_BURSTSIZE_DMA_BURST_16WORDS                    _MK_ENUM_CONST(3)

#define AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_SHIFT                       _MK_SHIFT_CONST(3)
#define AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_FIELD                       _MK_FIELD_CONST(0x1, AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_RANGE                       3:3
#define AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_WOFFSET                     0x0
#define AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_DISABLE                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_XBAR_APB_CTLR_0_IMMEDIATE_ENABLE                      _MK_ENUM_CONST(1)


// Register AHB_GIZMO_VCP_AHB_BRIDGE_0  
#define AHB_GIZMO_VCP_AHB_BRIDGE_0                      _MK_ADDR_CONST(0x34)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_SECURE                       0x0
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_WORD_COUNT                   0x1
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RESET_VAL                    _MK_MASK_CONST(0x60000)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RESET_MASK                   _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_READ_MASK                    _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_WRITE_MASK                   _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_REQ_NEG_CNT_SHIFT                    _MK_SHIFT_CONST(24)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_REQ_NEG_CNT_FIELD                    _MK_FIELD_CONST(0xff, AHB_GIZMO_VCP_AHB_BRIDGE_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_REQ_NEG_CNT_RANGE                    31:24
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_REQ_NEG_CNT_WOFFSET                  0x0
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_REQ_NEG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_REQ_NEG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_REQ_NEG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_REQ_NEG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_SHIFT                        _MK_SHIFT_CONST(19)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_FIELD                        _MK_FIELD_CONST(0x1, AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_SHIFT)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_RANGE                        19:19
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_WOFFSET                      0x0
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_NO_WAIT                      _MK_ENUM_CONST(0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_RD_DATA_WAIT                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_SHIFT                      _MK_SHIFT_CONST(18)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_RANGE                      18:18
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_WOFFSET                    0x0
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_IMMEDIATE_ENABLE                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SHIFT                      _MK_SHIFT_CONST(16)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_FIELD                      _MK_FIELD_CONST(0x3, AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_RANGE                      17:16
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_WOFFSET                    0x0
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DEFAULT                    _MK_MASK_CONST(0x2)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                   _MK_ENUM_CONST(1)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                   _MK_ENUM_CONST(2)
#define AHB_GIZMO_VCP_AHB_BRIDGE_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                  _MK_ENUM_CONST(3)


// Reserved address 56 [0x38] 

// Reserved address 60 [0x3c] 

// Register AHB_GIZMO_NAND_0  
#define AHB_GIZMO_NAND_0                        _MK_ADDR_CONST(0x40)
#define AHB_GIZMO_NAND_0_SECURE                         0x0
#define AHB_GIZMO_NAND_0_WORD_COUNT                     0x1
#define AHB_GIZMO_NAND_0_RESET_VAL                      _MK_MASK_CONST(0xa0000)
#define AHB_GIZMO_NAND_0_RESET_MASK                     _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_NAND_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_READ_MASK                      _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_NAND_0_WRITE_MASK                     _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_NAND_0_REQ_NEG_CNT_SHIFT                      _MK_SHIFT_CONST(24)
#define AHB_GIZMO_NAND_0_REQ_NEG_CNT_FIELD                      _MK_FIELD_CONST(0xff, AHB_GIZMO_NAND_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_NAND_0_REQ_NEG_CNT_RANGE                      31:24
#define AHB_GIZMO_NAND_0_REQ_NEG_CNT_WOFFSET                    0x0
#define AHB_GIZMO_NAND_0_REQ_NEG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_REQ_NEG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define AHB_GIZMO_NAND_0_REQ_NEG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_REQ_NEG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define AHB_GIZMO_NAND_0_RD_DATA_SHIFT                  _MK_SHIFT_CONST(19)
#define AHB_GIZMO_NAND_0_RD_DATA_FIELD                  _MK_FIELD_CONST(0x1, AHB_GIZMO_NAND_0_RD_DATA_SHIFT)
#define AHB_GIZMO_NAND_0_RD_DATA_RANGE                  19:19
#define AHB_GIZMO_NAND_0_RD_DATA_WOFFSET                        0x0
#define AHB_GIZMO_NAND_0_RD_DATA_DEFAULT                        _MK_MASK_CONST(0x1)
#define AHB_GIZMO_NAND_0_RD_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_NAND_0_RD_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_RD_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_RD_DATA_NO_WAIT                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_NAND_0_RD_DATA_WAIT                   _MK_ENUM_CONST(1)

#define AHB_GIZMO_NAND_0_IMMEDIATE_SHIFT                        _MK_SHIFT_CONST(18)
#define AHB_GIZMO_NAND_0_IMMEDIATE_FIELD                        _MK_FIELD_CONST(0x1, AHB_GIZMO_NAND_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_NAND_0_IMMEDIATE_RANGE                        18:18
#define AHB_GIZMO_NAND_0_IMMEDIATE_WOFFSET                      0x0
#define AHB_GIZMO_NAND_0_IMMEDIATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_IMMEDIATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_NAND_0_IMMEDIATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_IMMEDIATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_IMMEDIATE_DISABLE                      _MK_ENUM_CONST(0)
#define AHB_GIZMO_NAND_0_IMMEDIATE_ENABLE                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_SHIFT                        _MK_SHIFT_CONST(16)
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_FIELD                        _MK_FIELD_CONST(0x3, AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_RANGE                        17:16
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_WOFFSET                      0x0
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_DEFAULT                      _MK_MASK_CONST(0x2)
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                     _MK_ENUM_CONST(1)
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                     _MK_ENUM_CONST(2)
#define AHB_GIZMO_NAND_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                    _MK_ENUM_CONST(3)


// Reserved address 68 [0x44] 

// Register AHB_GIZMO_SDMMC4_0  
#define AHB_GIZMO_SDMMC4_0                      _MK_ADDR_CONST(0x48)
#define AHB_GIZMO_SDMMC4_0_SECURE                       0x0
#define AHB_GIZMO_SDMMC4_0_WORD_COUNT                   0x1
#define AHB_GIZMO_SDMMC4_0_RESET_VAL                    _MK_MASK_CONST(0x20087)
#define AHB_GIZMO_SDMMC4_0_RESET_MASK                   _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_READ_MASK                    _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC4_0_WRITE_MASK                   _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC4_0_REQ_NEG_CNT_SHIFT                    _MK_SHIFT_CONST(24)
#define AHB_GIZMO_SDMMC4_0_REQ_NEG_CNT_FIELD                    _MK_FIELD_CONST(0xff, AHB_GIZMO_SDMMC4_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_SDMMC4_0_REQ_NEG_CNT_RANGE                    31:24
#define AHB_GIZMO_SDMMC4_0_REQ_NEG_CNT_WOFFSET                  0x0
#define AHB_GIZMO_SDMMC4_0_REQ_NEG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_REQ_NEG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define AHB_GIZMO_SDMMC4_0_REQ_NEG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_REQ_NEG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_GIZMO_SDMMC4_0_IMMEDIATE_SHIFT                      _MK_SHIFT_CONST(18)
#define AHB_GIZMO_SDMMC4_0_IMMEDIATE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC4_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_SDMMC4_0_IMMEDIATE_RANGE                      18:18
#define AHB_GIZMO_SDMMC4_0_IMMEDIATE_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC4_0_IMMEDIATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_IMMEDIATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC4_0_IMMEDIATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_IMMEDIATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_IMMEDIATE_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC4_0_IMMEDIATE_ENABLE                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_SHIFT                      _MK_SHIFT_CONST(16)
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_FIELD                      _MK_FIELD_CONST(0x3, AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_RANGE                      17:16
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_DEFAULT                    _MK_MASK_CONST(0x2)
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                   _MK_ENUM_CONST(1)
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                   _MK_ENUM_CONST(2)
#define AHB_GIZMO_SDMMC4_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                  _MK_ENUM_CONST(3)

#define AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_SHIFT                      _MK_SHIFT_CONST(7)
#define AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_RANGE                      7:7
#define AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_ENABLE                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC4_0_DONT_SPLIT_AHB_WR_DISABLE                    _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                   _MK_SHIFT_CONST(6)
#define AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_RANGE                   6:6
#define AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC4_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_SHIFT                   _MK_SHIFT_CONST(2)
#define AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_RANGE                   2:2
#define AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_DISABLE                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC4_0_ENB_FAST_REARBITRATE_ENABLE                  _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_SHIFT                    _MK_SHIFT_CONST(1)
#define AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_FIELD                    _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_RANGE                    1:1
#define AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_WOFFSET                  0x0
#define AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                  _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC4_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                      _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_SHIFT                   _MK_SHIFT_CONST(0)
#define AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_RANGE                   0:0
#define AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_DEFAULT                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_DISABLE                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC4_0_ENABLE_SPLIT_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 76 [0x4c] 

// Register AHB_GIZMO_SE_0  
#define AHB_GIZMO_SE_0                  _MK_ADDR_CONST(0x50)
#define AHB_GIZMO_SE_0_SECURE                   0x0
#define AHB_GIZMO_SE_0_WORD_COUNT                       0x1
#define AHB_GIZMO_SE_0_RESET_VAL                        _MK_MASK_CONST(0x20000)
#define AHB_GIZMO_SE_0_RESET_MASK                       _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_SE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_READ_MASK                        _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_SE_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f0000)
#define AHB_GIZMO_SE_0_REQ_NEG_CNT_SHIFT                        _MK_SHIFT_CONST(24)
#define AHB_GIZMO_SE_0_REQ_NEG_CNT_FIELD                        _MK_FIELD_CONST(0xff, AHB_GIZMO_SE_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_SE_0_REQ_NEG_CNT_RANGE                        31:24
#define AHB_GIZMO_SE_0_REQ_NEG_CNT_WOFFSET                      0x0
#define AHB_GIZMO_SE_0_REQ_NEG_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_REQ_NEG_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define AHB_GIZMO_SE_0_REQ_NEG_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_REQ_NEG_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define AHB_GIZMO_SE_0_RD_DATA_SHIFT                    _MK_SHIFT_CONST(19)
#define AHB_GIZMO_SE_0_RD_DATA_FIELD                    _MK_FIELD_CONST(0x1, AHB_GIZMO_SE_0_RD_DATA_SHIFT)
#define AHB_GIZMO_SE_0_RD_DATA_RANGE                    19:19
#define AHB_GIZMO_SE_0_RD_DATA_WOFFSET                  0x0
#define AHB_GIZMO_SE_0_RD_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_RD_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SE_0_RD_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_RD_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_RD_DATA_INIT_ENUM                        NO_WAIT
#define AHB_GIZMO_SE_0_RD_DATA_NO_WAIT                  _MK_ENUM_CONST(0)
#define AHB_GIZMO_SE_0_RD_DATA_WAIT                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_SE_0_IMMEDIATE_SHIFT                  _MK_SHIFT_CONST(18)
#define AHB_GIZMO_SE_0_IMMEDIATE_FIELD                  _MK_FIELD_CONST(0x1, AHB_GIZMO_SE_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_SE_0_IMMEDIATE_RANGE                  18:18
#define AHB_GIZMO_SE_0_IMMEDIATE_WOFFSET                        0x0
#define AHB_GIZMO_SE_0_IMMEDIATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_IMMEDIATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SE_0_IMMEDIATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_IMMEDIATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_IMMEDIATE_INIT_ENUM                      DISABLE
#define AHB_GIZMO_SE_0_IMMEDIATE_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_SE_0_IMMEDIATE_ENABLE                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_SHIFT                  _MK_SHIFT_CONST(16)
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_FIELD                  _MK_FIELD_CONST(0x3, AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_RANGE                  17:16
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_WOFFSET                        0x0
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_DEFAULT                        _MK_MASK_CONST(0x2)
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_INIT_ENUM                      DMA_BURST_8WORDS
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                       _MK_ENUM_CONST(0)
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                       _MK_ENUM_CONST(1)
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                       _MK_ENUM_CONST(2)
#define AHB_GIZMO_SE_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                      _MK_ENUM_CONST(3)


// Register AHB_GIZMO_TZRAM_0  
#define AHB_GIZMO_TZRAM_0                       _MK_ADDR_CONST(0x54)
#define AHB_GIZMO_TZRAM_0_SECURE                        0x0
#define AHB_GIZMO_TZRAM_0_WORD_COUNT                    0x1
#define AHB_GIZMO_TZRAM_0_RESET_VAL                     _MK_MASK_CONST(0x81)
#define AHB_GIZMO_TZRAM_0_RESET_MASK                    _MK_MASK_CONST(0xc7)
#define AHB_GIZMO_TZRAM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_READ_MASK                     _MK_MASK_CONST(0xc7)
#define AHB_GIZMO_TZRAM_0_WRITE_MASK                    _MK_MASK_CONST(0xc7)
#define AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_SHIFT                       _MK_SHIFT_CONST(7)
#define AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_FIELD                       _MK_FIELD_CONST(0x1, AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_RANGE                       7:7
#define AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_WOFFSET                     0x0
#define AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_DEFAULT                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_ENABLE                      _MK_ENUM_CONST(0)
#define AHB_GIZMO_TZRAM_0_DONT_SPLIT_AHB_WR_DISABLE                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                    _MK_SHIFT_CONST(6)
#define AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_FIELD                    _MK_FIELD_CONST(0x1, AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_RANGE                    6:6
#define AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                  0x0
#define AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                  _MK_ENUM_CONST(0)
#define AHB_GIZMO_TZRAM_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                        _MK_ENUM_CONST(1)

#define AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_SHIFT                    _MK_SHIFT_CONST(2)
#define AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_FIELD                    _MK_FIELD_CONST(0x1, AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_RANGE                    2:2
#define AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_WOFFSET                  0x0
#define AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_DISABLE                  _MK_ENUM_CONST(0)
#define AHB_GIZMO_TZRAM_0_ENB_FAST_REARBITRATE_ENABLE                   _MK_ENUM_CONST(1)

#define AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_SHIFT                     _MK_SHIFT_CONST(1)
#define AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_RANGE                     1:1
#define AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_WOFFSET                   0x0
#define AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_TZRAM_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_SHIFT                    _MK_SHIFT_CONST(0)
#define AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_FIELD                    _MK_FIELD_CONST(0x1, AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_RANGE                    0:0
#define AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_WOFFSET                  0x0
#define AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_DEFAULT                  _MK_MASK_CONST(0x1)
#define AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_DISABLE                  _MK_ENUM_CONST(0)
#define AHB_GIZMO_TZRAM_0_ENABLE_SPLIT_ENABLE                   _MK_ENUM_CONST(1)


// Reserved address 88 [0x58] 

// Reserved address 92 [0x5c] 

// Reserved address 96 [0x60] 

// Register AHB_GIZMO_BSEV_0  
#define AHB_GIZMO_BSEV_0                        _MK_ADDR_CONST(0x64)
#define AHB_GIZMO_BSEV_0_SECURE                         0x0
#define AHB_GIZMO_BSEV_0_WORD_COUNT                     0x1
#define AHB_GIZMO_BSEV_0_RESET_VAL                      _MK_MASK_CONST(0x20000)
#define AHB_GIZMO_BSEV_0_RESET_MASK                     _MK_MASK_CONST(0xff1f0000)
#define AHB_GIZMO_BSEV_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_READ_MASK                      _MK_MASK_CONST(0xff1f0000)
#define AHB_GIZMO_BSEV_0_WRITE_MASK                     _MK_MASK_CONST(0xff1f0000)
#define AHB_GIZMO_BSEV_0_REQ_NEG_CNT_SHIFT                      _MK_SHIFT_CONST(24)
#define AHB_GIZMO_BSEV_0_REQ_NEG_CNT_FIELD                      _MK_FIELD_CONST(0xff, AHB_GIZMO_BSEV_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_BSEV_0_REQ_NEG_CNT_RANGE                      31:24
#define AHB_GIZMO_BSEV_0_REQ_NEG_CNT_WOFFSET                    0x0
#define AHB_GIZMO_BSEV_0_REQ_NEG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_REQ_NEG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define AHB_GIZMO_BSEV_0_REQ_NEG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_REQ_NEG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define AHB_GIZMO_BSEV_0_RESERVED_GIZMO_BSEV_SHIFT                      _MK_SHIFT_CONST(20)
#define AHB_GIZMO_BSEV_0_RESERVED_GIZMO_BSEV_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_BSEV_0_RESERVED_GIZMO_BSEV_SHIFT)
#define AHB_GIZMO_BSEV_0_RESERVED_GIZMO_BSEV_RANGE                      20:20
#define AHB_GIZMO_BSEV_0_RESERVED_GIZMO_BSEV_WOFFSET                    0x0
#define AHB_GIZMO_BSEV_0_RESERVED_GIZMO_BSEV_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_RESERVED_GIZMO_BSEV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_BSEV_0_RESERVED_GIZMO_BSEV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_RESERVED_GIZMO_BSEV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define AHB_GIZMO_BSEV_0_RD_DATA_SHIFT                  _MK_SHIFT_CONST(19)
#define AHB_GIZMO_BSEV_0_RD_DATA_FIELD                  _MK_FIELD_CONST(0x1, AHB_GIZMO_BSEV_0_RD_DATA_SHIFT)
#define AHB_GIZMO_BSEV_0_RD_DATA_RANGE                  19:19
#define AHB_GIZMO_BSEV_0_RD_DATA_WOFFSET                        0x0
#define AHB_GIZMO_BSEV_0_RD_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_RD_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_BSEV_0_RD_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_RD_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_RD_DATA_NO_WAIT                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_BSEV_0_RD_DATA_WAIT                   _MK_ENUM_CONST(1)

#define AHB_GIZMO_BSEV_0_IMMEDIATE_SHIFT                        _MK_SHIFT_CONST(18)
#define AHB_GIZMO_BSEV_0_IMMEDIATE_FIELD                        _MK_FIELD_CONST(0x1, AHB_GIZMO_BSEV_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_BSEV_0_IMMEDIATE_RANGE                        18:18
#define AHB_GIZMO_BSEV_0_IMMEDIATE_WOFFSET                      0x0
#define AHB_GIZMO_BSEV_0_IMMEDIATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_IMMEDIATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_BSEV_0_IMMEDIATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_IMMEDIATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_IMMEDIATE_DISABLE                      _MK_ENUM_CONST(0)
#define AHB_GIZMO_BSEV_0_IMMEDIATE_ENABLE                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_SHIFT                        _MK_SHIFT_CONST(16)
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_FIELD                        _MK_FIELD_CONST(0x3, AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_RANGE                        17:16
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_WOFFSET                      0x0
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_DEFAULT                      _MK_MASK_CONST(0x2)
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                     _MK_ENUM_CONST(1)
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                     _MK_ENUM_CONST(2)
#define AHB_GIZMO_BSEV_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                    _MK_ENUM_CONST(3)


// Reserved address 104 [0x68] 

// Reserved address 108 [0x6c] 

// Reserved address 112 [0x70] 

// Register AHB_GIZMO_BSEA_0  
#define AHB_GIZMO_BSEA_0                        _MK_ADDR_CONST(0x74)
#define AHB_GIZMO_BSEA_0_SECURE                         0x0
#define AHB_GIZMO_BSEA_0_WORD_COUNT                     0x1
#define AHB_GIZMO_BSEA_0_RESET_VAL                      _MK_MASK_CONST(0x20000)
#define AHB_GIZMO_BSEA_0_RESET_MASK                     _MK_MASK_CONST(0xff070000)
#define AHB_GIZMO_BSEA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEA_0_READ_MASK                      _MK_MASK_CONST(0xff070000)
#define AHB_GIZMO_BSEA_0_WRITE_MASK                     _MK_MASK_CONST(0xff070000)
#define AHB_GIZMO_BSEA_0_REQ_NEG_CNT_SHIFT                      _MK_SHIFT_CONST(24)
#define AHB_GIZMO_BSEA_0_REQ_NEG_CNT_FIELD                      _MK_FIELD_CONST(0xff, AHB_GIZMO_BSEA_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_BSEA_0_REQ_NEG_CNT_RANGE                      31:24
#define AHB_GIZMO_BSEA_0_REQ_NEG_CNT_WOFFSET                    0x0
#define AHB_GIZMO_BSEA_0_REQ_NEG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEA_0_REQ_NEG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define AHB_GIZMO_BSEA_0_REQ_NEG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEA_0_REQ_NEG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define AHB_GIZMO_BSEA_0_IMMEDIATE_SHIFT                        _MK_SHIFT_CONST(18)
#define AHB_GIZMO_BSEA_0_IMMEDIATE_FIELD                        _MK_FIELD_CONST(0x1, AHB_GIZMO_BSEA_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_BSEA_0_IMMEDIATE_RANGE                        18:18
#define AHB_GIZMO_BSEA_0_IMMEDIATE_WOFFSET                      0x0
#define AHB_GIZMO_BSEA_0_IMMEDIATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEA_0_IMMEDIATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_BSEA_0_IMMEDIATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEA_0_IMMEDIATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEA_0_IMMEDIATE_DISABLE                      _MK_ENUM_CONST(0)
#define AHB_GIZMO_BSEA_0_IMMEDIATE_ENABLE                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_SHIFT                        _MK_SHIFT_CONST(16)
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_FIELD                        _MK_FIELD_CONST(0x3, AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_RANGE                        17:16
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_WOFFSET                      0x0
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_DEFAULT                      _MK_MASK_CONST(0x2)
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                     _MK_ENUM_CONST(1)
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                     _MK_ENUM_CONST(2)
#define AHB_GIZMO_BSEA_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                    _MK_ENUM_CONST(3)


// Register AHB_GIZMO_NOR_0  
#define AHB_GIZMO_NOR_0                 _MK_ADDR_CONST(0x78)
#define AHB_GIZMO_NOR_0_SECURE                  0x0
#define AHB_GIZMO_NOR_0_WORD_COUNT                      0x1
#define AHB_GIZMO_NOR_0_RESET_VAL                       _MK_MASK_CONST(0x81)
#define AHB_GIZMO_NOR_0_RESET_MASK                      _MK_MASK_CONST(0xc7)
#define AHB_GIZMO_NOR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_READ_MASK                       _MK_MASK_CONST(0xc7)
#define AHB_GIZMO_NOR_0_WRITE_MASK                      _MK_MASK_CONST(0xc7)
#define AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_SHIFT                 _MK_SHIFT_CONST(7)
#define AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_FIELD                 _MK_FIELD_CONST(0x1, AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_RANGE                 7:7
#define AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_WOFFSET                       0x0
#define AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_DEFAULT                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_ENABLE                        _MK_ENUM_CONST(0)
#define AHB_GIZMO_NOR_0_DONT_SPLIT_AHB_WR_DISABLE                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                      _MK_SHIFT_CONST(6)
#define AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_RANGE                      6:6
#define AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                    0x0
#define AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_NOR_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                  _MK_ENUM_CONST(1)

#define AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_SHIFT                      _MK_SHIFT_CONST(2)
#define AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_RANGE                      2:2
#define AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_WOFFSET                    0x0
#define AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_NOR_0_ENB_FAST_REARBITRATE_ENABLE                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_SHIFT                       _MK_SHIFT_CONST(1)
#define AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_FIELD                       _MK_FIELD_CONST(0x1, AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_RANGE                       1:1
#define AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_WOFFSET                     0x0
#define AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_NOR_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_NOR_0_ENABLE_SPLIT_SHIFT                      _MK_SHIFT_CONST(0)
#define AHB_GIZMO_NOR_0_ENABLE_SPLIT_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_NOR_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_NOR_0_ENABLE_SPLIT_RANGE                      0:0
#define AHB_GIZMO_NOR_0_ENABLE_SPLIT_WOFFSET                    0x0
#define AHB_GIZMO_NOR_0_ENABLE_SPLIT_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_NOR_0_ENABLE_SPLIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_NOR_0_ENABLE_SPLIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_ENABLE_SPLIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_NOR_0_ENABLE_SPLIT_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_NOR_0_ENABLE_SPLIT_ENABLE                     _MK_ENUM_CONST(1)


// Register AHB_GIZMO_USB2_0  
#define AHB_GIZMO_USB2_0                        _MK_ADDR_CONST(0x7c)
#define AHB_GIZMO_USB2_0_SECURE                         0x0
#define AHB_GIZMO_USB2_0_WORD_COUNT                     0x1
#define AHB_GIZMO_USB2_0_RESET_VAL                      _MK_MASK_CONST(0x20087)
#define AHB_GIZMO_USB2_0_RESET_MASK                     _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_USB2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_READ_MASK                      _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_USB2_0_WRITE_MASK                     _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_USB2_0_REQ_NEG_CNT_SHIFT                      _MK_SHIFT_CONST(24)
#define AHB_GIZMO_USB2_0_REQ_NEG_CNT_FIELD                      _MK_FIELD_CONST(0xff, AHB_GIZMO_USB2_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_USB2_0_REQ_NEG_CNT_RANGE                      31:24
#define AHB_GIZMO_USB2_0_REQ_NEG_CNT_WOFFSET                    0x0
#define AHB_GIZMO_USB2_0_REQ_NEG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_REQ_NEG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define AHB_GIZMO_USB2_0_REQ_NEG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_REQ_NEG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define AHB_GIZMO_USB2_0_IMMEDIATE_SHIFT                        _MK_SHIFT_CONST(18)
#define AHB_GIZMO_USB2_0_IMMEDIATE_FIELD                        _MK_FIELD_CONST(0x1, AHB_GIZMO_USB2_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_USB2_0_IMMEDIATE_RANGE                        18:18
#define AHB_GIZMO_USB2_0_IMMEDIATE_WOFFSET                      0x0
#define AHB_GIZMO_USB2_0_IMMEDIATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_IMMEDIATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB2_0_IMMEDIATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_IMMEDIATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_IMMEDIATE_DISABLE                      _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB2_0_IMMEDIATE_ENABLE                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_SHIFT                        _MK_SHIFT_CONST(16)
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_FIELD                        _MK_FIELD_CONST(0x3, AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_RANGE                        17:16
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_WOFFSET                      0x0
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_DEFAULT                      _MK_MASK_CONST(0x2)
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                     _MK_ENUM_CONST(1)
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                     _MK_ENUM_CONST(2)
#define AHB_GIZMO_USB2_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                    _MK_ENUM_CONST(3)

#define AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_SHIFT                        _MK_SHIFT_CONST(7)
#define AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_FIELD                        _MK_FIELD_CONST(0x1, AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_RANGE                        7:7
#define AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_WOFFSET                      0x0
#define AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_DEFAULT                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_ENABLE                       _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB2_0_DONT_SPLIT_AHB_WR_DISABLE                      _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                     _MK_SHIFT_CONST(6)
#define AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_RANGE                     6:6
#define AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                   0x0
#define AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB2_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_SHIFT                     _MK_SHIFT_CONST(2)
#define AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_RANGE                     2:2
#define AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_WOFFSET                   0x0
#define AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_DISABLE                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB2_0_ENB_FAST_REARBITRATE_ENABLE                    _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_SHIFT                      _MK_SHIFT_CONST(1)
#define AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_RANGE                      1:1
#define AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_WOFFSET                    0x0
#define AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB2_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                        _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB2_0_ENABLE_SPLIT_SHIFT                     _MK_SHIFT_CONST(0)
#define AHB_GIZMO_USB2_0_ENABLE_SPLIT_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_USB2_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_USB2_0_ENABLE_SPLIT_RANGE                     0:0
#define AHB_GIZMO_USB2_0_ENABLE_SPLIT_WOFFSET                   0x0
#define AHB_GIZMO_USB2_0_ENABLE_SPLIT_DEFAULT                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB2_0_ENABLE_SPLIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB2_0_ENABLE_SPLIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_ENABLE_SPLIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB2_0_ENABLE_SPLIT_DISABLE                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB2_0_ENABLE_SPLIT_ENABLE                    _MK_ENUM_CONST(1)


// Register AHB_GIZMO_USB3_0  
#define AHB_GIZMO_USB3_0                        _MK_ADDR_CONST(0x80)
#define AHB_GIZMO_USB3_0_SECURE                         0x0
#define AHB_GIZMO_USB3_0_WORD_COUNT                     0x1
#define AHB_GIZMO_USB3_0_RESET_VAL                      _MK_MASK_CONST(0x20087)
#define AHB_GIZMO_USB3_0_RESET_MASK                     _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_USB3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_READ_MASK                      _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_USB3_0_WRITE_MASK                     _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_USB3_0_REQ_NEG_CNT_SHIFT                      _MK_SHIFT_CONST(24)
#define AHB_GIZMO_USB3_0_REQ_NEG_CNT_FIELD                      _MK_FIELD_CONST(0xff, AHB_GIZMO_USB3_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_USB3_0_REQ_NEG_CNT_RANGE                      31:24
#define AHB_GIZMO_USB3_0_REQ_NEG_CNT_WOFFSET                    0x0
#define AHB_GIZMO_USB3_0_REQ_NEG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_REQ_NEG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define AHB_GIZMO_USB3_0_REQ_NEG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_REQ_NEG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define AHB_GIZMO_USB3_0_IMMEDIATE_SHIFT                        _MK_SHIFT_CONST(18)
#define AHB_GIZMO_USB3_0_IMMEDIATE_FIELD                        _MK_FIELD_CONST(0x1, AHB_GIZMO_USB3_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_USB3_0_IMMEDIATE_RANGE                        18:18
#define AHB_GIZMO_USB3_0_IMMEDIATE_WOFFSET                      0x0
#define AHB_GIZMO_USB3_0_IMMEDIATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_IMMEDIATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB3_0_IMMEDIATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_IMMEDIATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_IMMEDIATE_DISABLE                      _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB3_0_IMMEDIATE_ENABLE                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_SHIFT                        _MK_SHIFT_CONST(16)
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_FIELD                        _MK_FIELD_CONST(0x3, AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_RANGE                        17:16
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_WOFFSET                      0x0
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_DEFAULT                      _MK_MASK_CONST(0x2)
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                     _MK_ENUM_CONST(1)
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                     _MK_ENUM_CONST(2)
#define AHB_GIZMO_USB3_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                    _MK_ENUM_CONST(3)

#define AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_SHIFT                        _MK_SHIFT_CONST(7)
#define AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_FIELD                        _MK_FIELD_CONST(0x1, AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_RANGE                        7:7
#define AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_WOFFSET                      0x0
#define AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_DEFAULT                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_ENABLE                       _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB3_0_DONT_SPLIT_AHB_WR_DISABLE                      _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                     _MK_SHIFT_CONST(6)
#define AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_RANGE                     6:6
#define AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                   0x0
#define AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB3_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                 _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_SHIFT                     _MK_SHIFT_CONST(2)
#define AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_RANGE                     2:2
#define AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_WOFFSET                   0x0
#define AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_DISABLE                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB3_0_ENB_FAST_REARBITRATE_ENABLE                    _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_SHIFT                      _MK_SHIFT_CONST(1)
#define AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_RANGE                      1:1
#define AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_WOFFSET                    0x0
#define AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB3_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                        _MK_ENUM_CONST(1)

#define AHB_GIZMO_USB3_0_ENABLE_SPLIT_SHIFT                     _MK_SHIFT_CONST(0)
#define AHB_GIZMO_USB3_0_ENABLE_SPLIT_FIELD                     _MK_FIELD_CONST(0x1, AHB_GIZMO_USB3_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_USB3_0_ENABLE_SPLIT_RANGE                     0:0
#define AHB_GIZMO_USB3_0_ENABLE_SPLIT_WOFFSET                   0x0
#define AHB_GIZMO_USB3_0_ENABLE_SPLIT_DEFAULT                   _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB3_0_ENABLE_SPLIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_GIZMO_USB3_0_ENABLE_SPLIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_ENABLE_SPLIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_GIZMO_USB3_0_ENABLE_SPLIT_DISABLE                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_USB3_0_ENABLE_SPLIT_ENABLE                    _MK_ENUM_CONST(1)


// Register AHB_GIZMO_SDMMC1_0  
#define AHB_GIZMO_SDMMC1_0                      _MK_ADDR_CONST(0x84)
#define AHB_GIZMO_SDMMC1_0_SECURE                       0x0
#define AHB_GIZMO_SDMMC1_0_WORD_COUNT                   0x1
#define AHB_GIZMO_SDMMC1_0_RESET_VAL                    _MK_MASK_CONST(0x20087)
#define AHB_GIZMO_SDMMC1_0_RESET_MASK                   _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_READ_MASK                    _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC1_0_WRITE_MASK                   _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC1_0_REQ_NEG_CNT_SHIFT                    _MK_SHIFT_CONST(24)
#define AHB_GIZMO_SDMMC1_0_REQ_NEG_CNT_FIELD                    _MK_FIELD_CONST(0xff, AHB_GIZMO_SDMMC1_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_SDMMC1_0_REQ_NEG_CNT_RANGE                    31:24
#define AHB_GIZMO_SDMMC1_0_REQ_NEG_CNT_WOFFSET                  0x0
#define AHB_GIZMO_SDMMC1_0_REQ_NEG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_REQ_NEG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define AHB_GIZMO_SDMMC1_0_REQ_NEG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_REQ_NEG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_GIZMO_SDMMC1_0_IMMEDIATE_SHIFT                      _MK_SHIFT_CONST(18)
#define AHB_GIZMO_SDMMC1_0_IMMEDIATE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC1_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_SDMMC1_0_IMMEDIATE_RANGE                      18:18
#define AHB_GIZMO_SDMMC1_0_IMMEDIATE_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC1_0_IMMEDIATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_IMMEDIATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC1_0_IMMEDIATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_IMMEDIATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_IMMEDIATE_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC1_0_IMMEDIATE_ENABLE                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_SHIFT                      _MK_SHIFT_CONST(16)
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_FIELD                      _MK_FIELD_CONST(0x3, AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_RANGE                      17:16
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_DEFAULT                    _MK_MASK_CONST(0x2)
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                   _MK_ENUM_CONST(1)
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                   _MK_ENUM_CONST(2)
#define AHB_GIZMO_SDMMC1_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                  _MK_ENUM_CONST(3)

#define AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_SHIFT                      _MK_SHIFT_CONST(7)
#define AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_RANGE                      7:7
#define AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_ENABLE                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC1_0_DONT_SPLIT_AHB_WR_DISABLE                    _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                   _MK_SHIFT_CONST(6)
#define AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_RANGE                   6:6
#define AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC1_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_SHIFT                   _MK_SHIFT_CONST(2)
#define AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_RANGE                   2:2
#define AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_DISABLE                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC1_0_ENB_FAST_REARBITRATE_ENABLE                  _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_SHIFT                    _MK_SHIFT_CONST(1)
#define AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_FIELD                    _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_RANGE                    1:1
#define AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_WOFFSET                  0x0
#define AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                  _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC1_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                      _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_SHIFT                   _MK_SHIFT_CONST(0)
#define AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_RANGE                   0:0
#define AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_DEFAULT                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_DISABLE                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC1_0_ENABLE_SPLIT_ENABLE                  _MK_ENUM_CONST(1)


// Register AHB_GIZMO_SDMMC2_0  
#define AHB_GIZMO_SDMMC2_0                      _MK_ADDR_CONST(0x88)
#define AHB_GIZMO_SDMMC2_0_SECURE                       0x0
#define AHB_GIZMO_SDMMC2_0_WORD_COUNT                   0x1
#define AHB_GIZMO_SDMMC2_0_RESET_VAL                    _MK_MASK_CONST(0x20087)
#define AHB_GIZMO_SDMMC2_0_RESET_MASK                   _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_READ_MASK                    _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC2_0_WRITE_MASK                   _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC2_0_REQ_NEG_CNT_SHIFT                    _MK_SHIFT_CONST(24)
#define AHB_GIZMO_SDMMC2_0_REQ_NEG_CNT_FIELD                    _MK_FIELD_CONST(0xff, AHB_GIZMO_SDMMC2_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_SDMMC2_0_REQ_NEG_CNT_RANGE                    31:24
#define AHB_GIZMO_SDMMC2_0_REQ_NEG_CNT_WOFFSET                  0x0
#define AHB_GIZMO_SDMMC2_0_REQ_NEG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_REQ_NEG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define AHB_GIZMO_SDMMC2_0_REQ_NEG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_REQ_NEG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_GIZMO_SDMMC2_0_IMMEDIATE_SHIFT                      _MK_SHIFT_CONST(18)
#define AHB_GIZMO_SDMMC2_0_IMMEDIATE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC2_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_SDMMC2_0_IMMEDIATE_RANGE                      18:18
#define AHB_GIZMO_SDMMC2_0_IMMEDIATE_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC2_0_IMMEDIATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_IMMEDIATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC2_0_IMMEDIATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_IMMEDIATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_IMMEDIATE_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC2_0_IMMEDIATE_ENABLE                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_SHIFT                      _MK_SHIFT_CONST(16)
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_FIELD                      _MK_FIELD_CONST(0x3, AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_RANGE                      17:16
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_DEFAULT                    _MK_MASK_CONST(0x2)
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                   _MK_ENUM_CONST(1)
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                   _MK_ENUM_CONST(2)
#define AHB_GIZMO_SDMMC2_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                  _MK_ENUM_CONST(3)

#define AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_SHIFT                      _MK_SHIFT_CONST(7)
#define AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_RANGE                      7:7
#define AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_ENABLE                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC2_0_DONT_SPLIT_AHB_WR_DISABLE                    _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                   _MK_SHIFT_CONST(6)
#define AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_RANGE                   6:6
#define AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC2_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_SHIFT                   _MK_SHIFT_CONST(2)
#define AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_RANGE                   2:2
#define AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_DISABLE                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC2_0_ENB_FAST_REARBITRATE_ENABLE                  _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_SHIFT                    _MK_SHIFT_CONST(1)
#define AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_FIELD                    _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_RANGE                    1:1
#define AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_WOFFSET                  0x0
#define AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                  _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC2_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                      _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_SHIFT                   _MK_SHIFT_CONST(0)
#define AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_RANGE                   0:0
#define AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_DEFAULT                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_DISABLE                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC2_0_ENABLE_SPLIT_ENABLE                  _MK_ENUM_CONST(1)


// Register AHB_GIZMO_SDMMC3_0  
#define AHB_GIZMO_SDMMC3_0                      _MK_ADDR_CONST(0x8c)
#define AHB_GIZMO_SDMMC3_0_SECURE                       0x0
#define AHB_GIZMO_SDMMC3_0_WORD_COUNT                   0x1
#define AHB_GIZMO_SDMMC3_0_RESET_VAL                    _MK_MASK_CONST(0x20087)
#define AHB_GIZMO_SDMMC3_0_RESET_MASK                   _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_READ_MASK                    _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC3_0_WRITE_MASK                   _MK_MASK_CONST(0xff0700c7)
#define AHB_GIZMO_SDMMC3_0_REQ_NEG_CNT_SHIFT                    _MK_SHIFT_CONST(24)
#define AHB_GIZMO_SDMMC3_0_REQ_NEG_CNT_FIELD                    _MK_FIELD_CONST(0xff, AHB_GIZMO_SDMMC3_0_REQ_NEG_CNT_SHIFT)
#define AHB_GIZMO_SDMMC3_0_REQ_NEG_CNT_RANGE                    31:24
#define AHB_GIZMO_SDMMC3_0_REQ_NEG_CNT_WOFFSET                  0x0
#define AHB_GIZMO_SDMMC3_0_REQ_NEG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_REQ_NEG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define AHB_GIZMO_SDMMC3_0_REQ_NEG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_REQ_NEG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_GIZMO_SDMMC3_0_IMMEDIATE_SHIFT                      _MK_SHIFT_CONST(18)
#define AHB_GIZMO_SDMMC3_0_IMMEDIATE_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC3_0_IMMEDIATE_SHIFT)
#define AHB_GIZMO_SDMMC3_0_IMMEDIATE_RANGE                      18:18
#define AHB_GIZMO_SDMMC3_0_IMMEDIATE_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC3_0_IMMEDIATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_IMMEDIATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC3_0_IMMEDIATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_IMMEDIATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_IMMEDIATE_DISABLE                    _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC3_0_IMMEDIATE_ENABLE                     _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_SHIFT                      _MK_SHIFT_CONST(16)
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_FIELD                      _MK_FIELD_CONST(0x3, AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_SHIFT)
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_RANGE                      17:16
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_DEFAULT                    _MK_MASK_CONST(0x2)
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_DMA_BURST_1WORDS                   _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_DMA_BURST_4WORDS                   _MK_ENUM_CONST(1)
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_DMA_BURST_8WORDS                   _MK_ENUM_CONST(2)
#define AHB_GIZMO_SDMMC3_0_MAX_AHB_BURSTSIZE_DMA_BURST_16WORDS                  _MK_ENUM_CONST(3)

#define AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_SHIFT                      _MK_SHIFT_CONST(7)
#define AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_FIELD                      _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_SHIFT)
#define AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_RANGE                      7:7
#define AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_WOFFSET                    0x0
#define AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_DEFAULT                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_ENABLE                     _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC3_0_DONT_SPLIT_AHB_WR_DISABLE                    _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_SHIFT                   _MK_SHIFT_CONST(6)
#define AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_SHIFT)
#define AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_RANGE                   6:6
#define AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_CHECK                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC3_0_ACCEPT_AHB_WR_ALWAYS_ACCEPT_ON_NOCHECK                       _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_SHIFT                   _MK_SHIFT_CONST(2)
#define AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_SHIFT)
#define AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_RANGE                   2:2
#define AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_DISABLE                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC3_0_ENB_FAST_REARBITRATE_ENABLE                  _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_SHIFT                    _MK_SHIFT_CONST(1)
#define AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_FIELD                    _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_SHIFT)
#define AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_RANGE                    1:1
#define AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_WOFFSET                  0x0
#define AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_NOT_SINGLE_DATA                  _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC3_0_FORCE_TO_AHB_SINGLE_SINGLE_DATA                      _MK_ENUM_CONST(1)

#define AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_SHIFT                   _MK_SHIFT_CONST(0)
#define AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_FIELD                   _MK_FIELD_CONST(0x1, AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_SHIFT)
#define AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_RANGE                   0:0
#define AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_WOFFSET                 0x0
#define AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_DEFAULT                 _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_DISABLE                 _MK_ENUM_CONST(0)
#define AHB_GIZMO_SDMMC3_0_ENABLE_SPLIT_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 144 [0x90] 

// Reserved address 148 [0x94] 

// Reserved address 152 [0x98] 

// Reserved address 156 [0x9c] 

// Reserved address 160 [0xa0] 

// Reserved address 164 [0xa4] 

// Reserved address 168 [0xa8] 

// Reserved address 172 [0xac] 

// Reserved address 176 [0xb0] 

// Reserved address 180 [0xb4] 

// Reserved address 184 [0xb8] 

// Reserved address 188 [0xbc] 

// Register AHB_AHB_ARB_TIMEOUT_0  
#define AHB_AHB_ARB_TIMEOUT_0                   _MK_ADDR_CONST(0xc0)
#define AHB_AHB_ARB_TIMEOUT_0_SECURE                    0x0
#define AHB_AHB_ARB_TIMEOUT_0_WORD_COUNT                        0x1
#define AHB_AHB_ARB_TIMEOUT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define AHB_AHB_ARB_TIMEOUT_0_RESET_MASK                        _MK_MASK_CONST(0x800000ff)
#define AHB_AHB_ARB_TIMEOUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define AHB_AHB_ARB_TIMEOUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_AHB_ARB_TIMEOUT_0_READ_MASK                         _MK_MASK_CONST(0x800000ff)
#define AHB_AHB_ARB_TIMEOUT_0_WRITE_MASK                        _MK_MASK_CONST(0x800000ff)
#define AHB_AHB_ARB_TIMEOUT_0_TIMEOUT_ENB_SHIFT                 _MK_SHIFT_CONST(31)
#define AHB_AHB_ARB_TIMEOUT_0_TIMEOUT_ENB_FIELD                 _MK_FIELD_CONST(0x1, AHB_AHB_ARB_TIMEOUT_0_TIMEOUT_ENB_SHIFT)
#define AHB_AHB_ARB_TIMEOUT_0_TIMEOUT_ENB_RANGE                 31:31
#define AHB_AHB_ARB_TIMEOUT_0_TIMEOUT_ENB_WOFFSET                       0x0
#define AHB_AHB_ARB_TIMEOUT_0_TIMEOUT_ENB_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_ARB_TIMEOUT_0_TIMEOUT_ENB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_AHB_ARB_TIMEOUT_0_TIMEOUT_ENB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_AHB_ARB_TIMEOUT_0_TIMEOUT_ENB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define AHB_AHB_ARB_TIMEOUT_0_MAX_TIMEOUT_CNT_SHIFT                     _MK_SHIFT_CONST(0)
#define AHB_AHB_ARB_TIMEOUT_0_MAX_TIMEOUT_CNT_FIELD                     _MK_FIELD_CONST(0xff, AHB_AHB_ARB_TIMEOUT_0_MAX_TIMEOUT_CNT_SHIFT)
#define AHB_AHB_ARB_TIMEOUT_0_MAX_TIMEOUT_CNT_RANGE                     7:0
#define AHB_AHB_ARB_TIMEOUT_0_MAX_TIMEOUT_CNT_WOFFSET                   0x0
#define AHB_AHB_ARB_TIMEOUT_0_MAX_TIMEOUT_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AHB_ARB_TIMEOUT_0_MAX_TIMEOUT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define AHB_AHB_ARB_TIMEOUT_0_MAX_TIMEOUT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AHB_ARB_TIMEOUT_0_MAX_TIMEOUT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register AHB_AHB_WRQ_EMPTY_0  
#define AHB_AHB_WRQ_EMPTY_0                     _MK_ADDR_CONST(0xc4)
#define AHB_AHB_WRQ_EMPTY_0_SECURE                      0x0
#define AHB_AHB_WRQ_EMPTY_0_WORD_COUNT                  0x1
#define AHB_AHB_WRQ_EMPTY_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define AHB_AHB_WRQ_EMPTY_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_CPU_AHB_WRQ_EMPTY_SHIFT                     _MK_SHIFT_CONST(0)
#define AHB_AHB_WRQ_EMPTY_0_CPU_AHB_WRQ_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, AHB_AHB_WRQ_EMPTY_0_CPU_AHB_WRQ_EMPTY_SHIFT)
#define AHB_AHB_WRQ_EMPTY_0_CPU_AHB_WRQ_EMPTY_RANGE                     0:0
#define AHB_AHB_WRQ_EMPTY_0_CPU_AHB_WRQ_EMPTY_WOFFSET                   0x0
#define AHB_AHB_WRQ_EMPTY_0_CPU_AHB_WRQ_EMPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_CPU_AHB_WRQ_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_CPU_AHB_WRQ_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_CPU_AHB_WRQ_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define AHB_AHB_WRQ_EMPTY_0_COP_AHB_WRQ_EMPTY_SHIFT                     _MK_SHIFT_CONST(1)
#define AHB_AHB_WRQ_EMPTY_0_COP_AHB_WRQ_EMPTY_FIELD                     _MK_FIELD_CONST(0x1, AHB_AHB_WRQ_EMPTY_0_COP_AHB_WRQ_EMPTY_SHIFT)
#define AHB_AHB_WRQ_EMPTY_0_COP_AHB_WRQ_EMPTY_RANGE                     1:1
#define AHB_AHB_WRQ_EMPTY_0_COP_AHB_WRQ_EMPTY_WOFFSET                   0x0
#define AHB_AHB_WRQ_EMPTY_0_COP_AHB_WRQ_EMPTY_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_COP_AHB_WRQ_EMPTY_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_COP_AHB_WRQ_EMPTY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AHB_WRQ_EMPTY_0_COP_AHB_WRQ_EMPTY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 200 [0xc8] 

// Reserved address 204 [0xcc] 

// Reserved address 208 [0xd0] 

// Reserved address 212 [0xd4] 

// Reserved address 216 [0xd8] 

// Register AHB_AHB_MEM_PREFETCH_CFG_X_0  
#define AHB_AHB_MEM_PREFETCH_CFG_X_0                    _MK_ADDR_CONST(0xdc)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_SECURE                     0x0
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_WORD_COUNT                         0x1
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER1_SHIFT                   _MK_SHIFT_CONST(0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER1_FIELD                   _MK_FIELD_CONST(0x1, AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER1_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER1_RANGE                   0:0
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER1_WOFFSET                 0x0
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER1_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER2_SHIFT                   _MK_SHIFT_CONST(1)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER2_FIELD                   _MK_FIELD_CONST(0x1, AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER2_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER2_RANGE                   1:1
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER2_WOFFSET                 0x0
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER2_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER3_SHIFT                   _MK_SHIFT_CONST(2)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER3_FIELD                   _MK_FIELD_CONST(0x1, AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER3_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER3_RANGE                   2:2
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER3_WOFFSET                 0x0
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER3_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER4_SHIFT                   _MK_SHIFT_CONST(3)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER4_FIELD                   _MK_FIELD_CONST(0x1, AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER4_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER4_RANGE                   3:3
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER4_WOFFSET                 0x0
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER4_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG_X_0_DISABLE_CHECK_SIZE_MASTER4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register AHB_ARBITRATION_XBAR_CTRL_0  
#define AHB_ARBITRATION_XBAR_CTRL_0                     _MK_ADDR_CONST(0xe0)
#define AHB_ARBITRATION_XBAR_CTRL_0_SECURE                      0x0
#define AHB_ARBITRATION_XBAR_CTRL_0_WORD_COUNT                  0x1
#define AHB_ARBITRATION_XBAR_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x30007)
#define AHB_ARBITRATION_XBAR_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x30007)
#define AHB_ARBITRATION_XBAR_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x30007)
#define AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_SHIFT                        _MK_SHIFT_CONST(17)
#define AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_FIELD                        _MK_FIELD_CONST(0x1, AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_SHIFT)
#define AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_RANGE                        17:17
#define AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_WOFFSET                      0x0
#define AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_NOT_DONE                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_XBAR_CTRL_0_SMMU_INIT_DONE_DONE                 _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_SHIFT                 _MK_SHIFT_CONST(16)
#define AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_FIELD                 _MK_FIELD_CONST(0x1, AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_SHIFT)
#define AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_RANGE                 16:16
#define AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_WOFFSET                       0x0
#define AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_NOT_DONE                      _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_DONE                  _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_SHIFT                   _MK_SHIFT_CONST(2)
#define AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_SHIFT)
#define AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_RANGE                   2:2
#define AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_WOFFSET                 0x0
#define AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_XBAR_CTRL_0_PPSB_STOPCLK_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_SHIFT                      _MK_SHIFT_CONST(1)
#define AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_FIELD                      _MK_FIELD_CONST(0x1, AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_SHIFT)
#define AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_RANGE                      1:1
#define AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_WOFFSET                    0x0
#define AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_ENABLE                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_XBAR_CTRL_0_HOLD_DIS_DISABLE                    _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_SHIFT                      _MK_SHIFT_CONST(0)
#define AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_FIELD                      _MK_FIELD_CONST(0x1, AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_SHIFT)
#define AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_RANGE                      0:0
#define AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_WOFFSET                    0x0
#define AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_ENABLE                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_XBAR_CTRL_0_POST_DIS_DISABLE                    _MK_ENUM_CONST(1)


// Register AHB_AHB_MEM_PREFETCH_CFG3_0  
#define AHB_AHB_MEM_PREFETCH_CFG3_0                     _MK_ADDR_CONST(0xe4)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_SECURE                      0x0
#define AHB_AHB_MEM_PREFETCH_CFG3_0_WORD_COUNT                  0x1
#define AHB_AHB_MEM_PREFETCH_CFG3_0_RESET_VAL                   _MK_MASK_CONST(0x14800800)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_RESET_MASK                  _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_READ_MASK                   _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_WRITE_MASK                  _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, AHB_AHB_MEM_PREFETCH_CFG3_0_ENABLE_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ENABLE_RANGE                        31:31
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ENABLE_WOFFSET                      0x0
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_SHIFT                    _MK_SHIFT_CONST(26)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_FIELD                    _MK_FIELD_CONST(0x1f, AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_RANGE                    30:26
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_DEFAULT                  _MK_MASK_CONST(0x5)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_CPU                      _MK_ENUM_CONST(0)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_COP                      _MK_ENUM_CONST(1)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_VCP                      _MK_ENUM_CONST(2)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_CSITE                    _MK_ENUM_CONST(3)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_IDE                      _MK_ENUM_CONST(4)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_AHBDMA                   _MK_ENUM_CONST(5)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_USB                      _MK_ENUM_CONST(6)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_APBDMA                   _MK_ENUM_CONST(7)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_08                        _MK_ENUM_CONST(8)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_SDIO1                    _MK_ENUM_CONST(9)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_NAND_FLASH                       _MK_ENUM_CONST(10)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_SNOR                     _MK_ENUM_CONST(11)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_HSMMC                    _MK_ENUM_CONST(12)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_BSEV                     _MK_ENUM_CONST(13)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_SE                       _MK_ENUM_CONST(14)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_0F                        _MK_ENUM_CONST(15)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_BSEA                     _MK_ENUM_CONST(16)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_USB3                     _MK_ENUM_CONST(17)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_USB2                     _MK_ENUM_CONST(18)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_SDIO2                    _MK_ENUM_CONST(19)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_14                        _MK_ENUM_CONST(20)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_15                        _MK_ENUM_CONST(21)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_16                        _MK_ENUM_CONST(22)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_17                        _MK_ENUM_CONST(23)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_18                        _MK_ENUM_CONST(24)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_19                        _MK_ENUM_CONST(25)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_1A                        _MK_ENUM_CONST(26)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_1B                        _MK_ENUM_CONST(27)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_1C                        _MK_ENUM_CONST(28)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_1D                        _MK_ENUM_CONST(29)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_1E                        _MK_ENUM_CONST(30)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_AHB_MST_ID_UNUSED_1F                        _MK_ENUM_CONST(31)

#define AHB_AHB_MEM_PREFETCH_CFG3_0_ADDR_BNDRY_SHIFT                    _MK_SHIFT_CONST(21)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ADDR_BNDRY_FIELD                    _MK_FIELD_CONST(0x1f, AHB_AHB_MEM_PREFETCH_CFG3_0_ADDR_BNDRY_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ADDR_BNDRY_RANGE                    25:21
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ADDR_BNDRY_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ADDR_BNDRY_DEFAULT                  _MK_MASK_CONST(0x4)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ADDR_BNDRY_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ADDR_BNDRY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_ADDR_BNDRY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG3_0_INACTIVITY_TIMEOUT_SHIFT                    _MK_SHIFT_CONST(0)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_INACTIVITY_TIMEOUT_FIELD                    _MK_FIELD_CONST(0xffff, AHB_AHB_MEM_PREFETCH_CFG3_0_INACTIVITY_TIMEOUT_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_INACTIVITY_TIMEOUT_RANGE                    15:0
#define AHB_AHB_MEM_PREFETCH_CFG3_0_INACTIVITY_TIMEOUT_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG3_0_INACTIVITY_TIMEOUT_DEFAULT                  _MK_MASK_CONST(0x800)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_INACTIVITY_TIMEOUT_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_INACTIVITY_TIMEOUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG3_0_INACTIVITY_TIMEOUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register AHB_AHB_MEM_PREFETCH_CFG4_0  
#define AHB_AHB_MEM_PREFETCH_CFG4_0                     _MK_ADDR_CONST(0xe8)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_SECURE                      0x0
#define AHB_AHB_MEM_PREFETCH_CFG4_0_WORD_COUNT                  0x1
#define AHB_AHB_MEM_PREFETCH_CFG4_0_RESET_VAL                   _MK_MASK_CONST(0x14800800)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_RESET_MASK                  _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_READ_MASK                   _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_WRITE_MASK                  _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, AHB_AHB_MEM_PREFETCH_CFG4_0_ENABLE_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ENABLE_RANGE                        31:31
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ENABLE_WOFFSET                      0x0
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_SHIFT                    _MK_SHIFT_CONST(26)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_FIELD                    _MK_FIELD_CONST(0x1f, AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_RANGE                    30:26
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_DEFAULT                  _MK_MASK_CONST(0x5)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_CPU                      _MK_ENUM_CONST(0)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_COP                      _MK_ENUM_CONST(1)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_VCP                      _MK_ENUM_CONST(2)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_CSITE                    _MK_ENUM_CONST(3)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_IDE                      _MK_ENUM_CONST(4)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_AHBDMA                   _MK_ENUM_CONST(5)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_USB                      _MK_ENUM_CONST(6)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_APBDMA                   _MK_ENUM_CONST(7)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_08                        _MK_ENUM_CONST(8)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_SDIO1                    _MK_ENUM_CONST(9)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_NAND_FLASH                       _MK_ENUM_CONST(10)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_SNOR                     _MK_ENUM_CONST(11)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_HSMMC                    _MK_ENUM_CONST(12)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_BSEV                     _MK_ENUM_CONST(13)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_SE                       _MK_ENUM_CONST(14)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_0F                        _MK_ENUM_CONST(15)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_BSEA                     _MK_ENUM_CONST(16)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_USB3                     _MK_ENUM_CONST(17)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_USB2                     _MK_ENUM_CONST(18)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_SDIO2                    _MK_ENUM_CONST(19)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_14                        _MK_ENUM_CONST(20)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_15                        _MK_ENUM_CONST(21)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_16                        _MK_ENUM_CONST(22)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_17                        _MK_ENUM_CONST(23)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_18                        _MK_ENUM_CONST(24)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_19                        _MK_ENUM_CONST(25)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_1A                        _MK_ENUM_CONST(26)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_1B                        _MK_ENUM_CONST(27)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_1C                        _MK_ENUM_CONST(28)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_1D                        _MK_ENUM_CONST(29)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_1E                        _MK_ENUM_CONST(30)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_AHB_MST_ID_UNUSED_1F                        _MK_ENUM_CONST(31)

#define AHB_AHB_MEM_PREFETCH_CFG4_0_ADDR_BNDRY_SHIFT                    _MK_SHIFT_CONST(21)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ADDR_BNDRY_FIELD                    _MK_FIELD_CONST(0x1f, AHB_AHB_MEM_PREFETCH_CFG4_0_ADDR_BNDRY_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ADDR_BNDRY_RANGE                    25:21
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ADDR_BNDRY_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ADDR_BNDRY_DEFAULT                  _MK_MASK_CONST(0x4)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ADDR_BNDRY_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ADDR_BNDRY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_ADDR_BNDRY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG4_0_INACTIVITY_TIMEOUT_SHIFT                    _MK_SHIFT_CONST(0)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_INACTIVITY_TIMEOUT_FIELD                    _MK_FIELD_CONST(0xffff, AHB_AHB_MEM_PREFETCH_CFG4_0_INACTIVITY_TIMEOUT_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_INACTIVITY_TIMEOUT_RANGE                    15:0
#define AHB_AHB_MEM_PREFETCH_CFG4_0_INACTIVITY_TIMEOUT_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG4_0_INACTIVITY_TIMEOUT_DEFAULT                  _MK_MASK_CONST(0x800)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_INACTIVITY_TIMEOUT_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_INACTIVITY_TIMEOUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG4_0_INACTIVITY_TIMEOUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register AHB_AVP_PPCS_RD_COH_STATUS_0  
#define AHB_AVP_PPCS_RD_COH_STATUS_0                    _MK_ADDR_CONST(0xec)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_SECURE                     0x0
#define AHB_AVP_PPCS_RD_COH_STATUS_0_WORD_COUNT                         0x1
#define AHB_AVP_PPCS_RD_COH_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x10001)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_RDS_OUTSTANDING_SHIFT                      _MK_SHIFT_CONST(16)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_RDS_OUTSTANDING_FIELD                      _MK_FIELD_CONST(0x1, AHB_AVP_PPCS_RD_COH_STATUS_0_RDS_OUTSTANDING_SHIFT)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_RDS_OUTSTANDING_RANGE                      16:16
#define AHB_AVP_PPCS_RD_COH_STATUS_0_RDS_OUTSTANDING_WOFFSET                    0x0
#define AHB_AVP_PPCS_RD_COH_STATUS_0_RDS_OUTSTANDING_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_RDS_OUTSTANDING_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_RDS_OUTSTANDING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_RDS_OUTSTANDING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define AHB_AVP_PPCS_RD_COH_STATUS_0_WRS_OUTSTANDING_SHIFT                      _MK_SHIFT_CONST(0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_WRS_OUTSTANDING_FIELD                      _MK_FIELD_CONST(0x1, AHB_AVP_PPCS_RD_COH_STATUS_0_WRS_OUTSTANDING_SHIFT)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_WRS_OUTSTANDING_RANGE                      0:0
#define AHB_AVP_PPCS_RD_COH_STATUS_0_WRS_OUTSTANDING_WOFFSET                    0x0
#define AHB_AVP_PPCS_RD_COH_STATUS_0_WRS_OUTSTANDING_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_WRS_OUTSTANDING_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_WRS_OUTSTANDING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AVP_PPCS_RD_COH_STATUS_0_WRS_OUTSTANDING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register AHB_AHB_MEM_PREFETCH_CFG1_0  
#define AHB_AHB_MEM_PREFETCH_CFG1_0                     _MK_ADDR_CONST(0xf0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_SECURE                      0x0
#define AHB_AHB_MEM_PREFETCH_CFG1_0_WORD_COUNT                  0x1
#define AHB_AHB_MEM_PREFETCH_CFG1_0_RESET_VAL                   _MK_MASK_CONST(0x14800800)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_RESET_MASK                  _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_READ_MASK                   _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_WRITE_MASK                  _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, AHB_AHB_MEM_PREFETCH_CFG1_0_ENABLE_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ENABLE_RANGE                        31:31
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ENABLE_WOFFSET                      0x0
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_SHIFT                    _MK_SHIFT_CONST(26)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_FIELD                    _MK_FIELD_CONST(0x1f, AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_RANGE                    30:26
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_DEFAULT                  _MK_MASK_CONST(0x5)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_CPU                      _MK_ENUM_CONST(0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_COP                      _MK_ENUM_CONST(1)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_VCP                      _MK_ENUM_CONST(2)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_CSITE                    _MK_ENUM_CONST(3)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_IDE                      _MK_ENUM_CONST(4)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_AHBDMA                   _MK_ENUM_CONST(5)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_USB                      _MK_ENUM_CONST(6)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_APBDMA                   _MK_ENUM_CONST(7)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_08                        _MK_ENUM_CONST(8)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_SDIO1                    _MK_ENUM_CONST(9)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_NAND_FLASH                       _MK_ENUM_CONST(10)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_SNOR                     _MK_ENUM_CONST(11)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_HSMMC                    _MK_ENUM_CONST(12)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_BSEV                     _MK_ENUM_CONST(13)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_SE                       _MK_ENUM_CONST(14)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_0F                        _MK_ENUM_CONST(15)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_BSEA                     _MK_ENUM_CONST(16)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_USB3                     _MK_ENUM_CONST(17)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_USB2                     _MK_ENUM_CONST(18)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_SDIO2                    _MK_ENUM_CONST(19)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_14                        _MK_ENUM_CONST(20)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_15                        _MK_ENUM_CONST(21)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_16                        _MK_ENUM_CONST(22)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_17                        _MK_ENUM_CONST(23)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_18                        _MK_ENUM_CONST(24)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_19                        _MK_ENUM_CONST(25)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_1A                        _MK_ENUM_CONST(26)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_1B                        _MK_ENUM_CONST(27)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_1C                        _MK_ENUM_CONST(28)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_1D                        _MK_ENUM_CONST(29)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_1E                        _MK_ENUM_CONST(30)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_AHB_MST_ID_UNUSED_1F                        _MK_ENUM_CONST(31)

#define AHB_AHB_MEM_PREFETCH_CFG1_0_ADDR_BNDRY_SHIFT                    _MK_SHIFT_CONST(21)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ADDR_BNDRY_FIELD                    _MK_FIELD_CONST(0x1f, AHB_AHB_MEM_PREFETCH_CFG1_0_ADDR_BNDRY_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ADDR_BNDRY_RANGE                    25:21
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ADDR_BNDRY_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ADDR_BNDRY_DEFAULT                  _MK_MASK_CONST(0x4)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ADDR_BNDRY_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ADDR_BNDRY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_ADDR_BNDRY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG1_0_INACTIVITY_TIMEOUT_SHIFT                    _MK_SHIFT_CONST(0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_INACTIVITY_TIMEOUT_FIELD                    _MK_FIELD_CONST(0xffff, AHB_AHB_MEM_PREFETCH_CFG1_0_INACTIVITY_TIMEOUT_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_INACTIVITY_TIMEOUT_RANGE                    15:0
#define AHB_AHB_MEM_PREFETCH_CFG1_0_INACTIVITY_TIMEOUT_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG1_0_INACTIVITY_TIMEOUT_DEFAULT                  _MK_MASK_CONST(0x800)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_INACTIVITY_TIMEOUT_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_INACTIVITY_TIMEOUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG1_0_INACTIVITY_TIMEOUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register AHB_AHB_MEM_PREFETCH_CFG2_0  
#define AHB_AHB_MEM_PREFETCH_CFG2_0                     _MK_ADDR_CONST(0xf4)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_SECURE                      0x0
#define AHB_AHB_MEM_PREFETCH_CFG2_0_WORD_COUNT                  0x1
#define AHB_AHB_MEM_PREFETCH_CFG2_0_RESET_VAL                   _MK_MASK_CONST(0x18800800)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_RESET_MASK                  _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_READ_MASK                   _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_WRITE_MASK                  _MK_MASK_CONST(0xffe0ffff)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, AHB_AHB_MEM_PREFETCH_CFG2_0_ENABLE_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ENABLE_RANGE                        31:31
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ENABLE_WOFFSET                      0x0
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_SHIFT                    _MK_SHIFT_CONST(26)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_FIELD                    _MK_FIELD_CONST(0x1f, AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_RANGE                    30:26
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_DEFAULT                  _MK_MASK_CONST(0x6)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_CPU                      _MK_ENUM_CONST(0)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_COP                      _MK_ENUM_CONST(1)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_VCP                      _MK_ENUM_CONST(2)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_CSITE                    _MK_ENUM_CONST(3)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_IDE                      _MK_ENUM_CONST(4)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_AHBDMA                   _MK_ENUM_CONST(5)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_USB                      _MK_ENUM_CONST(6)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_APBDMA                   _MK_ENUM_CONST(7)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_08                        _MK_ENUM_CONST(8)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_SDIO1                    _MK_ENUM_CONST(9)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_NAND_FLASH                       _MK_ENUM_CONST(10)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_SNOR                     _MK_ENUM_CONST(11)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_HSMMC                    _MK_ENUM_CONST(12)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_BSEV                     _MK_ENUM_CONST(13)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_SE                       _MK_ENUM_CONST(14)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_0F                        _MK_ENUM_CONST(15)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_BSEA                     _MK_ENUM_CONST(16)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_USB3                     _MK_ENUM_CONST(17)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_USB2                     _MK_ENUM_CONST(18)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_SDIO2                    _MK_ENUM_CONST(19)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_14                        _MK_ENUM_CONST(20)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_15                        _MK_ENUM_CONST(21)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_16                        _MK_ENUM_CONST(22)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_17                        _MK_ENUM_CONST(23)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_18                        _MK_ENUM_CONST(24)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_19                        _MK_ENUM_CONST(25)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_1A                        _MK_ENUM_CONST(26)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_1B                        _MK_ENUM_CONST(27)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_1C                        _MK_ENUM_CONST(28)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_1D                        _MK_ENUM_CONST(29)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_1E                        _MK_ENUM_CONST(30)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_AHB_MST_ID_UNUSED_1F                        _MK_ENUM_CONST(31)

#define AHB_AHB_MEM_PREFETCH_CFG2_0_ADDR_BNDRY_SHIFT                    _MK_SHIFT_CONST(21)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ADDR_BNDRY_FIELD                    _MK_FIELD_CONST(0x1f, AHB_AHB_MEM_PREFETCH_CFG2_0_ADDR_BNDRY_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ADDR_BNDRY_RANGE                    25:21
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ADDR_BNDRY_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ADDR_BNDRY_DEFAULT                  _MK_MASK_CONST(0x4)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ADDR_BNDRY_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ADDR_BNDRY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_ADDR_BNDRY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_AHB_MEM_PREFETCH_CFG2_0_INACTIVITY_TIMEOUT_SHIFT                    _MK_SHIFT_CONST(0)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_INACTIVITY_TIMEOUT_FIELD                    _MK_FIELD_CONST(0xffff, AHB_AHB_MEM_PREFETCH_CFG2_0_INACTIVITY_TIMEOUT_SHIFT)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_INACTIVITY_TIMEOUT_RANGE                    15:0
#define AHB_AHB_MEM_PREFETCH_CFG2_0_INACTIVITY_TIMEOUT_WOFFSET                  0x0
#define AHB_AHB_MEM_PREFETCH_CFG2_0_INACTIVITY_TIMEOUT_DEFAULT                  _MK_MASK_CONST(0x800)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_INACTIVITY_TIMEOUT_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_INACTIVITY_TIMEOUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AHB_MEM_PREFETCH_CFG2_0_INACTIVITY_TIMEOUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register AHB_AHBSLVMEM_STATUS_0  
#define AHB_AHBSLVMEM_STATUS_0                  _MK_ADDR_CONST(0xf8)
#define AHB_AHBSLVMEM_STATUS_0_SECURE                   0x0
#define AHB_AHBSLVMEM_STATUS_0_WORD_COUNT                       0x1
#define AHB_AHBSLVMEM_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define AHB_AHBSLVMEM_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_PPCS_RDS_OUTSTANDING_SHIFT                       _MK_SHIFT_CONST(1)
#define AHB_AHBSLVMEM_STATUS_0_PPCS_RDS_OUTSTANDING_FIELD                       _MK_FIELD_CONST(0x1, AHB_AHBSLVMEM_STATUS_0_PPCS_RDS_OUTSTANDING_SHIFT)
#define AHB_AHBSLVMEM_STATUS_0_PPCS_RDS_OUTSTANDING_RANGE                       1:1
#define AHB_AHBSLVMEM_STATUS_0_PPCS_RDS_OUTSTANDING_WOFFSET                     0x0
#define AHB_AHBSLVMEM_STATUS_0_PPCS_RDS_OUTSTANDING_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_PPCS_RDS_OUTSTANDING_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_PPCS_RDS_OUTSTANDING_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_PPCS_RDS_OUTSTANDING_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define AHB_AHBSLVMEM_STATUS_0_GIZMO_IP_RDQUE_EMPTY_SHIFT                       _MK_SHIFT_CONST(0)
#define AHB_AHBSLVMEM_STATUS_0_GIZMO_IP_RDQUE_EMPTY_FIELD                       _MK_FIELD_CONST(0x1, AHB_AHBSLVMEM_STATUS_0_GIZMO_IP_RDQUE_EMPTY_SHIFT)
#define AHB_AHBSLVMEM_STATUS_0_GIZMO_IP_RDQUE_EMPTY_RANGE                       0:0
#define AHB_AHBSLVMEM_STATUS_0_GIZMO_IP_RDQUE_EMPTY_WOFFSET                     0x0
#define AHB_AHBSLVMEM_STATUS_0_GIZMO_IP_RDQUE_EMPTY_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_GIZMO_IP_RDQUE_EMPTY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_GIZMO_IP_RDQUE_EMPTY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_AHBSLVMEM_STATUS_0_GIZMO_IP_RDQUE_EMPTY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0  
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0                  _MK_ADDR_CONST(0xfc)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_SECURE                   0x0
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_WORD_COUNT                       0x1
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_RESET_MASK                       _MK_MASK_CONST(0x7fffffff)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_AHB_MASTER_ID_SHIFT                      _MK_SHIFT_CONST(0)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_AHB_MASTER_ID_FIELD                      _MK_FIELD_CONST(0x7fffffff, AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_AHB_MASTER_ID_SHIFT)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_AHB_MASTER_ID_RANGE                      30:0
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_AHB_MASTER_ID_WOFFSET                    0x0
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_AHB_MASTER_ID_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_AHB_MASTER_ID_DEFAULT_MASK                       _MK_MASK_CONST(0x7fffffff)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_AHB_MASTER_ID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0_AHB_MASTER_ID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register AHB_ARBITRATION_CPU_ABORT_ADDR_0  
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0                        _MK_ADDR_CONST(0x100)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_SECURE                         0x0
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_WORD_COUNT                     0x1
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_ADDR_FIELD                     _MK_FIELD_CONST(0xffffffff, AHB_ARBITRATION_CPU_ABORT_ADDR_0_ADDR_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_ADDR_RANGE                     31:0
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_ADDR_WOFFSET                   0x0
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_ADDR_0_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register AHB_ARBITRATION_CPU_ABORT_INFO_0  
#define AHB_ARBITRATION_CPU_ABORT_INFO_0                        _MK_ADDR_CONST(0x104)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SECURE                         0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WORD_COUNT                     0x1
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_SHIFT                    _MK_SHIFT_CONST(15)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_RANGE                    15:15
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_WOFFSET                  0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMA_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_SHIFT                    _MK_SHIFT_CONST(14)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_RANGE                    14:14
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_WOFFSET                  0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMB_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_SHIFT                    _MK_SHIFT_CONST(13)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_RANGE                    13:13
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_WOFFSET                  0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMC_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_SHIFT                    _MK_SHIFT_CONST(12)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_RANGE                    12:12
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_WOFFSET                  0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_IRAMD_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_SHIFT                 _MK_SHIFT_CONST(11)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_FIELD                 _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_RANGE                 11:11
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_WOFFSET                       0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_ABT_DIS                       _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_INV_IRAM_ABT_EN                        _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_SHIFT                     _MK_SHIFT_CONST(10)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_FIELD                     _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_RANGE                     10:10
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_WOFFSET                   0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_ABT_DIS                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PPSB_ABT_EN                    _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_SHIFT                      _MK_SHIFT_CONST(9)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_FIELD                      _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_RANGE                      9:9
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_WOFFSET                    0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_ABT_DIS                    _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_APB_ABT_EN                     _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_SHIFT                      _MK_SHIFT_CONST(8)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_FIELD                      _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_RANGE                      8:8
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_WOFFSET                    0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_ABT_DIS                    _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_AHB_ABT_EN                     _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_SHIFT                    _MK_SHIFT_CONST(7)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_RANGE                    7:7
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_WOFFSET                  0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_CACHE_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_SHIFT                       _MK_SHIFT_CONST(6)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_FIELD                       _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_RANGE                       6:6
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_WOFFSET                     0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_ABT_DIS                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_PROTECTION_ABT_EN                      _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_SHIFT                    _MK_SHIFT_CONST(5)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_RANGE                    5:5
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_WOFFSET                  0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_ALIGN_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_SHIFT                  _MK_SHIFT_CONST(4)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_FIELD                  _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_RANGE                  4:4
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_WOFFSET                        0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_ABT_DIS                        _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_BADSIZE_ABT_EN                 _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_SHIFT                    _MK_SHIFT_CONST(3)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_RANGE                    3:3
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_WOFFSET                  0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_WRITE_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_SHIFT                     _MK_SHIFT_CONST(2)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_FIELD                     _MK_FIELD_CONST(0x1, AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_RANGE                     2:2
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_WOFFSET                   0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_ABT_DIS                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_DATA_ABT_EN                    _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_SHIFT                     _MK_SHIFT_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_FIELD                     _MK_FIELD_CONST(0x3, AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_SHIFT)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_RANGE                     1:0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_WOFFSET                   0x0
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_BYTE_ABT                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_HWORD_ABT                 _MK_ENUM_CONST(1)
#define AHB_ARBITRATION_CPU_ABORT_INFO_0_SIZE_WORD_ABT                  _MK_ENUM_CONST(2)


// Register AHB_ARBITRATION_COP_ABORT_ADDR_0  
#define AHB_ARBITRATION_COP_ABORT_ADDR_0                        _MK_ADDR_CONST(0x108)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_SECURE                         0x0
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_WORD_COUNT                     0x1
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_ADDR_FIELD                     _MK_FIELD_CONST(0xffffffff, AHB_ARBITRATION_COP_ABORT_ADDR_0_ADDR_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_ADDR_RANGE                     31:0
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_ADDR_WOFFSET                   0x0
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_ADDR_0_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register AHB_ARBITRATION_COP_ABORT_INFO_0  
#define AHB_ARBITRATION_COP_ABORT_INFO_0                        _MK_ADDR_CONST(0x10c)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SECURE                         0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WORD_COUNT                     0x1
#define AHB_ARBITRATION_COP_ABORT_INFO_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_RESET_MASK                     _MK_MASK_CONST(0xe7ff)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_READ_MASK                      _MK_MASK_CONST(0xe7ff)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_SHIFT                    _MK_SHIFT_CONST(15)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_RANGE                    15:15
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_WOFFSET                  0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMA_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_SHIFT                    _MK_SHIFT_CONST(14)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_RANGE                    14:14
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_WOFFSET                  0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMB_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_SHIFT                    _MK_SHIFT_CONST(13)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_RANGE                    13:13
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_WOFFSET                  0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_IRAMC_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_SHIFT                     _MK_SHIFT_CONST(10)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_FIELD                     _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_RANGE                     10:10
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_WOFFSET                   0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_ABT_DIS                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PPSB_ABT_EN                    _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_APB_SHIFT                      _MK_SHIFT_CONST(9)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_APB_FIELD                      _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_APB_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_APB_RANGE                      9:9
#define AHB_ARBITRATION_COP_ABORT_INFO_0_APB_WOFFSET                    0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_APB_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_APB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_APB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_APB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_APB_ABT_DIS                    _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_APB_ABT_EN                     _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_SHIFT                      _MK_SHIFT_CONST(8)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_FIELD                      _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_RANGE                      8:8
#define AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_WOFFSET                    0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_ABT_DIS                    _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_AHB_ABT_EN                     _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_SHIFT                    _MK_SHIFT_CONST(7)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_RANGE                    7:7
#define AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_WOFFSET                  0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_CACHE_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_SHIFT                       _MK_SHIFT_CONST(6)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_FIELD                       _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_RANGE                       6:6
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_WOFFSET                     0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_ABT_DIS                     _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_PROTECTION_ABT_EN                      _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_SHIFT                    _MK_SHIFT_CONST(5)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_RANGE                    5:5
#define AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_WOFFSET                  0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_ALIGN_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_SHIFT                  _MK_SHIFT_CONST(4)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_FIELD                  _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_RANGE                  4:4
#define AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_WOFFSET                        0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_ABT_DIS                        _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_BADSIZE_ABT_EN                 _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_SHIFT                    _MK_SHIFT_CONST(3)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_FIELD                    _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_RANGE                    3:3
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_WOFFSET                  0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_ABT_DIS                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_WRITE_ABT_EN                   _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_SHIFT                     _MK_SHIFT_CONST(2)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_FIELD                     _MK_FIELD_CONST(0x1, AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_RANGE                     2:2
#define AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_WOFFSET                   0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_ABT_DIS                   _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_DATA_ABT_EN                    _MK_ENUM_CONST(1)

#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_SHIFT                     _MK_SHIFT_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_FIELD                     _MK_FIELD_CONST(0x3, AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_SHIFT)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_RANGE                     1:0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_WOFFSET                   0x0
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_BYTE_ABT                  _MK_ENUM_CONST(0)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_HWORD_ABT                 _MK_ENUM_CONST(1)
#define AHB_ARBITRATION_COP_ABORT_INFO_0_SIZE_WORD_ABT                  _MK_ENUM_CONST(2)


// Reserved address 272 [0x110] 

// Reserved address 276 [0x114] 

// Reserved address 280 [0x118] 

// Reserved address 284 [0x11c] 

// Register AHB_AVPC_MCCIF_FIFOCTRL_0  
#define AHB_AVPC_MCCIF_FIFOCTRL_0                       _MK_ADDR_CONST(0x120)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_SECURE                        0x0
#define AHB_AVPC_MCCIF_FIFOCTRL_0_WORD_COUNT                    0x1
#define AHB_AVPC_MCCIF_FIFOCTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_RESET_MASK                    _MK_MASK_CONST(0x3000f)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_READ_MASK                     _MK_MASK_CONST(0x3000f)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x3000f)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_SHIFT                  _MK_SHIFT_CONST(0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_FIELD                  _MK_FIELD_CONST(0x1, AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_SHIFT)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_RANGE                  0:0
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_WOFFSET                        0x0
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_INIT_ENUM                      DISABLE
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRCL_MCLE2X_ENABLE                 _MK_ENUM_CONST(1)

#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_SHIFT                  _MK_SHIFT_CONST(1)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_FIELD                  _MK_FIELD_CONST(0x1, AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_SHIFT)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_RANGE                  1:1
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_WOFFSET                        0x0
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_INIT_ENUM                      DISABLE
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDMC_RDFAST_ENABLE                 _MK_ENUM_CONST(1)

#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_SHIFT                  _MK_SHIFT_CONST(2)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_FIELD                  _MK_FIELD_CONST(0x1, AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_SHIFT)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_RANGE                  2:2
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_WOFFSET                        0x0
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_INIT_ENUM                      DISABLE
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_WRMC_CLLE2X_ENABLE                 _MK_ENUM_CONST(1)

#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_SHIFT                  _MK_SHIFT_CONST(3)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_FIELD                  _MK_FIELD_CONST(0x1, AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_SHIFT)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_RANGE                  3:3
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_WOFFSET                        0x0
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_INIT_ENUM                      DISABLE
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_MCCIF_RDCL_RDFAST_ENABLE                 _MK_ENUM_CONST(1)

#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_WCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(16)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_WCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_WCLK_OVERRIDE_SHIFT)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_WCLK_OVERRIDE_RANGE                      16:16
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_WCLK_OVERRIDE_WOFFSET                    0x0
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_WCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_WCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_WCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_WCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_RCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(17)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_RCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_RCLK_OVERRIDE_SHIFT)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_RCLK_OVERRIDE_RANGE                      17:17
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_RCLK_OVERRIDE_WOFFSET                    0x0
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_RCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_RCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_RCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AVPC_MCCIF_FIFOCTRL_0_AVPC_RCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 289 [0x121] 

// Reserved address 290 [0x122] 

// Reserved address 291 [0x123] 

// Register AHB_TIMEOUT_WCOAL_AVPC_0  
#define AHB_TIMEOUT_WCOAL_AVPC_0                        _MK_ADDR_CONST(0x124)
#define AHB_TIMEOUT_WCOAL_AVPC_0_SECURE                         0x0
#define AHB_TIMEOUT_WCOAL_AVPC_0_WORD_COUNT                     0x1
#define AHB_TIMEOUT_WCOAL_AVPC_0_RESET_VAL                      _MK_MASK_CONST(0x32)
#define AHB_TIMEOUT_WCOAL_AVPC_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define AHB_TIMEOUT_WCOAL_AVPC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_TIMEOUT_WCOAL_AVPC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_TIMEOUT_WCOAL_AVPC_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define AHB_TIMEOUT_WCOAL_AVPC_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define AHB_TIMEOUT_WCOAL_AVPC_0_AVPCARM7W_WCOAL_TMVAL_SHIFT                    _MK_SHIFT_CONST(0)
#define AHB_TIMEOUT_WCOAL_AVPC_0_AVPCARM7W_WCOAL_TMVAL_FIELD                    _MK_FIELD_CONST(0xff, AHB_TIMEOUT_WCOAL_AVPC_0_AVPCARM7W_WCOAL_TMVAL_SHIFT)
#define AHB_TIMEOUT_WCOAL_AVPC_0_AVPCARM7W_WCOAL_TMVAL_RANGE                    7:0
#define AHB_TIMEOUT_WCOAL_AVPC_0_AVPCARM7W_WCOAL_TMVAL_WOFFSET                  0x0
#define AHB_TIMEOUT_WCOAL_AVPC_0_AVPCARM7W_WCOAL_TMVAL_DEFAULT                  _MK_MASK_CONST(0x32)
#define AHB_TIMEOUT_WCOAL_AVPC_0_AVPCARM7W_WCOAL_TMVAL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define AHB_TIMEOUT_WCOAL_AVPC_0_AVPCARM7W_WCOAL_TMVAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_TIMEOUT_WCOAL_AVPC_0_AVPCARM7W_WCOAL_TMVAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 293 [0x125] 

// Reserved address 294 [0x126] 

// Reserved address 295 [0x127] 

// Register AHB_MPCORELP_MCCIF_FIFOCTRL_0  
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0                   _MK_ADDR_CONST(0x128)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SECURE                    0x0
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_WORD_COUNT                        0x1
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x10000)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_RESET_MASK                        _MK_MASK_CONST(0x30000)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_READ_MASK                         _MK_MASK_CONST(0x30000)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x30000)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_WCLK_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(16)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_WCLK_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_WCLK_OVERRIDE_SHIFT)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_WCLK_OVERRIDE_RANGE                     16:16
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_WCLK_OVERRIDE_WOFFSET                   0x0
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_WCLK_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x1)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_WCLK_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_WCLK_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_WCLK_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_RCLK_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(17)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_RCLK_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_RCLK_OVERRIDE_SHIFT)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_RCLK_OVERRIDE_RANGE                     17:17
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_RCLK_OVERRIDE_WOFFSET                   0x0
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_RCLK_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_RCLK_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_RCLK_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_MPCORELP_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORELP_RCLK_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 297 [0x129] 

// Reserved address 298 [0x12a] 

// Reserved address 299 [0x12b] 

// Register AHB_MPCORE_MCCIF_FIFOCTRL_0  
#define AHB_MPCORE_MCCIF_FIFOCTRL_0                     _MK_ADDR_CONST(0x12c)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SECURE                      0x0
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_WORD_COUNT                  0x1
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x10000)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_RESET_MASK                  _MK_MASK_CONST(0x30000)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_READ_MASK                   _MK_MASK_CONST(0x30000)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x30000)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_WCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(16)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_WCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_WCLK_OVERRIDE_SHIFT)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_WCLK_OVERRIDE_RANGE                 16:16
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_WCLK_OVERRIDE_WOFFSET                       0x0
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_WCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x1)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_WCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_WCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_WCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_RCLK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(17)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_RCLK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_RCLK_OVERRIDE_SHIFT)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_RCLK_OVERRIDE_RANGE                 17:17
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_RCLK_OVERRIDE_WOFFSET                       0x0
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_RCLK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_RCLK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_RCLK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define AHB_MPCORE_MCCIF_FIFOCTRL_0_SYS_REGS_MPCORE_RCLK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 301 [0x12d] 

// Reserved address 302 [0x12e] 

// Reserved address 303 [0x12f] 

// Register AHB_AXICIF_FASTSYNC_CTRL_0  
#define AHB_AXICIF_FASTSYNC_CTRL_0                      _MK_ADDR_CONST(0x130)
#define AHB_AXICIF_FASTSYNC_CTRL_0_SECURE                       0x0
#define AHB_AXICIF_FASTSYNC_CTRL_0_WORD_COUNT                   0x1
#define AHB_AXICIF_FASTSYNC_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define AHB_AXICIF_FASTSYNC_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_READ_MASK                    _MK_MASK_CONST(0xe0000001)
#define AHB_AXICIF_FASTSYNC_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_SHIFT                  _MK_SHIFT_CONST(0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_FIELD                  _MK_FIELD_CONST(0x1, AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_SHIFT)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_RANGE                  0:0
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_WOFFSET                        0x0
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_INIT_ENUM                      DISABLE
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_DISABLE                        _MK_ENUM_CONST(0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MODE_ENABLE                 _MK_ENUM_CONST(1)

#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_SHIFT                     _MK_SHIFT_CONST(29)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_FIELD                     _MK_FIELD_CONST(0x1, AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_SHIFT)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_RANGE                     29:29
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_WOFFSET                   0x0
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_DISABLE                   _MK_ENUM_CONST(0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_DISABLED                  _MK_ENUM_CONST(0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_ENABLE                    _MK_ENUM_CONST(1)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_EN_STATUS_ENABLED                   _MK_ENUM_CONST(1)

#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_SHIFT                        _MK_SHIFT_CONST(30)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_FIELD                        _MK_FIELD_CONST(0x1, AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_SHIFT)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_RANGE                        30:30
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_WOFFSET                      0x0
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_SLOW                 _MK_ENUM_CONST(0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_CPUCLK_TO_MCCLK_STATUS_FAST                 _MK_ENUM_CONST(1)

#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_SHIFT                        _MK_SHIFT_CONST(31)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_FIELD                        _MK_FIELD_CONST(0x1, AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_SHIFT)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_RANGE                        31:31
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_WOFFSET                      0x0
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_SLOW                 _MK_ENUM_CONST(0)
#define AHB_AXICIF_FASTSYNC_CTRL_0_FASTSYNC_MCCLK_TO_CPUCLK_STATUS_FAST                 _MK_ENUM_CONST(1)


// Register AHB_AXICIF_FASTSYNC_STATISTICS_0  
#define AHB_AXICIF_FASTSYNC_STATISTICS_0                        _MK_ADDR_CONST(0x134)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_SECURE                         0x0
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_WORD_COUNT                     0x1
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_RESET_VAL                      _MK_MASK_CONST(0x80000000)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_WRITE_MASK                     _MK_MASK_CONST(0xc0000000)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_SHIFT                    _MK_SHIFT_CONST(30)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_FIELD                    _MK_FIELD_CONST(0x3, AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_SHIFT)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_RANGE                    31:30
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_WOFFSET                  0x0
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_DEFAULT                  _MK_MASK_CONST(0x2)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_INIT_ENUM                        DISABLE
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_RST                      _MK_ENUM_CONST(0)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_DISABLE                  _MK_ENUM_CONST(2)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_GATHER_ENABLE                   _MK_ENUM_CONST(3)

#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_FAST_COUNT_SHIFT                        _MK_SHIFT_CONST(15)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_FAST_COUNT_FIELD                        _MK_FIELD_CONST(0x7fff, AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_FAST_COUNT_SHIFT)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_FAST_COUNT_RANGE                        29:15
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_FAST_COUNT_WOFFSET                      0x0
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_FAST_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_FAST_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x7fff)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_FAST_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_FAST_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_SLOW_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_SLOW_COUNT_FIELD                        _MK_FIELD_CONST(0x7fff, AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_SLOW_COUNT_SHIFT)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_SLOW_COUNT_RANGE                        14:0
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_SLOW_COUNT_WOFFSET                      0x0
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_SLOW_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_SLOW_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x7fff)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_SLOW_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC_STATISTICS_0_FASTSYNC_STATS_SLOW_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0  
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0                  _MK_ADDR_CONST(0x138)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SECURE                   0x0
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_WORD_COUNT                       0x1
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_ENABLE_SHIFT)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_ENABLE_RANGE                   0:0
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_ENABLE_WOFFSET                 0x0
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE_SHIFT                    _MK_SHIFT_CONST(1)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE_FIELD                    _MK_FIELD_CONST(0x3, AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE_SHIFT)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE_RANGE                    2:1
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE_WOFFSET                  0x0
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(3)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_OVERRIDE_SHIFT)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_OVERRIDE_RANGE                       3:3
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_OVERRIDE_WOFFSET                     0x0
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_SHIFT                        _MK_SHIFT_CONST(4)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_FIELD                        _MK_FIELD_CONST(0x1ffff, AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_SHIFT)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_RANGE                        20:4
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_WOFFSET                      0x0
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_DEFAULT_MASK                 _MK_MASK_CONST(0x1ffff)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_FREQ_FRAC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE0_SHIFT                   _MK_SHIFT_CONST(21)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE0_FIELD                   _MK_FIELD_CONST(0x7ff, AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE0_SHIFT)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE0_RANGE                   31:21
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE0_WOFFSET                 0x0
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE0_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE0_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0  
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0                  _MK_ADDR_CONST(0x13c)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SECURE                   0x0
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_WORD_COUNT                       0x1
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INIT_FRAC_SHIFT                   _MK_SHIFT_CONST(0)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INIT_FRAC_FIELD                   _MK_FIELD_CONST(0xffff, AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INIT_FRAC_SHIFT)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INIT_FRAC_RANGE                   15:0
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INIT_FRAC_WOFFSET                 0x0
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INIT_FRAC_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INIT_FRAC_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INIT_FRAC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INIT_FRAC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_BOUND_FRAC_SHIFT                  _MK_SHIFT_CONST(16)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_BOUND_FRAC_FIELD                  _MK_FIELD_CONST(0xffff, AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_BOUND_FRAC_SHIFT)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_BOUND_FRAC_RANGE                  31:16
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_BOUND_FRAC_WOFFSET                        0x0
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_BOUND_FRAC_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_BOUND_FRAC_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_BOUND_FRAC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_BOUND_FRAC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0  
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0                  _MK_ADDR_CONST(0x140)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SECURE                   0x0
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_WORD_COUNT                       0x1
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PLESIO_BOUND_FRAC_SHIFT                        _MK_SHIFT_CONST(0)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PLESIO_BOUND_FRAC_FIELD                        _MK_FIELD_CONST(0xff, AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PLESIO_BOUND_FRAC_SHIFT)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PLESIO_BOUND_FRAC_RANGE                        7:0
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PLESIO_BOUND_FRAC_WOFFSET                      0x0
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PLESIO_BOUND_FRAC_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PLESIO_BOUND_FRAC_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PLESIO_BOUND_FRAC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PLESIO_BOUND_FRAC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE2_SHIFT                   _MK_SHIFT_CONST(8)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE2_FIELD                   _MK_FIELD_CONST(0xff, AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE2_SHIFT)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE2_RANGE                   15:8
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE2_WOFFSET                 0x0
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE2_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE2_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_SPARE2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INC_FRAC_SHIFT                    _MK_SHIFT_CONST(16)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INC_FRAC_FIELD                    _MK_FIELD_CONST(0xffff, AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INC_FRAC_SHIFT)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INC_FRAC_RANGE                    31:16
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INC_FRAC_WOFFSET                  0x0
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INC_FRAC_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INC_FRAC_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INC_FRAC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0_SYS_REGS_FASTSYNC_CPUCLK_TO_MCCLK_PRED_INC_FRAC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0  
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0                  _MK_ADDR_CONST(0x144)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SECURE                   0x0
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_WORD_COUNT                       0x1
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_ENABLE_SHIFT)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_ENABLE_RANGE                   0:0
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_ENABLE_WOFFSET                 0x0
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE_SHIFT                    _MK_SHIFT_CONST(1)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE_FIELD                    _MK_FIELD_CONST(0x3, AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE_SHIFT)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE_RANGE                    2:1
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE_WOFFSET                  0x0
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(3)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_OVERRIDE_SHIFT)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_OVERRIDE_RANGE                       3:3
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_OVERRIDE_WOFFSET                     0x0
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_SHIFT                        _MK_SHIFT_CONST(4)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_FIELD                        _MK_FIELD_CONST(0x1ffff, AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_SHIFT)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_RANGE                        20:4
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_WOFFSET                      0x0
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_DEFAULT_MASK                 _MK_MASK_CONST(0x1ffff)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_FREQ_FRAC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE0_SHIFT                   _MK_SHIFT_CONST(21)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE0_FIELD                   _MK_FIELD_CONST(0x7ff, AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE0_SHIFT)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE0_RANGE                   31:21
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE0_WOFFSET                 0x0
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE0_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE0_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0  
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0                  _MK_ADDR_CONST(0x148)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SECURE                   0x0
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_WORD_COUNT                       0x1
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INIT_FRAC_SHIFT                   _MK_SHIFT_CONST(0)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INIT_FRAC_FIELD                   _MK_FIELD_CONST(0xffff, AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INIT_FRAC_SHIFT)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INIT_FRAC_RANGE                   15:0
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INIT_FRAC_WOFFSET                 0x0
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INIT_FRAC_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INIT_FRAC_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INIT_FRAC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INIT_FRAC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_BOUND_FRAC_SHIFT                  _MK_SHIFT_CONST(16)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_BOUND_FRAC_FIELD                  _MK_FIELD_CONST(0xffff, AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_BOUND_FRAC_SHIFT)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_BOUND_FRAC_RANGE                  31:16
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_BOUND_FRAC_WOFFSET                        0x0
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_BOUND_FRAC_DEFAULT                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_BOUND_FRAC_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_BOUND_FRAC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_BOUND_FRAC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0  
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0                  _MK_ADDR_CONST(0x14c)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SECURE                   0x0
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_WORD_COUNT                       0x1
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PLESIO_BOUND_FRAC_SHIFT                        _MK_SHIFT_CONST(0)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PLESIO_BOUND_FRAC_FIELD                        _MK_FIELD_CONST(0xff, AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PLESIO_BOUND_FRAC_SHIFT)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PLESIO_BOUND_FRAC_RANGE                        7:0
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PLESIO_BOUND_FRAC_WOFFSET                      0x0
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PLESIO_BOUND_FRAC_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PLESIO_BOUND_FRAC_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PLESIO_BOUND_FRAC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PLESIO_BOUND_FRAC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE2_SHIFT                   _MK_SHIFT_CONST(8)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE2_FIELD                   _MK_FIELD_CONST(0xff, AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE2_SHIFT)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE2_RANGE                   15:8
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE2_WOFFSET                 0x0
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE2_DEFAULT                 _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE2_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_SPARE2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INC_FRAC_SHIFT                    _MK_SHIFT_CONST(16)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INC_FRAC_FIELD                    _MK_FIELD_CONST(0xffff, AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INC_FRAC_SHIFT)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INC_FRAC_RANGE                    31:16
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INC_FRAC_WOFFSET                  0x0
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INC_FRAC_DEFAULT                  _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INC_FRAC_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INC_FRAC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0_SYS_REGS_FASTSYNC_MCCLK_TO_CPUCLK_PRED_INC_FRAC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARAHB_ARBC_REGS(_op_) \
_op_(AHB_ARBITRATION_DISABLE_0) \
_op_(AHB_ARBITRATION_PRIORITY_CTRL_0) \
_op_(AHB_ARBITRATION_USR_PROTECT_0) \
_op_(AHB_GIZMO_AHB_MEM_0) \
_op_(AHB_GIZMO_APB_DMA_0) \
_op_(AHB_GIZMO_USB_0) \
_op_(AHB_GIZMO_AHB_XBAR_BRIDGE_0) \
_op_(AHB_GIZMO_CPU_AHB_BRIDGE_0) \
_op_(AHB_GIZMO_COP_AHB_BRIDGE_0) \
_op_(AHB_GIZMO_XBAR_APB_CTLR_0) \
_op_(AHB_GIZMO_VCP_AHB_BRIDGE_0) \
_op_(AHB_GIZMO_NAND_0) \
_op_(AHB_GIZMO_SDMMC4_0) \
_op_(AHB_GIZMO_SE_0) \
_op_(AHB_GIZMO_TZRAM_0) \
_op_(AHB_GIZMO_BSEV_0) \
_op_(AHB_GIZMO_BSEA_0) \
_op_(AHB_GIZMO_NOR_0) \
_op_(AHB_GIZMO_USB2_0) \
_op_(AHB_GIZMO_USB3_0) \
_op_(AHB_GIZMO_SDMMC1_0) \
_op_(AHB_GIZMO_SDMMC2_0) \
_op_(AHB_GIZMO_SDMMC3_0) \
_op_(AHB_AHB_ARB_TIMEOUT_0) \
_op_(AHB_AHB_WRQ_EMPTY_0) \
_op_(AHB_AHB_MEM_PREFETCH_CFG_X_0) \
_op_(AHB_ARBITRATION_XBAR_CTRL_0) \
_op_(AHB_AHB_MEM_PREFETCH_CFG3_0) \
_op_(AHB_AHB_MEM_PREFETCH_CFG4_0) \
_op_(AHB_AVP_PPCS_RD_COH_STATUS_0) \
_op_(AHB_AHB_MEM_PREFETCH_CFG1_0) \
_op_(AHB_AHB_MEM_PREFETCH_CFG2_0) \
_op_(AHB_AHBSLVMEM_STATUS_0) \
_op_(AHB_ARBITRATION_AHB_MEM_WRQUE_MST_ID_0) \
_op_(AHB_ARBITRATION_CPU_ABORT_ADDR_0) \
_op_(AHB_ARBITRATION_CPU_ABORT_INFO_0) \
_op_(AHB_ARBITRATION_COP_ABORT_ADDR_0) \
_op_(AHB_ARBITRATION_COP_ABORT_INFO_0) \
_op_(AHB_AVPC_MCCIF_FIFOCTRL_0) \
_op_(AHB_TIMEOUT_WCOAL_AVPC_0) \
_op_(AHB_MPCORELP_MCCIF_FIFOCTRL_0) \
_op_(AHB_MPCORE_MCCIF_FIFOCTRL_0) \
_op_(AHB_AXICIF_FASTSYNC_CTRL_0) \
_op_(AHB_AXICIF_FASTSYNC_STATISTICS_0) \
_op_(AHB_AXICIF_FASTSYNC0_CPUCLK_TO_MCCLK_0) \
_op_(AHB_AXICIF_FASTSYNC1_CPUCLK_TO_MCCLK_0) \
_op_(AHB_AXICIF_FASTSYNC2_CPUCLK_TO_MCCLK_0) \
_op_(AHB_AXICIF_FASTSYNC0_MCCLK_TO_CPUCLK_0) \
_op_(AHB_AXICIF_FASTSYNC1_MCCLK_TO_CPUCLK_0) \
_op_(AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_AHB        0x00000000

//
// ARAHB_ARBC REGISTER BANKS
//

#define AHB0_FIRST_REG 0x0004 // AHB_ARBITRATION_DISABLE_0
#define AHB0_LAST_REG 0x0014 // AHB_GIZMO_APB_DMA_0
#define AHB1_FIRST_REG 0x0020 // AHB_GIZMO_USB_0
#define AHB1_LAST_REG 0x0034 // AHB_GIZMO_VCP_AHB_BRIDGE_0
#define AHB2_FIRST_REG 0x0040 // AHB_GIZMO_NAND_0
#define AHB2_LAST_REG 0x0040 // AHB_GIZMO_NAND_0
#define AHB3_FIRST_REG 0x0048 // AHB_GIZMO_SDMMC4_0
#define AHB3_LAST_REG 0x0048 // AHB_GIZMO_SDMMC4_0
#define AHB4_FIRST_REG 0x0050 // AHB_GIZMO_SE_0
#define AHB4_LAST_REG 0x0054 // AHB_GIZMO_TZRAM_0
#define AHB5_FIRST_REG 0x0064 // AHB_GIZMO_BSEV_0
#define AHB5_LAST_REG 0x0064 // AHB_GIZMO_BSEV_0
#define AHB6_FIRST_REG 0x0074 // AHB_GIZMO_BSEA_0
#define AHB6_LAST_REG 0x008c // AHB_GIZMO_SDMMC3_0
#define AHB7_FIRST_REG 0x00c0 // AHB_AHB_ARB_TIMEOUT_0
#define AHB7_LAST_REG 0x00c4 // AHB_AHB_WRQ_EMPTY_0
#define AHB8_FIRST_REG 0x00dc // AHB_AHB_MEM_PREFETCH_CFG_X_0
#define AHB8_LAST_REG 0x010c // AHB_ARBITRATION_COP_ABORT_INFO_0
#define AHB9_FIRST_REG 0x0120 // AHB_AVPC_MCCIF_FIFOCTRL_0
#define AHB9_LAST_REG 0x0120 // AHB_AVPC_MCCIF_FIFOCTRL_0
#define AHB10_FIRST_REG 0x0124 // AHB_TIMEOUT_WCOAL_AVPC_0
#define AHB10_LAST_REG 0x0124 // AHB_TIMEOUT_WCOAL_AVPC_0
#define AHB11_FIRST_REG 0x0128 // AHB_MPCORELP_MCCIF_FIFOCTRL_0
#define AHB11_LAST_REG 0x0128 // AHB_MPCORELP_MCCIF_FIFOCTRL_0
#define AHB12_FIRST_REG 0x012c // AHB_MPCORE_MCCIF_FIFOCTRL_0
#define AHB12_LAST_REG 0x012c // AHB_MPCORE_MCCIF_FIFOCTRL_0
#define AHB13_FIRST_REG 0x0130 // AHB_AXICIF_FASTSYNC_CTRL_0
#define AHB13_LAST_REG 0x014c // AHB_AXICIF_FASTSYNC2_MCCLK_TO_CPUCLK_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARAHB_ARBC_H_INC_
