<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4766" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4766{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4766{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4766{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4766{left:69px;bottom:262px;letter-spacing:0.16px;}
#t5_4766{left:150px;bottom:262px;letter-spacing:0.19px;word-spacing:-0.02px;}
#t6_4766{left:149px;bottom:236px;letter-spacing:0.2px;}
#t7_4766{left:69px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_4766{left:130px;bottom:217px;}
#t9_4766{left:146px;bottom:211px;letter-spacing:-0.31px;}
#ta_4766{left:180px;bottom:217px;}
#tb_4766{left:195px;bottom:211px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_4766{left:444px;bottom:217px;}
#td_4766{left:459px;bottom:211px;letter-spacing:-0.31px;}
#te_4766{left:493px;bottom:217px;}
#tf_4766{left:509px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_4766{left:69px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#th_4766{left:69px;bottom:177px;letter-spacing:-0.23px;word-spacing:-0.37px;}
#ti_4766{left:189px;bottom:979px;letter-spacing:-0.14px;}
#tj_4766{left:524px;bottom:979px;letter-spacing:-0.14px;}
#tk_4766{left:189px;bottom:955px;letter-spacing:-0.14px;}
#tl_4766{left:524px;bottom:955px;letter-spacing:-0.12px;}
#tm_4766{left:189px;bottom:930px;letter-spacing:-0.14px;}
#tn_4766{left:524px;bottom:930px;letter-spacing:-0.12px;}
#to_4766{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tp_4766{left:524px;bottom:906px;letter-spacing:-0.12px;}
#tq_4766{left:189px;bottom:881px;letter-spacing:-0.14px;}
#tr_4766{left:524px;bottom:881px;letter-spacing:-0.12px;}
#ts_4766{left:189px;bottom:857px;letter-spacing:-0.14px;}
#tt_4766{left:524px;bottom:857px;letter-spacing:-0.14px;}
#tu_4766{left:81px;bottom:833px;letter-spacing:-0.16px;}
#tv_4766{left:138px;bottom:833px;letter-spacing:-0.15px;}
#tw_4766{left:189px;bottom:833px;letter-spacing:-0.15px;}
#tx_4766{left:431px;bottom:833px;letter-spacing:-0.13px;}
#ty_4766{left:524px;bottom:833px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#tz_4766{left:524px;bottom:816px;letter-spacing:-0.12px;}
#t10_4766{left:524px;bottom:799px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_4766{left:189px;bottom:774px;letter-spacing:-0.14px;}
#t12_4766{left:524px;bottom:774px;letter-spacing:-0.12px;}
#t13_4766{left:524px;bottom:753px;letter-spacing:-0.11px;}
#t14_4766{left:524px;bottom:736px;letter-spacing:-0.11px;}
#t15_4766{left:524px;bottom:719px;letter-spacing:-0.14px;}
#t16_4766{left:189px;bottom:695px;letter-spacing:-0.14px;}
#t17_4766{left:524px;bottom:695px;letter-spacing:-0.14px;}
#t18_4766{left:81px;bottom:671px;letter-spacing:-0.16px;}
#t19_4766{left:138px;bottom:671px;letter-spacing:-0.15px;}
#t1a_4766{left:189px;bottom:671px;letter-spacing:-0.15px;}
#t1b_4766{left:431px;bottom:671px;letter-spacing:-0.13px;}
#t1c_4766{left:524px;bottom:671px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t1d_4766{left:524px;bottom:654px;letter-spacing:-0.12px;}
#t1e_4766{left:524px;bottom:637px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_4766{left:189px;bottom:613px;letter-spacing:-0.14px;}
#t1g_4766{left:524px;bottom:613px;letter-spacing:-0.12px;}
#t1h_4766{left:524px;bottom:591px;letter-spacing:-0.11px;}
#t1i_4766{left:524px;bottom:574px;letter-spacing:-0.11px;}
#t1j_4766{left:524px;bottom:558px;letter-spacing:-0.14px;}
#t1k_4766{left:189px;bottom:533px;letter-spacing:-0.14px;}
#t1l_4766{left:524px;bottom:533px;letter-spacing:-0.14px;}
#t1m_4766{left:81px;bottom:509px;letter-spacing:-0.17px;}
#t1n_4766{left:138px;bottom:509px;letter-spacing:-0.16px;}
#t1o_4766{left:189px;bottom:509px;letter-spacing:-0.15px;}
#t1p_4766{left:431px;bottom:509px;letter-spacing:-0.14px;}
#t1q_4766{left:524px;bottom:509px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#t1r_4766{left:524px;bottom:492px;letter-spacing:-0.12px;}
#t1s_4766{left:524px;bottom:475px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_4766{left:189px;bottom:451px;letter-spacing:-0.14px;}
#t1u_4766{left:524px;bottom:451px;letter-spacing:-0.12px;}
#t1v_4766{left:524px;bottom:429px;letter-spacing:-0.11px;}
#t1w_4766{left:524px;bottom:412px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t1x_4766{left:524px;bottom:396px;letter-spacing:-0.14px;}
#t1y_4766{left:189px;bottom:371px;letter-spacing:-0.14px;}
#t1z_4766{left:524px;bottom:371px;letter-spacing:-0.14px;}
#t20_4766{left:75px;bottom:347px;letter-spacing:-0.11px;}
#t21_4766{left:75px;bottom:330px;letter-spacing:-0.12px;}
#t22_4766{left:118px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t23_4766{left:204px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t24_4766{left:244px;bottom:1068px;letter-spacing:0.13px;}
#t25_4766{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t26_4766{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t27_4766{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t28_4766{left:453px;bottom:1028px;letter-spacing:-0.16px;}
#t29_4766{left:640px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2a_4766{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2b_4766{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4766{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4766{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4766{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4766{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4766{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4766{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4766{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4766{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4766" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4766Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4766" style="-webkit-user-select: none;"><object width="935" height="1210" data="4766/4766.svg" type="image/svg+xml" id="pdf4766" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4766" class="t s1_4766">2-244 </span><span id="t2_4766" class="t s1_4766">Vol. 4 </span>
<span id="t3_4766" class="t s2_4766">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4766" class="t s3_4766">2.14 </span><span id="t5_4766" class="t s3_4766">MSRS IN THE INTEL® XEON® PROCESSOR E5 V3 AND E7 V3 PRODUCT </span>
<span id="t6_4766" class="t s3_4766">FAMILY </span>
<span id="t7_4766" class="t s4_4766">The Intel </span>
<span id="t8_4766" class="t s5_4766">® </span>
<span id="t9_4766" class="t s4_4766">Xeon </span>
<span id="ta_4766" class="t s5_4766">® </span>
<span id="tb_4766" class="t s4_4766">processor E5 v3 family and the Intel </span>
<span id="tc_4766" class="t s5_4766">® </span>
<span id="td_4766" class="t s4_4766">Xeon </span>
<span id="te_4766" class="t s5_4766">® </span>
<span id="tf_4766" class="t s4_4766">processor E7 v3 family are based on Haswell-E </span>
<span id="tg_4766" class="t s4_4766">microarchitecture (CPUID Signature DisplayFamily_DisplayModel value of 06_3F). These processors support the </span>
<span id="th_4766" class="t s4_4766">MSR interfaces listed in Table 2-20, Table 2-29, and Table 2-32. </span>
<span id="ti_4766" class="t s6_4766">24:16 </span><span id="tj_4766" class="t s6_4766">Reserved </span>
<span id="tk_4766" class="t s6_4766">25 </span><span id="tl_4766" class="t s6_4766">C3 State Auto Demotion Enable (R/W) </span>
<span id="tm_4766" class="t s6_4766">26 </span><span id="tn_4766" class="t s6_4766">C1 State Auto Demotion Enable (R/W) </span>
<span id="to_4766" class="t s6_4766">27 </span><span id="tp_4766" class="t s6_4766">Enable C3 Undemotion (R/W) </span>
<span id="tq_4766" class="t s6_4766">28 </span><span id="tr_4766" class="t s6_4766">Enable C1 Undemotion (R/W) </span>
<span id="ts_4766" class="t s6_4766">63:29 </span><span id="tt_4766" class="t s6_4766">Reserved </span>
<span id="tu_4766" class="t s6_4766">630H </span><span id="tv_4766" class="t s6_4766">1584 </span><span id="tw_4766" class="t s6_4766">MSR_PKG_C8_RESIDENCY </span><span id="tx_4766" class="t s6_4766">Package </span><span id="ty_4766" class="t s6_4766">Note: C-state values are processor specific C-state code </span>
<span id="tz_4766" class="t s6_4766">names, unrelated to MWAIT extension C-state </span>
<span id="t10_4766" class="t s6_4766">parameters or ACPI C-States. </span>
<span id="t11_4766" class="t s6_4766">59:0 </span><span id="t12_4766" class="t s6_4766">Package C8 Residency Counter (R/O) </span>
<span id="t13_4766" class="t s6_4766">Value since last reset that this package is in processor- </span>
<span id="t14_4766" class="t s6_4766">specific C8 states. Count at the same frequency as the </span>
<span id="t15_4766" class="t s6_4766">TSC. </span>
<span id="t16_4766" class="t s6_4766">63:60 </span><span id="t17_4766" class="t s6_4766">Reserved </span>
<span id="t18_4766" class="t s6_4766">631H </span><span id="t19_4766" class="t s6_4766">1585 </span><span id="t1a_4766" class="t s6_4766">MSR_PKG_C9_RESIDENCY </span><span id="t1b_4766" class="t s6_4766">Package </span><span id="t1c_4766" class="t s6_4766">Note: C-state values are processor specific C-state code </span>
<span id="t1d_4766" class="t s6_4766">names, unrelated to MWAIT extension C-state </span>
<span id="t1e_4766" class="t s6_4766">parameters or ACPI C-States. </span>
<span id="t1f_4766" class="t s6_4766">59:0 </span><span id="t1g_4766" class="t s6_4766">Package C9 Residency Counter (R/O) </span>
<span id="t1h_4766" class="t s6_4766">Value since last reset that this package is in processor- </span>
<span id="t1i_4766" class="t s6_4766">specific C9 states. Count at the same frequency as the </span>
<span id="t1j_4766" class="t s6_4766">TSC. </span>
<span id="t1k_4766" class="t s6_4766">63:60 </span><span id="t1l_4766" class="t s6_4766">Reserved </span>
<span id="t1m_4766" class="t s6_4766">632H </span><span id="t1n_4766" class="t s6_4766">1586 </span><span id="t1o_4766" class="t s6_4766">MSR_PKG_C10_RESIDENCY </span><span id="t1p_4766" class="t s6_4766">Package </span><span id="t1q_4766" class="t s6_4766">Note: C-state values are processor specific C-state code </span>
<span id="t1r_4766" class="t s6_4766">names, unrelated to MWAIT extension C-state </span>
<span id="t1s_4766" class="t s6_4766">parameters or ACPI C-States. </span>
<span id="t1t_4766" class="t s6_4766">59:0 </span><span id="t1u_4766" class="t s6_4766">Package C10 Residency Counter (R/O) </span>
<span id="t1v_4766" class="t s6_4766">Value since last reset that this package is in processor- </span>
<span id="t1w_4766" class="t s6_4766">specific C10 states. Count at the same frequency as the </span>
<span id="t1x_4766" class="t s6_4766">TSC. </span>
<span id="t1y_4766" class="t s6_4766">63:60 </span><span id="t1z_4766" class="t s6_4766">Reserved </span>
<span id="t20_4766" class="t s6_4766">See Table 2-20, Table 2-21, Table 2-22, Table 2-29, and Table 2-30 for other MSR definitions applicable to processors with a CPUID </span>
<span id="t21_4766" class="t s6_4766">Signature DisplayFamily_DisplayModel value of 06_45H. </span>
<span id="t22_4766" class="t s7_4766">Table 2-31. </span><span id="t23_4766" class="t s7_4766">Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with a </span>
<span id="t24_4766" class="t s7_4766">CPUID Signature DisplayFamily_DisplayModel Value of 06_45H </span>
<span id="t25_4766" class="t s8_4766">Register </span>
<span id="t26_4766" class="t s8_4766">Address </span><span id="t27_4766" class="t s8_4766">Register Name / Bit Fields </span><span id="t28_4766" class="t s8_4766">Scope </span><span id="t29_4766" class="t s8_4766">Bit Description </span>
<span id="t2a_4766" class="t s8_4766">Hex </span><span id="t2b_4766" class="t s8_4766">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
