DECL|CMP0_CTRL|member|__IOM uint32_t CMP0_CTRL; /*!< 0x00000040 Comparator 0 control Register */
DECL|CMP0_SW_CLEAR|member|__IOM uint32_t CMP0_SW_CLEAR; /*!< 0x00000054 Comparator 0 switch control clear */
DECL|CMP0_SW|member|__IOM uint32_t CMP0_SW; /*!< 0x00000050 Comparator 0 switch control */
DECL|CMP1_CTRL|member|__IOM uint32_t CMP1_CTRL; /*!< 0x00000080 Comparator 1 control Register */
DECL|CMP1_SW_CLEAR|member|__IOM uint32_t CMP1_SW_CLEAR; /*!< 0x00000094 Comparator 1 switch control clear */
DECL|CMP1_SW|member|__IOM uint32_t CMP1_SW; /*!< 0x00000090 Comparator 1 switch control */
DECL|CONFIG|member|__IOM uint32_t CONFIG; /*!< 0x00000000 LPCOMP Configuration Register */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x0000001C LPCOMP Interrupt request masked */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000018 LPCOMP Interrupt request mask */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000014 LPCOMP Interrupt set register */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000010 LPCOMP Interrupt request register */
DECL|LPCOMP_CMP0_CTRL_DSI_BYPASS0_Msk|macro|LPCOMP_CMP0_CTRL_DSI_BYPASS0_Msk
DECL|LPCOMP_CMP0_CTRL_DSI_BYPASS0_Pos|macro|LPCOMP_CMP0_CTRL_DSI_BYPASS0_Pos
DECL|LPCOMP_CMP0_CTRL_DSI_LEVEL0_Msk|macro|LPCOMP_CMP0_CTRL_DSI_LEVEL0_Msk
DECL|LPCOMP_CMP0_CTRL_DSI_LEVEL0_Pos|macro|LPCOMP_CMP0_CTRL_DSI_LEVEL0_Pos
DECL|LPCOMP_CMP0_CTRL_HYST0_Msk|macro|LPCOMP_CMP0_CTRL_HYST0_Msk
DECL|LPCOMP_CMP0_CTRL_HYST0_Pos|macro|LPCOMP_CMP0_CTRL_HYST0_Pos
DECL|LPCOMP_CMP0_CTRL_INTTYPE0_Msk|macro|LPCOMP_CMP0_CTRL_INTTYPE0_Msk
DECL|LPCOMP_CMP0_CTRL_INTTYPE0_Pos|macro|LPCOMP_CMP0_CTRL_INTTYPE0_Pos
DECL|LPCOMP_CMP0_CTRL_MODE0_Msk|macro|LPCOMP_CMP0_CTRL_MODE0_Msk
DECL|LPCOMP_CMP0_CTRL_MODE0_Pos|macro|LPCOMP_CMP0_CTRL_MODE0_Pos
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_AN0_Msk|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_AN0_Msk
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_AN0_Pos|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_AN0_Pos
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_AP0_Msk|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_AP0_Msk
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_AP0_Pos|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_AP0_Pos
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_BN0_Msk|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_BN0_Msk
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_BN0_Pos|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_BN0_Pos
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_BP0_Msk|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_BP0_Msk
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_BP0_Pos|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_BP0_Pos
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_IN0_Msk|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_IN0_Msk
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_IN0_Pos|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_IN0_Pos
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_IP0_Msk|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_IP0_Msk
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_IP0_Pos|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_IP0_Pos
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_VN0_Msk|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_VN0_Msk
DECL|LPCOMP_CMP0_SW_CLEAR_CMP0_VN0_Pos|macro|LPCOMP_CMP0_SW_CLEAR_CMP0_VN0_Pos
DECL|LPCOMP_CMP0_SW_CMP0_AN0_Msk|macro|LPCOMP_CMP0_SW_CMP0_AN0_Msk
DECL|LPCOMP_CMP0_SW_CMP0_AN0_Pos|macro|LPCOMP_CMP0_SW_CMP0_AN0_Pos
DECL|LPCOMP_CMP0_SW_CMP0_AP0_Msk|macro|LPCOMP_CMP0_SW_CMP0_AP0_Msk
DECL|LPCOMP_CMP0_SW_CMP0_AP0_Pos|macro|LPCOMP_CMP0_SW_CMP0_AP0_Pos
DECL|LPCOMP_CMP0_SW_CMP0_BN0_Msk|macro|LPCOMP_CMP0_SW_CMP0_BN0_Msk
DECL|LPCOMP_CMP0_SW_CMP0_BN0_Pos|macro|LPCOMP_CMP0_SW_CMP0_BN0_Pos
DECL|LPCOMP_CMP0_SW_CMP0_BP0_Msk|macro|LPCOMP_CMP0_SW_CMP0_BP0_Msk
DECL|LPCOMP_CMP0_SW_CMP0_BP0_Pos|macro|LPCOMP_CMP0_SW_CMP0_BP0_Pos
DECL|LPCOMP_CMP0_SW_CMP0_IN0_Msk|macro|LPCOMP_CMP0_SW_CMP0_IN0_Msk
DECL|LPCOMP_CMP0_SW_CMP0_IN0_Pos|macro|LPCOMP_CMP0_SW_CMP0_IN0_Pos
DECL|LPCOMP_CMP0_SW_CMP0_IP0_Msk|macro|LPCOMP_CMP0_SW_CMP0_IP0_Msk
DECL|LPCOMP_CMP0_SW_CMP0_IP0_Pos|macro|LPCOMP_CMP0_SW_CMP0_IP0_Pos
DECL|LPCOMP_CMP0_SW_CMP0_VN0_Msk|macro|LPCOMP_CMP0_SW_CMP0_VN0_Msk
DECL|LPCOMP_CMP0_SW_CMP0_VN0_Pos|macro|LPCOMP_CMP0_SW_CMP0_VN0_Pos
DECL|LPCOMP_CMP1_CTRL_DSI_BYPASS1_Msk|macro|LPCOMP_CMP1_CTRL_DSI_BYPASS1_Msk
DECL|LPCOMP_CMP1_CTRL_DSI_BYPASS1_Pos|macro|LPCOMP_CMP1_CTRL_DSI_BYPASS1_Pos
DECL|LPCOMP_CMP1_CTRL_DSI_LEVEL1_Msk|macro|LPCOMP_CMP1_CTRL_DSI_LEVEL1_Msk
DECL|LPCOMP_CMP1_CTRL_DSI_LEVEL1_Pos|macro|LPCOMP_CMP1_CTRL_DSI_LEVEL1_Pos
DECL|LPCOMP_CMP1_CTRL_HYST1_Msk|macro|LPCOMP_CMP1_CTRL_HYST1_Msk
DECL|LPCOMP_CMP1_CTRL_HYST1_Pos|macro|LPCOMP_CMP1_CTRL_HYST1_Pos
DECL|LPCOMP_CMP1_CTRL_INTTYPE1_Msk|macro|LPCOMP_CMP1_CTRL_INTTYPE1_Msk
DECL|LPCOMP_CMP1_CTRL_INTTYPE1_Pos|macro|LPCOMP_CMP1_CTRL_INTTYPE1_Pos
DECL|LPCOMP_CMP1_CTRL_MODE1_Msk|macro|LPCOMP_CMP1_CTRL_MODE1_Msk
DECL|LPCOMP_CMP1_CTRL_MODE1_Pos|macro|LPCOMP_CMP1_CTRL_MODE1_Pos
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_AN1_Msk|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_AN1_Msk
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_AN1_Pos|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_AN1_Pos
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_AP1_Msk|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_AP1_Msk
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_AP1_Pos|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_AP1_Pos
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_BN1_Msk|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_BN1_Msk
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_BN1_Pos|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_BN1_Pos
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_BP1_Msk|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_BP1_Msk
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_BP1_Pos|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_BP1_Pos
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_IN1_Msk|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_IN1_Msk
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_IN1_Pos|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_IN1_Pos
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_IP1_Msk|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_IP1_Msk
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_IP1_Pos|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_IP1_Pos
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_VN1_Msk|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_VN1_Msk
DECL|LPCOMP_CMP1_SW_CLEAR_CMP1_VN1_Pos|macro|LPCOMP_CMP1_SW_CLEAR_CMP1_VN1_Pos
DECL|LPCOMP_CMP1_SW_CMP1_AN1_Msk|macro|LPCOMP_CMP1_SW_CMP1_AN1_Msk
DECL|LPCOMP_CMP1_SW_CMP1_AN1_Pos|macro|LPCOMP_CMP1_SW_CMP1_AN1_Pos
DECL|LPCOMP_CMP1_SW_CMP1_AP1_Msk|macro|LPCOMP_CMP1_SW_CMP1_AP1_Msk
DECL|LPCOMP_CMP1_SW_CMP1_AP1_Pos|macro|LPCOMP_CMP1_SW_CMP1_AP1_Pos
DECL|LPCOMP_CMP1_SW_CMP1_BN1_Msk|macro|LPCOMP_CMP1_SW_CMP1_BN1_Msk
DECL|LPCOMP_CMP1_SW_CMP1_BN1_Pos|macro|LPCOMP_CMP1_SW_CMP1_BN1_Pos
DECL|LPCOMP_CMP1_SW_CMP1_BP1_Msk|macro|LPCOMP_CMP1_SW_CMP1_BP1_Msk
DECL|LPCOMP_CMP1_SW_CMP1_BP1_Pos|macro|LPCOMP_CMP1_SW_CMP1_BP1_Pos
DECL|LPCOMP_CMP1_SW_CMP1_IN1_Msk|macro|LPCOMP_CMP1_SW_CMP1_IN1_Msk
DECL|LPCOMP_CMP1_SW_CMP1_IN1_Pos|macro|LPCOMP_CMP1_SW_CMP1_IN1_Pos
DECL|LPCOMP_CMP1_SW_CMP1_IP1_Msk|macro|LPCOMP_CMP1_SW_CMP1_IP1_Msk
DECL|LPCOMP_CMP1_SW_CMP1_IP1_Pos|macro|LPCOMP_CMP1_SW_CMP1_IP1_Pos
DECL|LPCOMP_CMP1_SW_CMP1_VN1_Msk|macro|LPCOMP_CMP1_SW_CMP1_VN1_Msk
DECL|LPCOMP_CMP1_SW_CMP1_VN1_Pos|macro|LPCOMP_CMP1_SW_CMP1_VN1_Pos
DECL|LPCOMP_CONFIG_ENABLED_Msk|macro|LPCOMP_CONFIG_ENABLED_Msk
DECL|LPCOMP_CONFIG_ENABLED_Pos|macro|LPCOMP_CONFIG_ENABLED_Pos
DECL|LPCOMP_CONFIG_LPREF_EN_Msk|macro|LPCOMP_CONFIG_LPREF_EN_Msk
DECL|LPCOMP_CONFIG_LPREF_EN_Pos|macro|LPCOMP_CONFIG_LPREF_EN_Pos
DECL|LPCOMP_INTR_COMP0_Msk|macro|LPCOMP_INTR_COMP0_Msk
DECL|LPCOMP_INTR_COMP0_Pos|macro|LPCOMP_INTR_COMP0_Pos
DECL|LPCOMP_INTR_COMP1_Msk|macro|LPCOMP_INTR_COMP1_Msk
DECL|LPCOMP_INTR_COMP1_Pos|macro|LPCOMP_INTR_COMP1_Pos
DECL|LPCOMP_INTR_MASKED_COMP0_MASKED_Msk|macro|LPCOMP_INTR_MASKED_COMP0_MASKED_Msk
DECL|LPCOMP_INTR_MASKED_COMP0_MASKED_Pos|macro|LPCOMP_INTR_MASKED_COMP0_MASKED_Pos
DECL|LPCOMP_INTR_MASKED_COMP1_MASKED_Msk|macro|LPCOMP_INTR_MASKED_COMP1_MASKED_Msk
DECL|LPCOMP_INTR_MASKED_COMP1_MASKED_Pos|macro|LPCOMP_INTR_MASKED_COMP1_MASKED_Pos
DECL|LPCOMP_INTR_MASK_COMP0_MASK_Msk|macro|LPCOMP_INTR_MASK_COMP0_MASK_Msk
DECL|LPCOMP_INTR_MASK_COMP0_MASK_Pos|macro|LPCOMP_INTR_MASK_COMP0_MASK_Pos
DECL|LPCOMP_INTR_MASK_COMP1_MASK_Msk|macro|LPCOMP_INTR_MASK_COMP1_MASK_Msk
DECL|LPCOMP_INTR_MASK_COMP1_MASK_Pos|macro|LPCOMP_INTR_MASK_COMP1_MASK_Pos
DECL|LPCOMP_INTR_SET_COMP0_Msk|macro|LPCOMP_INTR_SET_COMP0_Msk
DECL|LPCOMP_INTR_SET_COMP0_Pos|macro|LPCOMP_INTR_SET_COMP0_Pos
DECL|LPCOMP_INTR_SET_COMP1_Msk|macro|LPCOMP_INTR_SET_COMP1_Msk
DECL|LPCOMP_INTR_SET_COMP1_Pos|macro|LPCOMP_INTR_SET_COMP1_Pos
DECL|LPCOMP_SECTION_SIZE|macro|LPCOMP_SECTION_SIZE
DECL|LPCOMP_STATUS_OUT0_Msk|macro|LPCOMP_STATUS_OUT0_Msk
DECL|LPCOMP_STATUS_OUT0_Pos|macro|LPCOMP_STATUS_OUT0_Pos
DECL|LPCOMP_STATUS_OUT1_Msk|macro|LPCOMP_STATUS_OUT1_Msk
DECL|LPCOMP_STATUS_OUT1_Pos|macro|LPCOMP_STATUS_OUT1_Pos
DECL|LPCOMP_V1_Type|typedef|} LPCOMP_V1_Type; /*!< Size = 152 (0x98) */
DECL|RESERVED1|member|__IM uint32_t RESERVED1[8];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[3];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[10];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[3];
DECL|RESERVED|member|__IM uint32_t RESERVED[2];
DECL|STATUS|member|__IM uint32_t STATUS; /*!< 0x00000004 LPCOMP Status Register */
DECL|_CYIP_LPCOMP_H_|macro|_CYIP_LPCOMP_H_
