/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [2:0] _01_;
  reg [24:0] _02_;
  wire [10:0] celloutsig_0_1z;
  wire [52:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [24:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 25'h0000000;
    else _02_ <= in_data[93:69];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { in_data[141:139], celloutsig_1_2z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[80:70] & _02_[20:10];
  assign celloutsig_1_18z = { _01_[1:0], celloutsig_1_16z, _01_ } & { celloutsig_1_15z[9:5], celloutsig_1_16z };
  assign celloutsig_1_6z = { in_data[107:105], _00_, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, _01_, celloutsig_1_4z } >= { celloutsig_1_0z, celloutsig_1_2z, _01_, _00_, _00_, celloutsig_1_1z };
  assign celloutsig_1_2z = { in_data[164:163], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } <= { in_data[110], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[167], celloutsig_1_10z, celloutsig_1_4z } && { celloutsig_1_7z[6], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_5z = ! in_data[8:3];
  assign celloutsig_1_10z = ! { in_data[169:168], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_19z = _01_[0] & ~(in_data[123]);
  assign celloutsig_0_3z = celloutsig_0_2z[23:15] % { 1'h1, celloutsig_0_2z[21:14] };
  assign celloutsig_1_7z = celloutsig_1_2z ? { in_data[159:154], 1'h1, celloutsig_1_0z } : { in_data[191], celloutsig_1_6z, _00_, celloutsig_1_0z, 1'h0 };
  assign celloutsig_1_13z = in_data[184:161] != { in_data[178:173], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, _00_, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_2z = ~ { in_data[43:2], celloutsig_0_1z };
  assign celloutsig_1_8z = & { celloutsig_1_6z, _01_, celloutsig_1_2z, celloutsig_1_0z, in_data[154:144] };
  assign celloutsig_1_9z = | in_data[178:176];
  assign celloutsig_0_6z = ~^ { _02_[8:0], celloutsig_0_3z };
  assign celloutsig_1_4z = ~^ { in_data[162:140], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_15z[5:4], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_1z = ^ in_data[149:128];
  assign celloutsig_1_15z = { in_data[111:110], celloutsig_1_0z, _00_, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } ^ { in_data[109:100], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_0z = ~((in_data[146] & in_data[141]) | in_data[109]);
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
