// Seed: 573270996
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  logic id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  bit   id_17;
  logic id_18;
  ;
  wire id_19;
  localparam id_20 = -1, id_21 = id_4, id_22 = -1;
  wire id_23 = id_23;
  logic id_24;
  logic [-1 : -1 'h0] id_25;
  supply1 id_26 = id_19, id_27;
  assign id_27 = 1;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_26,
      id_23,
      id_27
  );
  always @(posedge {1'b0,
    id_5
  })
  begin : LABEL_0
    while (id_23) begin : LABEL_1
      assign id_1 = id_4 - -1;
      #1 id_17 = -1'b0 * -1 + -1;
    end
  end
endmodule
