Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 19 16:27:11 2020
| Host         : LAPTOP-O012AA2L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.356        0.000                      0                 1411        0.105        0.000                      0                 1411        9.500        0.000                       0                   501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                10.356        0.000                      0                 1411        0.105        0.000                      0                 1411        9.500        0.000                       0                   501  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.356ns  (required time - arrival time)
  Source:                 controller/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/P_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 2.469ns (25.727%)  route 7.128ns (74.273%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.366     4.568    controller/clock_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.379     4.947 r  controller/state_reg[4]/Q
                         net (fo=45, routed)          1.260     6.207    controller/state[4]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  controller/i__carry_i_31/O
                         net (fo=63, routed)          0.503     6.815    controller/_T_46__0
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.105     6.920 r  controller/i__carry_i_12/O
                         net (fo=16, routed)          1.118     8.038    dataPath/regfile/regfile_7[0]_i_3[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.143 r  dataPath/regfile/i__carry__0_i_3/O
                         net (fo=7, routed)           1.256     9.399    dataPath/regfile/regfile_7_reg[5]_0
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.115     9.514 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=2, routed)           0.408     9.922    controller/ADDR1MUX[5]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.275    10.197 r  controller/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.197    dataPath/PC_reg[7]_1[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    10.731 r  dataPath/addrOut_carry__0/O[3]
                         net (fo=2, routed)           0.537    11.268    dataPath/regfile/regfile_7[7]_i_2_1[3]
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.269    11.537 r  dataPath/regfile/regfile_7[7]_i_4/O
                         net (fo=1, routed)           0.518    12.055    dataPath/regfile/data2__0[7]
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.267    12.322 r  dataPath/regfile/regfile_7[7]_i_2/O
                         net (fo=1, routed)           0.380    12.702    controller/regfile_0_reg[7]
    SLICE_X45Y44         LUT4 (Prop_lut4_I0_O)        0.105    12.807 r  controller/regfile_7[7]_i_1/O
                         net (fo=12, routed)          0.815    13.622    controller/data2[7]
    SLICE_X37Y42         LUT4 (Prop_lut4_I2_O)        0.105    13.727 r  controller/Z_i_3/O
                         net (fo=2, routed)           0.332    14.059    controller/Z_i_3_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.105    14.164 r  controller/P_i_1/O
                         net (fo=1, routed)           0.000    14.164    dataPath/P_reg_0
    SLICE_X36Y43         FDRE                                         r  dataPath/P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.258    24.300    dataPath/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  dataPath/P_reg/C
                         clock pessimism              0.226    24.526    
                         clock uncertainty           -0.035    24.490    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.030    24.520    dataPath/P_reg
  -------------------------------------------------------------------
                         required time                         24.520    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                 10.356    

Slack (MET) :             10.365ns  (required time - arrival time)
  Source:                 controller/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.590ns  (logic 2.469ns (25.746%)  route 7.121ns (74.254%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.366     4.568    controller/clock_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.379     4.947 r  controller/state_reg[4]/Q
                         net (fo=45, routed)          1.260     6.207    controller/state[4]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  controller/i__carry_i_31/O
                         net (fo=63, routed)          0.503     6.815    controller/_T_46__0
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.105     6.920 r  controller/i__carry_i_12/O
                         net (fo=16, routed)          1.118     8.038    dataPath/regfile/regfile_7[0]_i_3[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.143 r  dataPath/regfile/i__carry__0_i_3/O
                         net (fo=7, routed)           1.256     9.399    dataPath/regfile/regfile_7_reg[5]_0
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.115     9.514 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=2, routed)           0.408     9.922    controller/ADDR1MUX[5]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.275    10.197 r  controller/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.197    dataPath/PC_reg[7]_1[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    10.731 f  dataPath/addrOut_carry__0/O[3]
                         net (fo=2, routed)           0.537    11.268    dataPath/regfile/regfile_7[7]_i_2_1[3]
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.269    11.537 f  dataPath/regfile/regfile_7[7]_i_4/O
                         net (fo=1, routed)           0.518    12.055    dataPath/regfile/data2__0[7]
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.267    12.322 f  dataPath/regfile/regfile_7[7]_i_2/O
                         net (fo=1, routed)           0.380    12.702    controller/regfile_0_reg[7]
    SLICE_X45Y44         LUT4 (Prop_lut4_I0_O)        0.105    12.807 f  controller/regfile_7[7]_i_1/O
                         net (fo=12, routed)          0.815    13.622    controller/data2[7]
    SLICE_X37Y42         LUT4 (Prop_lut4_I2_O)        0.105    13.727 f  controller/Z_i_3/O
                         net (fo=2, routed)           0.325    14.052    controller/Z_i_3_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.105    14.157 r  controller/Z_i_1/O
                         net (fo=1, routed)           0.000    14.157    dataPath/Z0
    SLICE_X37Y43         FDRE                                         r  dataPath/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.258    24.300    dataPath/clock_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  dataPath/Z_reg/C
                         clock pessimism              0.226    24.526    
                         clock uncertainty           -0.035    24.490    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.032    24.522    dataPath/Z_reg
  -------------------------------------------------------------------
                         required time                         24.522    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                 10.365    

Slack (MET) :             10.486ns  (required time - arrival time)
  Source:                 controller/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 2.417ns (25.524%)  route 7.052ns (74.476%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 24.301 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.366     4.568    controller/clock_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.379     4.947 r  controller/state_reg[4]/Q
                         net (fo=45, routed)          1.260     6.207    controller/state[4]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  controller/i__carry_i_31/O
                         net (fo=63, routed)          0.503     6.815    controller/_T_46__0
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.105     6.920 r  controller/i__carry_i_12/O
                         net (fo=16, routed)          1.118     8.038    dataPath/regfile/regfile_7[0]_i_3[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.143 r  dataPath/regfile/i__carry__0_i_3/O
                         net (fo=7, routed)           1.256     9.399    dataPath/regfile/regfile_7_reg[5]_0
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.115     9.514 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=2, routed)           0.408     9.922    controller/ADDR1MUX[5]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.275    10.197 r  controller/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.197    dataPath/PC_reg[7]_1[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    10.677 r  dataPath/addrOut_carry__0/O[2]
                         net (fo=2, routed)           0.677    11.355    dataPath/regfile/regfile_7[7]_i_2_1[2]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.255    11.610 r  dataPath/regfile/regfile_7[6]_i_4/O
                         net (fo=1, routed)           0.469    12.079    dataPath/regfile/data2__0[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.283    12.362 r  dataPath/regfile/regfile_7[6]_i_2/O
                         net (fo=1, routed)           0.346    12.708    controller/regfile_0_reg[6]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.105    12.813 r  controller/regfile_7[6]_i_1/O
                         net (fo=12, routed)          0.678    13.491    controller/data2[6]
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.105    13.596 r  controller/PC[6]_i_2/O
                         net (fo=1, routed)           0.336    13.932    controller/PC[6]_i_2_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.105    14.037 r  controller/PC[6]_i_1/O
                         net (fo=1, routed)           0.000    14.037    dataPath/PC_reg[15]_1[6]
    SLICE_X40Y42         FDRE                                         r  dataPath/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.259    24.301    dataPath/clock_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  dataPath/PC_reg[6]/C
                         clock pessimism              0.226    24.527    
                         clock uncertainty           -0.035    24.491    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.032    24.523    dataPath/PC_reg[6]
  -------------------------------------------------------------------
                         required time                         24.523    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                 10.486    

Slack (MET) :             10.488ns  (required time - arrival time)
  Source:                 controller/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/N_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.699ns (29.198%)  route 6.545ns (70.802%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.366     4.568    controller/clock_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.379     4.947 r  controller/state_reg[4]/Q
                         net (fo=45, routed)          1.260     6.207    controller/state[4]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  controller/i__carry_i_31/O
                         net (fo=63, routed)          0.503     6.815    controller/_T_46__0
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.105     6.920 r  controller/i__carry_i_12/O
                         net (fo=16, routed)          1.118     8.038    dataPath/regfile/regfile_7[0]_i_3[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.143 r  dataPath/regfile/i__carry__0_i_3/O
                         net (fo=7, routed)           1.256     9.399    dataPath/regfile/regfile_7_reg[5]_0
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.115     9.514 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=2, routed)           0.408     9.922    controller/ADDR1MUX[5]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.275    10.197 r  controller/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.197    dataPath/PC_reg[7]_1[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.641 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.641    dataPath/addrOut_carry__0_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.741    dataPath/addrOut_carry__1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.003 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.260    11.263    controller/PC_reg[15][3]
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.250    11.513 r  controller/regfile_7[15]_i_14/O
                         net (fo=1, routed)           0.000    11.513    controller/regfile_7[15]_i_14_n_0
    SLICE_X45Y45         MUXF7 (Prop_muxf7_I1_O)      0.182    11.695 r  controller/regfile_7_reg[15]_i_8/O
                         net (fo=1, routed)           0.344    12.040    controller/regfile_7_reg[15]_i_8_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.252    12.292 r  controller/regfile_7[15]_i_2/O
                         net (fo=14, routed)          0.990    13.282    controller/regfile_io_wData[0]
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.125    13.407 r  controller/N_i_1/O
                         net (fo=1, routed)           0.404    13.811    dataPath/N_reg_0
    SLICE_X36Y43         FDRE                                         r  dataPath/N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.258    24.300    dataPath/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  dataPath/N_reg/C
                         clock pessimism              0.226    24.526    
                         clock uncertainty           -0.035    24.490    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)       -0.191    24.299    dataPath/N_reg
  -------------------------------------------------------------------
                         required time                         24.299    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                 10.488    

Slack (MET) :             10.667ns  (required time - arrival time)
  Source:                 controller/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/regfile/regfile_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 2.207ns (23.866%)  route 7.041ns (76.134%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.366     4.568    controller/clock_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.379     4.947 r  controller/state_reg[4]/Q
                         net (fo=45, routed)          1.260     6.207    controller/state[4]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  controller/i__carry_i_31/O
                         net (fo=63, routed)          0.503     6.815    controller/_T_46__0
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.105     6.920 r  controller/i__carry_i_12/O
                         net (fo=16, routed)          1.118     8.038    dataPath/regfile/regfile_7[0]_i_3[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.143 r  dataPath/regfile/i__carry__0_i_3/O
                         net (fo=7, routed)           1.256     9.399    dataPath/regfile/regfile_7_reg[5]_0
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.115     9.514 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=2, routed)           0.408     9.922    controller/ADDR1MUX[5]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.275    10.197 r  controller/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.197    dataPath/PC_reg[7]_1[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    10.677 r  dataPath/addrOut_carry__0/O[2]
                         net (fo=2, routed)           0.677    11.355    dataPath/regfile/regfile_7[7]_i_2_1[2]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.255    11.610 r  dataPath/regfile/regfile_7[6]_i_4/O
                         net (fo=1, routed)           0.469    12.079    dataPath/regfile/data2__0[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.283    12.362 r  dataPath/regfile/regfile_7[6]_i_2/O
                         net (fo=1, routed)           0.346    12.708    controller/regfile_0_reg[6]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.105    12.813 r  controller/regfile_7[6]_i_1/O
                         net (fo=12, routed)          1.002    13.815    dataPath/regfile/D[6]
    SLICE_X50Y40         FDRE                                         r  dataPath/regfile/regfile_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.262    24.304    dataPath/regfile/clock_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  dataPath/regfile/regfile_4_reg[6]/C
                         clock pessimism              0.226    24.530    
                         clock uncertainty           -0.035    24.494    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)       -0.012    24.482    dataPath/regfile/regfile_4_reg[6]
  -------------------------------------------------------------------
                         required time                         24.482    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                 10.667    

Slack (MET) :             10.726ns  (required time - arrival time)
  Source:                 controller/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.469ns (26.750%)  route 6.761ns (73.250%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 24.301 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.366     4.568    controller/clock_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.379     4.947 r  controller/state_reg[4]/Q
                         net (fo=45, routed)          1.260     6.207    controller/state[4]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  controller/i__carry_i_31/O
                         net (fo=63, routed)          0.503     6.815    controller/_T_46__0
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.105     6.920 r  controller/i__carry_i_12/O
                         net (fo=16, routed)          1.118     8.038    dataPath/regfile/regfile_7[0]_i_3[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.143 r  dataPath/regfile/i__carry__0_i_3/O
                         net (fo=7, routed)           1.256     9.399    dataPath/regfile/regfile_7_reg[5]_0
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.115     9.514 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=2, routed)           0.408     9.922    controller/ADDR1MUX[5]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.275    10.197 r  controller/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.197    dataPath/PC_reg[7]_1[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    10.731 r  dataPath/addrOut_carry__0/O[3]
                         net (fo=2, routed)           0.537    11.268    dataPath/regfile/regfile_7[7]_i_2_1[3]
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.269    11.537 r  dataPath/regfile/regfile_7[7]_i_4/O
                         net (fo=1, routed)           0.518    12.055    dataPath/regfile/data2__0[7]
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.267    12.322 r  dataPath/regfile/regfile_7[7]_i_2/O
                         net (fo=1, routed)           0.380    12.702    controller/regfile_0_reg[7]
    SLICE_X45Y44         LUT4 (Prop_lut4_I0_O)        0.105    12.807 r  controller/regfile_7[7]_i_1/O
                         net (fo=12, routed)          0.534    13.341    controller/data2[7]
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.105    13.446 r  controller/PC[7]_i_2/O
                         net (fo=1, routed)           0.246    13.693    controller/PC[7]_i_2_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.105    13.798 r  controller/PC[7]_i_1/O
                         net (fo=1, routed)           0.000    13.798    dataPath/PC_reg[15]_1[7]
    SLICE_X40Y43         FDRE                                         r  dataPath/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.259    24.301    dataPath/clock_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  dataPath/PC_reg[7]/C
                         clock pessimism              0.226    24.527    
                         clock uncertainty           -0.035    24.491    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.032    24.523    dataPath/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         24.523    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                 10.726    

Slack (MET) :             10.745ns  (required time - arrival time)
  Source:                 controller/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 2.626ns (28.377%)  route 6.628ns (71.623%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.366     4.568    controller/clock_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.379     4.947 r  controller/state_reg[4]/Q
                         net (fo=45, routed)          1.260     6.207    controller/state[4]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  controller/i__carry_i_31/O
                         net (fo=63, routed)          0.503     6.815    controller/_T_46__0
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.105     6.920 r  controller/i__carry_i_12/O
                         net (fo=16, routed)          1.118     8.038    dataPath/regfile/regfile_7[0]_i_3[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.143 r  dataPath/regfile/i__carry__0_i_3/O
                         net (fo=7, routed)           1.256     9.399    dataPath/regfile/regfile_7_reg[5]_0
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.115     9.514 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=2, routed)           0.408     9.922    controller/ADDR1MUX[5]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.275    10.197 r  controller/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.197    dataPath/PC_reg[7]_1[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.641 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.641    dataPath/addrOut_carry__0_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.898 r  dataPath/addrOut_carry__1/O[1]
                         net (fo=2, routed)           0.823    11.722    controller/PC_reg[11][1]
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.259    11.981 r  controller/regfile_7[9]_i_4/O
                         net (fo=1, routed)           0.123    12.103    controller/regfile_7[9]_i_4_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.267    12.370 r  controller/regfile_7[9]_i_2/O
                         net (fo=1, routed)           0.124    12.494    controller/regfile_7[9]_i_2_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.105    12.599 r  controller/regfile_7[9]_i_1/O
                         net (fo=12, routed)          0.636    13.235    controller/data2[9]
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.105    13.340 r  controller/PC[9]_i_2/O
                         net (fo=1, routed)           0.376    13.717    controller/PC[9]_i_2_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.105    13.822 r  controller/PC[9]_i_1/O
                         net (fo=1, routed)           0.000    13.822    dataPath/PC_reg[15]_1[9]
    SLICE_X38Y44         FDRE                                         r  dataPath/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.258    24.300    dataPath/clock_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  dataPath/PC_reg[9]/C
                         clock pessimism              0.226    24.526    
                         clock uncertainty           -0.035    24.490    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)        0.076    24.566    dataPath/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         24.566    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                 10.745    

Slack (MET) :             10.762ns  (required time - arrival time)
  Source:                 controller/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/regfile/regfile_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 2.259ns (24.764%)  route 6.863ns (75.236%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.366     4.568    controller/clock_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.379     4.947 r  controller/state_reg[4]/Q
                         net (fo=45, routed)          1.260     6.207    controller/state[4]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  controller/i__carry_i_31/O
                         net (fo=63, routed)          0.503     6.815    controller/_T_46__0
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.105     6.920 r  controller/i__carry_i_12/O
                         net (fo=16, routed)          1.118     8.038    dataPath/regfile/regfile_7[0]_i_3[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.143 r  dataPath/regfile/i__carry__0_i_3/O
                         net (fo=7, routed)           1.256     9.399    dataPath/regfile/regfile_7_reg[5]_0
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.115     9.514 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=2, routed)           0.408     9.922    controller/ADDR1MUX[5]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.275    10.197 r  controller/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.197    dataPath/PC_reg[7]_1[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    10.731 r  dataPath/addrOut_carry__0/O[3]
                         net (fo=2, routed)           0.537    11.268    dataPath/regfile/regfile_7[7]_i_2_1[3]
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.269    11.537 r  dataPath/regfile/regfile_7[7]_i_4/O
                         net (fo=1, routed)           0.518    12.055    dataPath/regfile/data2__0[7]
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.267    12.322 r  dataPath/regfile/regfile_7[7]_i_2/O
                         net (fo=1, routed)           0.380    12.702    controller/regfile_0_reg[7]
    SLICE_X45Y44         LUT4 (Prop_lut4_I0_O)        0.105    12.807 r  controller/regfile_7[7]_i_1/O
                         net (fo=12, routed)          0.883    13.690    dataPath/regfile/D[7]
    SLICE_X48Y40         FDRE                                         r  dataPath/regfile/regfile_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.262    24.304    dataPath/regfile/clock_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  dataPath/regfile/regfile_0_reg[7]/C
                         clock pessimism              0.226    24.530    
                         clock uncertainty           -0.035    24.494    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)       -0.042    24.452    dataPath/regfile/regfile_0_reg[7]
  -------------------------------------------------------------------
                         required time                         24.452    
                         arrival time                         -13.690    
  -------------------------------------------------------------------
                         slack                                 10.762    

Slack (MET) :             10.780ns  (required time - arrival time)
  Source:                 controller/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/regfile/regfile_7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 2.207ns (24.239%)  route 6.898ns (75.761%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.366     4.568    controller/clock_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.379     4.947 r  controller/state_reg[4]/Q
                         net (fo=45, routed)          1.260     6.207    controller/state[4]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  controller/i__carry_i_31/O
                         net (fo=63, routed)          0.503     6.815    controller/_T_46__0
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.105     6.920 r  controller/i__carry_i_12/O
                         net (fo=16, routed)          1.118     8.038    dataPath/regfile/regfile_7[0]_i_3[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.143 r  dataPath/regfile/i__carry__0_i_3/O
                         net (fo=7, routed)           1.256     9.399    dataPath/regfile/regfile_7_reg[5]_0
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.115     9.514 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=2, routed)           0.408     9.922    controller/ADDR1MUX[5]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.275    10.197 r  controller/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.197    dataPath/PC_reg[7]_1[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    10.677 r  dataPath/addrOut_carry__0/O[2]
                         net (fo=2, routed)           0.677    11.355    dataPath/regfile/regfile_7[7]_i_2_1[2]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.255    11.610 r  dataPath/regfile/regfile_7[6]_i_4/O
                         net (fo=1, routed)           0.469    12.079    dataPath/regfile/data2__0[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.283    12.362 r  dataPath/regfile/regfile_7[6]_i_2/O
                         net (fo=1, routed)           0.346    12.708    controller/regfile_0_reg[6]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.105    12.813 r  controller/regfile_7[6]_i_1/O
                         net (fo=12, routed)          0.860    13.673    dataPath/regfile/D[6]
    SLICE_X51Y40         FDRE                                         r  dataPath/regfile/regfile_7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.262    24.304    dataPath/regfile/clock_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  dataPath/regfile/regfile_7_reg[6]/C
                         clock pessimism              0.226    24.530    
                         clock uncertainty           -0.035    24.494    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)       -0.042    24.452    dataPath/regfile/regfile_7_reg[6]
  -------------------------------------------------------------------
                         required time                         24.452    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                 10.780    

Slack (MET) :             10.812ns  (required time - arrival time)
  Source:                 controller/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/regfile/regfile_6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 2.207ns (24.286%)  route 6.881ns (75.714%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.366     4.568    controller/clock_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.379     4.947 r  controller/state_reg[4]/Q
                         net (fo=45, routed)          1.260     6.207    controller/state[4]
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  controller/i__carry_i_31/O
                         net (fo=63, routed)          0.503     6.815    controller/_T_46__0
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.105     6.920 r  controller/i__carry_i_12/O
                         net (fo=16, routed)          1.118     8.038    dataPath/regfile/regfile_7[0]_i_3[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.105     8.143 r  dataPath/regfile/i__carry__0_i_3/O
                         net (fo=7, routed)           1.256     9.399    dataPath/regfile/regfile_7_reg[5]_0
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.115     9.514 r  dataPath/regfile/addrOut_carry__0_i_3/O
                         net (fo=2, routed)           0.408     9.922    controller/ADDR1MUX[5]
    SLICE_X42Y43         LUT5 (Prop_lut5_I0_O)        0.275    10.197 r  controller/addrOut_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.197    dataPath/PC_reg[7]_1[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    10.677 r  dataPath/addrOut_carry__0/O[2]
                         net (fo=2, routed)           0.677    11.355    dataPath/regfile/regfile_7[7]_i_2_1[2]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.255    11.610 r  dataPath/regfile/regfile_7[6]_i_4/O
                         net (fo=1, routed)           0.469    12.079    dataPath/regfile/data2__0[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.283    12.362 r  dataPath/regfile/regfile_7[6]_i_2/O
                         net (fo=1, routed)           0.346    12.708    controller/regfile_0_reg[6]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.105    12.813 r  controller/regfile_7[6]_i_1/O
                         net (fo=12, routed)          0.842    13.655    dataPath/regfile/D[6]
    SLICE_X52Y40         FDRE                                         r  dataPath/regfile/regfile_6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.262    24.304    dataPath/regfile/clock_IBUF_BUFG
    SLICE_X52Y40         FDRE                                         r  dataPath/regfile/regfile_6_reg[6]/C
                         clock pessimism              0.226    24.530    
                         clock uncertainty           -0.035    24.494    
    SLICE_X52Y40         FDRE (Setup_fdre_C_D)       -0.027    24.467    dataPath/regfile/regfile_6_reg[6]
  -------------------------------------------------------------------
                         required time                         24.467    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                 10.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dataPath/KBSR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/MDR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.561     1.486    dataPath/clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  dataPath/KBSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  dataPath/KBSR_reg[7]/Q
                         net (fo=1, routed)           0.053     1.681    dataPath/KBSR_reg_n_0_[7]
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.726 r  dataPath/MDR[7]_i_1/O
                         net (fo=1, routed)           0.000     1.726    dataPath/MDR[7]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  dataPath/MDR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.831     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  dataPath/MDR_reg[7]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     1.620    dataPath/MDR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 boot/uartRecv/valReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            boot/firstData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.817%)  route 0.291ns (58.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.561     1.486    boot/uartRecv/clock_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  boot/uartRecv/valReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  boot/uartRecv/valReg_reg/Q
                         net (fo=7, routed)           0.291     1.941    boot/uartRecv/uartRecv_io_channel_valid
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.986 r  boot/uartRecv/firstData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.986    boot/uartRecv_n_10
    SLICE_X37Y43         FDRE                                         r  boot/firstData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.832     2.002    boot/clock_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  boot/firstData_reg[0]/C
                         clock pessimism             -0.250     1.752    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.091     1.843    boot/firstData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 boot/firstData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.673%)  route 0.116ns (38.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.562     1.487    boot/clock_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  boot/firstData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  boot/firstData_reg[1]/Q
                         net (fo=2, routed)           0.116     1.744    controller/boot_io_initPC_bits[1]
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.789 r  controller/PC[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    dataPath/PC_reg[15]_1[1]
    SLICE_X38Y42         FDRE                                         r  dataPath/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.831     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  dataPath/PC_reg[1]/C
                         clock pessimism             -0.498     1.503    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.120     1.623    dataPath/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 boot/uartRecv/bitsReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            boot/uartRecv/cntReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.556%)  route 0.132ns (41.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.562     1.487    boot/uartRecv/clock_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  boot/uartRecv/bitsReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  boot/uartRecv/bitsReg_reg[0]/Q
                         net (fo=13, routed)          0.132     1.760    boot/uartRecv/bitsReg_reg_n_0_[0]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  boot/uartRecv/cntReg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    boot/uartRecv/cntReg[5]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  boot/uartRecv/cntReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.831     2.001    boot/uartRecv/clock_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  boot/uartRecv/cntReg_reg[5]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.120     1.620    boot/uartRecv/cntReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/KBSR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.863%)  route 0.131ns (48.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.560     1.485    dataPath/clock_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  dataPath/MDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  dataPath/MDR_reg[1]/Q
                         net (fo=6, routed)           0.131     1.757    dataPath/MDR_reg[15]_0[1]
    SLICE_X39Y38         FDRE                                         r  dataPath/KBSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.830     2.000    dataPath/clock_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  dataPath/KBSR_reg[1]/C
                         clock pessimism             -0.498     1.502    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.070     1.572    dataPath/KBSR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 BufferedUartTX/tx/bitsReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/shiftReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.358%)  route 0.084ns (28.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.558     1.483    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  BufferedUartTX/tx/bitsReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  BufferedUartTX/tx/bitsReg_reg[0]/Q
                         net (fo=7, routed)           0.084     1.731    BufferedUartTX/tx/bitsReg_reg_n_0_[0]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  BufferedUartTX/tx/shiftReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    BufferedUartTX/tx/shiftReg[0]_i_1_n_0
    SLICE_X39Y33         FDSE                                         r  BufferedUartTX/tx/shiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.825     1.995    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X39Y33         FDSE                                         r  BufferedUartTX/tx/shiftReg_reg[0]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X39Y33         FDSE (Hold_fdse_C_D)         0.091     1.587    BufferedUartTX/tx/shiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/KBSR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.850%)  route 0.131ns (48.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.560     1.485    dataPath/clock_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  dataPath/MDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  dataPath/MDR_reg[2]/Q
                         net (fo=6, routed)           0.131     1.757    dataPath/MDR_reg[15]_0[2]
    SLICE_X39Y38         FDRE                                         r  dataPath/KBSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.830     2.000    dataPath/clock_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  dataPath/KBSR_reg[2]/C
                         clock pessimism             -0.498     1.502    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.066     1.568    dataPath/KBSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UartRX/shiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/KBDR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.853%)  route 0.107ns (43.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.559     1.484    UartRX/clock_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  UartRX/shiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UartRX/shiftReg_reg[0]/Q
                         net (fo=1, routed)           0.107     1.732    dataPath/KBDR_reg[7]_0[0]
    SLICE_X37Y36         FDRE                                         r  dataPath/KBDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.827     1.997    dataPath/clock_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  dataPath/KBDR_reg[0]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.046     1.543    dataPath/KBDR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 boot/uartRecv/shiftReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            boot/firstData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.678%)  route 0.137ns (49.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.562     1.487    boot/uartRecv/clock_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  boot/uartRecv/shiftReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  boot/uartRecv/shiftReg_reg[1]/Q
                         net (fo=5, routed)           0.137     1.766    boot/boot_io_initPC_bits[9]
    SLICE_X36Y42         FDRE                                         r  boot/firstData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.831     2.001    boot/clock_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  boot/firstData_reg[1]/C
                         clock pessimism             -0.498     1.503    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.070     1.573    boot/firstData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dataPath/KBSR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/MDR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.152%)  route 0.139ns (42.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.561     1.486    dataPath/clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  dataPath/KBSR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  dataPath/KBSR_reg[6]/Q
                         net (fo=1, routed)           0.139     1.767    dataPath/KBSR_reg_n_0_[6]
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.812 r  dataPath/MDR[6]_i_1/O
                         net (fo=1, routed)           0.000     1.812    dataPath/MDR[6]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  dataPath/MDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.831     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  dataPath/MDR_reg[6]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.120     1.619    dataPath/MDR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y10  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y12  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X0Y8   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y9   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y8   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y11  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y12  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X0Y9   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y10  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y8   memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y35  dataPath/time__reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y35  dataPath/time__reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y35  dataPath/time__reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y35  dataPath/time__reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y36  dataPath/time__reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y36  dataPath/time__reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y36  dataPath/time__reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y36  dataPath/time__reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y35  BufferedUartTX/buf_/dataReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y35  BufferedUartTX/buf_/dataReg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y37  BufferedUartTX/tx/cntReg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y37  BufferedUartTX/tx/cntReg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y37  BufferedUartTX/tx/cntReg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y38  BufferedUartTX/tx/cntReg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y38  BufferedUartTX/tx/cntReg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y38  BufferedUartTX/tx/cntReg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y38  BufferedUartTX/tx/cntReg_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y39  BufferedUartTX/tx/cntReg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y39  BufferedUartTX/tx/cntReg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y39  BufferedUartTX/tx/cntReg_reg[19]/C



