datapath__151: datapath__151
logic__4252: logic__4252
logic__30: logic__30
delay__parameterized12__3: delay__parameterized12
logic__2901: logic__2901
datapath__448: datapath__255
delay__parameterized4__23: delay__parameterized4
reg__186: reg__186
reg__923: reg__923
reg__237: reg__237
reg__1022: reg__1022
case__553: case__553
logic__6014: logic__4030
xbip_pipe_v3_0_6_viv__parameterized62__6: xbip_pipe_v3_0_6_viv__parameterized62
reg__526: reg__526
delay__parameterized0__28: delay__parameterized0
reg__723: reg__723
xbip_pipe_v3_0_6_viv__parameterized3__65: xbip_pipe_v3_0_6_viv__parameterized3
datapath__300: datapath__300
reg__583: reg__583
case__910: case__910
delay__parameterized45__6: delay__parameterized45
logic__5305: logic__5305
case__1050: case__1050
flt_dec_op: flt_dec_op
reg__1386: reg__1386
xbip_pipe_v3_0_6_viv__parameterized3__26: xbip_pipe_v3_0_6_viv__parameterized3
case__543: case__543
conv_kernel_mul_30ns_37ns_70_1_1__2: conv_kernel_mul_30ns_37ns_70_1_1
reg__1109: reg__1109
logic__6011: logic__4030
logic__23: logic__23
reg__287: reg__287
case__865: case__865
datapath__329: datapath__329
case__1277: case__1277
xbip_pipe_v3_0_6_viv__parameterized3__98: xbip_pipe_v3_0_6_viv__parameterized3
reg__1456: reg__1456
case__1561: case__732
case__1330: case__1330
datapath__2: datapath__2
logic__4118: logic__4118
reg__418: reg__418
logic__3977: logic__3977
logic__3003: logic__3003
datapath__120: datapath__120
case__1000: case__1000
case__1080: case__1080
case__109: case__109
logic__4067: logic__4067
flt_div_mant_addsub__16: flt_div_mant_addsub
reg__1271: reg__1271
logic__482: logic__482
reg__1452: reg__1452
dsrl__2: dsrl__2
logic__2881: logic__2881
case__292: case__292
case__1509: case__1509
logic__5495: logic__5495
logic__3033: logic__3033
datapath__419: datapath__68
datapath__25: datapath__25
xbip_pipe_v3_0_6_viv__parameterized64__2: xbip_pipe_v3_0_6_viv__parameterized64
conv_kernel_mul_32ns_34ns_65_1_1__1: conv_kernel_mul_32ns_34ns_65_1_1
case__312: case__312
conv_kernel_mul_32s_32s_32_1_1__9: conv_kernel_mul_32s_32s_32_1_1
reg__1535: reg__1535
logic__5461: logic__5461
reg__1399: reg__1399
delay__parameterized67__1: delay__parameterized67
case__62: case__62
reg__1130: reg__1130
logic__5982: logic__5646
reg__309: reg__309
logic__60: logic__60
xbip_pipe_v3_0_6_viv__parameterized64__6: xbip_pipe_v3_0_6_viv__parameterized64
reg__1370: reg__1370
datapath__81: datapath__81
delay__parameterized11: delay__parameterized11
case__487: case__487
case__1152: case__1152
logic__2284: logic__2284
logic__4375: logic__4375
logic__2690: logic__2690
conv_kernel_mul_32s_32s_32_1_1__32: conv_kernel_mul_32s_32s_32_1_1
reg__755: reg__755
reg__494: reg__494
logic__3179: logic__3179
reg__665: reg__665
delay__parameterized6__6: delay__parameterized6
logic__3837: logic__3837
reg__458: reg__458
case__295: case__295
reg__661: reg__661
datapath__456: datapath__249
muxpart__121: muxpart__121
datapath__210: datapath__210
reg__1739: reg__1362
datapath__437: datapath__2
muxpart__59: muxpart__59
logic__3184: logic__3184
reg__1375: reg__1375
case__1636: case__1208
conv_kernel_mul_32s_32s_32_1_1__28: conv_kernel_mul_32s_32s_32_1_1
logic__1398: logic__1398
xbip_pipe_v3_0_6_viv__parameterized9__1: xbip_pipe_v3_0_6_viv__parameterized9
logic__3100: logic__3100
logic__5562: logic__5562
datapath__375: datapath__375
logic__4628: logic__4628
xbip_pipe_v3_0_6_viv__parameterized3__80: xbip_pipe_v3_0_6_viv__parameterized3
case__1559: case__600
logic__3793: logic__3793
delay__parameterized9__6: delay__parameterized9
reg__1558: reg__1558
muxpart__142: muxpart__142
reg__493: reg__493
xbip_pipe_v3_0_6_viv__parameterized3__62: xbip_pipe_v3_0_6_viv__parameterized3
logic__1377: logic__1377
reg__16: reg__16
case__624: case__624
flt_div_mant_addsub__4: flt_div_mant_addsub
conv_kernel_mul_30ns_70ns_102_1_1: conv_kernel_mul_30ns_70ns_102_1_1
xbip_pipe_v3_0_6_viv__parameterized39__1: xbip_pipe_v3_0_6_viv__parameterized39
logic__4213: logic__4213
logic__4943: logic__4943
reg__782: reg__782
logic__2643: logic__2643
case__754: case__754
case__1043: case__1043
datapath__43: datapath__43
case__1463: case__1463
logic__2537: logic__2537
logic__4616: logic__4616
case__1056: case__1056
xbip_pipe_v3_0_6_viv__parameterized60__17: xbip_pipe_v3_0_6_viv__parameterized60
case__1197: case__1197
reg__1164: reg__1164
keep__4: keep__4
case__1516: case__1516
reg__61: reg__61
logic__4119: logic__4119
logic__6053: logic__4705
case__293: case__293
logic__5889: logic__5889
reg__961: reg__961
reg__380: reg__380
logic__5520: logic__5520
muxpart__150: muxpart__46
case__1274: case__1274
logic__4985: logic__4985
logic__3013: logic__3013
logic__4928: logic__4928
reg__1324: reg__1324
datapath__196: datapath__196
reg__471: reg__471
signinv__23: signinv__23
logic__3738: logic__3738
delay__parameterized4__12: delay__parameterized4
conv_kernel_conv_kernel_Pipeline_conv_kernel_loop3: conv_kernel_conv_kernel_Pipeline_conv_kernel_loop3
logic__2505: logic__2505
logic__2364: logic__2364
logic__3631: logic__3631
xbip_pipe_v3_0_6_viv__parameterized17__10: xbip_pipe_v3_0_6_viv__parameterized17
logic__5694: logic__5694
logic__2282: logic__2282
case__1024: case__1024
reg__725: reg__725
reg__1074: reg__1074
reg__1086: reg__1086
case__228: case__228
logic__3810: logic__3810
keep__1: keep__1
reg__1683: reg__403
counter: counter
case__296: case__296
logic__3647: logic__3647
case__1208: case__1208
reg__801: reg__801
logic__3426: logic__3426
case__1615: case__1061
case__616: case__616
delay__parameterized41__3: delay__parameterized41
logic__2599: logic__2599
xbip_pipe_v3_0_6_viv__parameterized43__4: xbip_pipe_v3_0_6_viv__parameterized43
keep__53: keep__14
logic__6010: logic__4030
logic__1400: logic__1400
delay__parameterized4__16: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized3__3: xbip_pipe_v3_0_6_viv__parameterized3
reg__908: reg__908
datapath__45: datapath__45
case__625: case__625
datapath__217: datapath__217
reg__545: reg__545
logic__5267: logic__5267
case__447: case__447
logic__6031: logic__4718
reg__123: reg__123
logic__129: logic__129
signinv__44: signinv__6
logic__2328: logic__2328
case__1500: case__1500
mult_32_32_32__38: mult_32_32_32
case__1560: case__599
logic__2685: logic__2685
logic__6082: logic__4812
datapath__127: datapath__127
carry_chain__parameterized9__1: carry_chain__parameterized9
case__824: case__824
reg__24: reg__24
logic__5722: logic__5722
xbip_pipe_v3_0_6_viv__parameterized11__14: xbip_pipe_v3_0_6_viv__parameterized11
logic__3526: logic__3526
case__1456: case__1456
case__1397: case__1397
xbip_pipe_v3_0_6_viv__parameterized19__7: xbip_pipe_v3_0_6_viv__parameterized19
reg__1620: reg__1620
reg__314: reg__314
special_detect__parameterized1: special_detect__parameterized1
muxpart__7: muxpart__7
case__127: case__127
delay__parameterized12__4: delay__parameterized12
case__969: case__969
case__1611: case__1061
datapath__365: datapath__365
xbip_pipe_v3_0_6_viv__parameterized1__21: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized42__1: delay__parameterized42
case__1415: case__1415
muxpart__140: muxpart__140
datapath__47: datapath__47
datapath__63: datapath__63
case__705: case__705
reg__62: reg__62
logic__2671: logic__2671
logic__2893: logic__2893
logic__2507: logic__2507
logic__2821: logic__2821
case__988: case__988
reg__1409: reg__1409
delay__parameterized12__7: delay__parameterized12
logic__1295: logic__1295
keep__7: keep__7
flt_div_mant_addsub__18: flt_div_mant_addsub
conv_kernel_mul_32ns_68ns_102_1_1__2: conv_kernel_mul_32ns_68ns_102_1_1
case__666: case__666
logic__6003: logic__2251
signinv__26: signinv__26
delay__parameterized40__4: delay__parameterized40
reg__1473: reg__1473
logic__3486: logic__3486
logic__5973: logic__5647
logic__2990: logic__2990
reg__1675: reg__608
logic__2289: logic__2289
case__23: case__23
signinv__21: signinv__21
datapath__330: datapath__330
delay__parameterized4__17: delay__parameterized4
logic__4431: logic__4431
logic__4175: logic__4175
logic__5213: logic__5213
case__1058: case__1058
logic__1395: logic__1395
datapath__66: datapath__66
reg__368: reg__368
conv_kernel_mul_32s_32s_32_1_1__35: conv_kernel_mul_32s_32s_32_1_1
reg__390: reg__390
delay__parameterized9__2: delay__parameterized9
logic__3594: logic__3594
logic__3444: logic__3444
logic__4342: logic__4342
case__894: case__894
keep__6: keep__6
logic__5972: logic__5648
reg__648: reg__648
case__730: case__730
keep__23: keep__23
reg__600: reg__600
case__1055: case__1055
logic__5666: logic__5666
case__849: case__849
logic__3037: logic__3037
logic__18: logic__18
flt_dec_op_lat__parameterized0: flt_dec_op_lat__parameterized0
mult_32_32_32__30: mult_32_32_32
xbip_pipe_v3_0_6_viv__parameterized57__2: xbip_pipe_v3_0_6_viv__parameterized57
reg__360: reg__360
reg__622: reg__622
datapath__166: datapath__166
reg__352: reg__352
reg__780: reg__780
case__1377: case__1377
xbip_pipe_v3_0_6_viv__parameterized39__5: xbip_pipe_v3_0_6_viv__parameterized39
logic__3199: logic__3199
reg__52: reg__52
reg__1191: reg__1191
case__339: case__339
logic__3324: logic__3324
reg__1740: reg__1361
case__1378: case__1378
case__88: case__88
muxpart__45: muxpart__45
dsp48e1_wrapper: dsp48e1_wrapper
logic__5502: logic__5502
datapath__412: datapath__75
reg__199: reg__199
logic__2663: logic__2663
case__597: case__597
logic__2384: logic__2384
reg__1371: reg__1371
case__1017: case__1017
delay__2: delay
reg__848: reg__848
logic__2396: logic__2396
datapath__225: datapath__225
logic__2975: logic__2975
reg__1510: reg__1510
reg__1454: reg__1454
conv_kernel_conv_kernel_Pipeline_conv_kernel_loop2: conv_kernel_conv_kernel_Pipeline_conv_kernel_loop2
reg__731: reg__731
reg__377: reg__377
logic__6045: logic__4695
logic__5036: logic__5036
reg__743: reg__743
case__901: case__901
delay__parameterized25__1: delay__parameterized25
reg__1388: reg__1388
reg__1668: reg__608
delay__parameterized0__51: delay__parameterized0
case__739: case__739
flt_div_mant_addsub__8: flt_div_mant_addsub
logic__2329: logic__2329
logic__2683: logic__2683
case__1554: case__1460
reg__427: reg__427
muxpart__144: muxpart__144
logic__6077: logic__4695
logic__3763: logic__3763
xbip_pipe_v3_0_6_viv__parameterized43__6: xbip_pipe_v3_0_6_viv__parameterized43
case__612: case__612
logic__6090: logic__4661
case__1651: case__1207
logic__4797: logic__4797
logic__4271: logic__4271
logic__4030: logic__4030
xbip_pipe_v3_0_6_viv__parameterized11__10: xbip_pipe_v3_0_6_viv__parameterized11
logic__3997: logic__3997
conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1: conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1
case__574: case__574
keep__37: keep
logic__5920: logic__2255
reg__181: reg__181
case__470: case__470
logic__4655: logic__4655
logic__5451: logic__5451
reg__23: reg__23
logic__5165: logic__5165
reg__575: reg__575
mux4__parameterized0: mux4__parameterized0
case__254: case__254
conv_kernel_gmem0_m_axi_srl__1: conv_kernel_gmem0_m_axi_srl
reg__1516: reg__1516
logic__2973: logic__2973
delay__parameterized4: delay__parameterized4
logic__3010: logic__3010
case__764: case__764
datapath__167: datapath__167
datapath__406: datapath__39
case__368: case__368
logic__4160: logic__4160
xbip_pipe_v3_0_6_viv__parameterized60__11: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized0__13: delay__parameterized0
logic__5032: logic__5032
case__733: case__733
logic__5456: logic__5456
case__714: case__714
xbip_pipe_v3_0_6_viv__parameterized72__4: xbip_pipe_v3_0_6_viv__parameterized72
xbip_pipe_v3_0_6_viv__parameterized35__7: xbip_pipe_v3_0_6_viv__parameterized35
logic__4227: logic__4227
logic__2471: logic__2471
logic__2929: logic__2929
logic__5796: logic__5796
reg__41: reg__41
reg__351: reg__351
addsub__11: addsub__1
reg__243: reg__243
case__902: case__902
datapath__15: datapath__15
keep__18: keep__18
logic__2587: logic__2587
reg__172: reg__172
reg__985: reg__985
logic__4740: logic__4740
reg__746: reg__746
logic__3172: logic__3172
reg__909: reg__909
reg__874: reg__874
case__1113: case__1113
reg__1744: reg__1357
logic__2991: logic__2991
reg__1423: reg__1423
case__1266: case__1266
reg__568: reg__568
logic__2627: logic__2627
logic__3167: logic__3167
case__609: case__609
muxpart__31: muxpart__31
case__766: case__766
case__206: case__206
delay__parameterized4__5: delay__parameterized4
reg__888: reg__888
reg__1553: reg__1553
reg__1537: reg__1537
reg__1253: reg__1253
case__594: case__594
delay__parameterized40__2: delay__parameterized40
reg__950: reg__950
muxpart__119: muxpart__119
logic__5379: logic__5379
muxpart__132: muxpart__132
logic__5931: logic__5648
logic__6041: logic__4699
logic__725: logic__725
delay__parameterized67: delay__parameterized67
logic__3794: logic__3794
reg__1169: reg__1169
logic__6024: logic__4030
logic__3617: logic__3617
delay__parameterized39__21: delay__parameterized39
reg__1378: reg__1378
logic__3790: logic__3790
case__711: case__711
xbip_pipe_v3_0_6_viv__parameterized29__4: xbip_pipe_v3_0_6_viv__parameterized29
logic__4050: logic__4050
reg__1693: reg__1113
datapath__132: datapath__132
case__575: case__575
reg__1216: reg__1216
reg__1603: reg__1603
counter__11: counter__11
reg__1585: reg__1585
xbip_pipe_v3_0_6_viv__1: xbip_pipe_v3_0_6_viv
case__466: case__466
reg__297: reg__297
reg__1089: reg__1089
logic__3098: logic__3098
case__39: case__39
case__773: case__773
logic__5542: logic__5542
muxpart__68: muxpart__68
logic__2268: logic__2268
reg__920: reg__920
logic__3807: logic__3807
xbip_pipe_v3_0_6_viv__parameterized39__3: xbip_pipe_v3_0_6_viv__parameterized39
muxpart__78: muxpart__78
logic__6047: logic__4718
datapath__174: datapath__174
logic__4195: logic__4195
logic__4232: logic__4232
datapath__264: datapath__264
reg__227: reg__227
case__123: case__123
reg__1385: reg__1385
case__1199: case__1199
reg__1104: reg__1104
logic__4690: logic__4690
case__1493: case__1493
case__1002: case__1002
logic__5940: logic__2255
logic__2605: logic__2605
xbip_pipe_v3_0_6_viv__parameterized55__3: xbip_pipe_v3_0_6_viv__parameterized55
logic__2662: logic__2662
logic__4192: logic__4192
case__781: case__781
logic__5646: logic__5646
case__1153: case__1153
delay__parameterized40__6: delay__parameterized40
logic__4237: logic__4237
logic__244: logic__244
datapath__309: datapath__309
logic__2344: logic__2344
logic__6030: logic__4721
delay__parameterized9__5: delay__parameterized9
case__1202: case__1202
reg__534: reg__534
logic__3971: logic__3971
delay__parameterized5: delay__parameterized5
delay__parameterized4__10: delay__parameterized4
reg__1578: reg__1578
logic__4385: logic__4385
reg__1002: reg__1002
case__474: case__474
reg__1065: reg__1065
reg__109: reg__109
logic__2425: logic__2425
conv_kernel_flow_control_loop_pipe_sequential_init: conv_kernel_flow_control_loop_pipe_sequential_init
logic__6000: logic__2255
case__595: case__595
conv_kernel_mul_32s_32s_32_1_1__21: conv_kernel_mul_32s_32s_32_1_1
reg__861: reg__861
reg__271: reg__271
reg__1334: reg__1334
reg__689: reg__689
case__1501: case__1501
logic__4343: logic__4343
logic__4472: logic__4472
case__629: case__629
case__1552: case__1462
logic__1123: logic__1123
keep__12: keep__12
logic__2946: logic__2946
reg__787: reg__787
reg__505: reg__505
logic__5031: logic__5031
logic__3784: logic__3784
reg__1062: reg__1062
carry_chain__parameterized17: carry_chain__parameterized17
delay__parameterized36__6: delay__parameterized36
logic__5266: logic__5266
reg__451: reg__451
case__618: case__618
conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1: conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1
conv_kernel_conv_kernel_Pipeline_load_weight_loop9: conv_kernel_conv_kernel_Pipeline_load_weight_loop9
reg__21: reg__21
reg__120: reg__120
reg__1442: reg__1442
xbip_pipe_v3_0_6_viv__parameterized35__2: xbip_pipe_v3_0_6_viv__parameterized35
logic__4621: logic__4621
reg__1136: reg__1136
mult_32_32_32__8: mult_32_32_32
logic__3334: logic__3334
logic__3408: logic__3408
signinv__11: signinv__11
reg__576: reg__576
reg__742: reg__742
case__677: case__677
muxpart__48: muxpart__48
logic__4918: logic__4918
logic__16: logic__16
reg__1543: reg__1543
mult_32_32_32__17: mult_32_32_32
datapath__251: datapath__251
delay__parameterized20__1: delay__parameterized20
case__1617: case__1061
case__593: case__593
reg__215: reg__215
case__274: case__274
logic__4328: logic__4328
logic__4864: logic__4864
xbip_pipe_v3_0_6_viv__parameterized3__23: xbip_pipe_v3_0_6_viv__parameterized3
logic__5744: logic__5744
case__519: case__519
reg__805: reg__805
case__1067: case__1067
xbip_pipe_v3_0_6_viv__parameterized85__2: xbip_pipe_v3_0_6_viv__parameterized85
xbip_pipe_v3_0_6_viv__parameterized11__8: xbip_pipe_v3_0_6_viv__parameterized11
carry_chain__parameterized12: carry_chain__parameterized12
signinv__40: signinv__3
reg__1058: reg__1058
case__1329: case__1329
datapath__65: datapath__65
reg__789: reg__789
logic__2295: logic__2295
xbip_pipe_v3_0_6_viv__parameterized45__9: xbip_pipe_v3_0_6_viv__parameterized45
delay__parameterized39__9: delay__parameterized39
logic__1403: logic__1403
reg__130: reg__130
delay__parameterized6__12: delay__parameterized6
reg__527: reg__527
reg__662: reg__662
delay__parameterized0__53: delay__parameterized0
logic__3424: logic__3424
logic__2367: logic__2367
logic__5214: logic__5214
case__435: case__435
logic__3383: logic__3383
logic__4216: logic__4216
case__1057: case__1057
xbip_pipe_v3_0_6_viv__parameterized27: xbip_pipe_v3_0_6_viv__parameterized27
logic__3694: logic__3694
mult_31_101_132: mult_31_101_132
case__931: case__931
reg__541: reg__541
case__607: case__607
logic__2839: logic__2839
case__1656: case__1257
reg__1178: reg__1178
logic__5874: logic__5874
logic__4464: logic__4464
datapath__148: datapath__148
reg__75: reg__75
reg__299: reg__299
case__898: case__898
carry_chain__parameterized16: carry_chain__parameterized16
logic__6058: logic__4698
reg__424: reg__424
case__1408: case__1408
reg__316: reg__316
case__655: case__655
carry_chain__parameterized12__2: carry_chain__parameterized12
reg__898: reg__898
logic__3265: logic__3265
reg__13: reg__13
reg__1215: reg__1215
addsub__8: addsub__6
logic__4948: logic__4948
reg__722: reg__722
reg__232: reg__232
case__1130: case__1130
reg__1555: reg__1555
logic__4012: logic__4012
case__777: case__777
case__601: case__601
logic__4256: logic__4256
reg__579: reg__579
case__1533: case__1533
case__1175: case__1175
logic__5554: logic__5554
case__227: case__227
reg__1254: reg__1254
muxpart__81: muxpart__81
addsub__7: addsub__6
case__758: case__758
logic__6037: logic__4705
logic__3675: logic__3675
conv_kernel_mul_32s_32s_32_1_1__34: conv_kernel_mul_32s_32s_32_1_1
case__1368: case__1368
logic__3457: logic__3457
conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip: conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip
case__1270: case__1270
xbip_pipe_v3_0_6_viv__parameterized103__1: xbip_pipe_v3_0_6_viv__parameterized103
reg__45: reg__45
xbip_pipe_v3_0_6_viv__parameterized57: xbip_pipe_v3_0_6_viv__parameterized57
datapath__165: datapath__165
delay__parameterized27: delay__parameterized27
datapath__393: datapath__334
logic__28: logic__28
case__216: case__216
conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip: conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip
logic__4506: logic__4506
logic__4593: logic__4593
reg__76: reg__76
zero_det_sel: zero_det_sel
logic__70: logic__70
conv_kernel_mul_32s_32s_32_1_1__29: conv_kernel_mul_32s_32s_32_1_1
reg__633: reg__633
case__737: case__737
reg__1532: reg__1532
logic__3105: logic__3105
muxpart__74: muxpart__74
case__1370: case__1370
logic__4745: logic__4745
datapath__119: datapath__119
case__851: case__851
logic__5995: logic__5491
logic__3883: logic__3883
reg__198: reg__198
case__1375: case__1375
logic__5038: logic__5038
case__29: case__29
case__333: case__333
case__499: case__499
reg__1447: reg__1447
delay__parameterized0__54: delay__parameterized0
reg__497: reg__497
case__54: case__54
muxpart__60: muxpart__60
logic__3987: logic__3987
mult_31_71_102: mult_31_71_102
logic__5955: logic__2837
datapath__35: datapath__35
case__1435: case__1435
delay__parameterized12__8: delay__parameterized12
reg__22: reg__22
mult_31_38_69: mult_31_38_69
logic__2672: logic__2672
reg__475: reg__475
mult_32_32_32__28: mult_32_32_32
case__163: case__163
case__428: case__428
reg__1308: reg__1308
mult_32_32_32__18: mult_32_32_32
logic__3641: logic__3641
datapath__404: datapath__2
case__835: case__835
logic__3650: logic__3650
logic__3216: logic__3216
logic__3138: logic__3138
logic__4849: logic__4849
logic__3296: logic__3296
datapath__199: datapath__199
delay__parameterized4__26: delay__parameterized4
datapath__102: datapath__102
logic__3934: logic__3934
reg__1007: reg__1007
logic__3456: logic__3456
reg__431: reg__431
logic__3150: logic__3150
reg__345: reg__345
case__592: case__592
logic__4370: logic__4370
datapath__303: datapath__303
logic__5368: logic__5368
case__570: case__570
logic__2512: logic__2512
case__314: case__314
logic__2850: logic__2850
logic__5914: logic__5652
case__1577: case__599
keep__16: keep__16
case__643: case__643
logic__3287: logic__3287
case__670: case__670
case__1496: case__1496
logic__2489: logic__2489
reg__1359: reg__1359
case__1012: case__1012
logic__1330: logic__1330
reg__1676: reg__1108
datapath__16: datapath__16
case__515: case__515
datapath__399: datapath__38
reg__1692: reg__1114
case__167: case__167
datapath__287: datapath__287
logic__3948: logic__3948
case__202: case__202
logic__5573: logic__5573
reg__1135: reg__1135
case__981: case__981
case__427: case__427
delay__parameterized6__1: delay__parameterized6
logic__5935: logic__2251
logic__2638: logic__2638
logic__5170: logic__5170
case__1036: case__1036
logic__2942: logic__2942
case__374: case__374
case__389: case__389
logic__5913: logic__5653
reg__1264: reg__1264
xbip_pipe_v3_0_6_viv__parameterized35__5: xbip_pipe_v3_0_6_viv__parameterized35
datapath__260: datapath__260
logic__4344: logic__4344
reg__1290: reg__1290
xbip_pipe_v3_0_6_viv__parameterized3__21: xbip_pipe_v3_0_6_viv__parameterized3
logic__4527: logic__4527
reg__1107: reg__1107
logic__2437: logic__2437
xbip_pipe_v3_0_6_viv__parameterized57__3: xbip_pipe_v3_0_6_viv__parameterized57
logic__4254: logic__4254
reg__624: reg__624
reg__131: reg__131
case__251: case__251
datapath__101: datapath__101
logic__3490: logic__3490
carry_chain__parameterized18__1: carry_chain__parameterized18
case__1480: case__1480
reg__288: reg__288
logic__2629: logic__2629
xbip_pipe_v3_0_6_viv__parameterized43__3: xbip_pipe_v3_0_6_viv__parameterized43
case__348: case__348
reg__781: reg__781
logic__5952: logic__2840
case__1273: case__1273
datapath__206: datapath__206
case__493: case__493
reg__1527: reg__1527
delay__parameterized3__2: delay__parameterized3
delay__parameterized4__3: delay__parameterized4
logic__1397: logic__1397
muxpart__124: muxpart__124
case__1190: case__1190
datapath__271: datapath__271
logic: logic
reg__544: reg__544
case__492: case__492
case__1313: case__1313
conv_kernel_mul_32s_32s_32_1_1__31: conv_kernel_mul_32s_32s_32_1_1
reg__813: reg__813
reg__702: reg__702
case__1569: case__732
logic__2740: logic__2740
reg__1319: reg__1319
reg__1283: reg__1283
case__855: case__855
logic__4475: logic__4475
case__841: case__841
logic__2883: logic__2883
case__476: case__476
xbip_pipe_v3_0_6_viv__parameterized1__19: xbip_pipe_v3_0_6_viv__parameterized1
case__1354: case__1354
logic__4758: logic__4758
logic__2572: logic__2572
xbip_pipe_v3_0_6_viv__parameterized58: xbip_pipe_v3_0_6_viv__parameterized58
logic__3433: logic__3433
reg__239: reg__239
reg__1570: reg__1570
case__52: case__52
logic__3286: logic__3286
case__1132: case__1132
reg__506: reg__506
conv_kernel_mul_32s_32s_32_1_1__14: conv_kernel_mul_32s_32s_32_1_1
case__115: case__115
logic__4310: logic__4310
reg__907: reg__907
logic__2968: logic__2968
muxpart__137: muxpart__137
logic__4184: logic__4184
reg__808: reg__808
reg__112: reg__112
case__298: case__298
case__1261: case__1261
reg__1281: reg__1281
reg__523: reg__523
logic__4562: logic__4562
logic__4682: logic__4682
case__1032: case__1032
reg__1025: reg__1025
reg__1047: reg__1047
case__548: case__548
reg__1288: reg__1288
reg__823: reg__823
logic__3558: logic__3558
case__1156: case__1156
case__1672: case__1192
reg__1533: reg__1533
reg__1559: reg__1559
reg__1184: reg__1184
xbip_pipe_v3_0_6_viv__parameterized1__13: xbip_pipe_v3_0_6_viv__parameterized1
reg__1259: reg__1259
reg__50: reg__50
logic__2527: logic__2527
datapath__27: datapath__27
logic__5934: logic__2255
logic__4245: logic__4245
logic__4028: logic__4028
reg__1070: reg__1070
reg__7: reg__7
keep__32: keep__3
logic__5624: logic__5624
reg__750: reg__750
datapath__243: datapath__243
case__1227: case__1227
case__1157: case__1157
logic__3352: logic__3352
delay__parameterized0__31: delay__parameterized0
logic__4332: logic__4332
reg__238: reg__238
reg__435: reg__435
delay__parameterized53__1: delay__parameterized53
reg__1312: reg__1312
logic__22: logic__22
case__916: case__916
case__75: case__75
reg__1655: reg__403
case__175: case__175
logic__54: logic__54
delay__parameterized0__75: delay__parameterized0
logic__4774: logic__4774
datapath__8: datapath__8
case__1269: case__1269
case__465: case__465
xbip_pipe_v3_0_6_viv__parameterized3__50: xbip_pipe_v3_0_6_viv__parameterized3
reg__719: reg__719
case__117: case__117
logic__3476: logic__3476
conv_kernel_gmem0_m_axi_reg_slice__parameterized0: conv_kernel_gmem0_m_axi_reg_slice__parameterized0
reg__35: reg__35
xbip_pipe_v3_0_6_viv__parameterized60__1: xbip_pipe_v3_0_6_viv__parameterized60
case__1449: case__1449
logic__5875: logic__5875
case__972: case__972
case__547: case__547
logic__4580: logic__4580
logic__4209: logic__4209
case__1400: case__1400
logic__4950: logic__4950
delay__parameterized0__82: delay__parameterized0
delay__parameterized12__5: delay__parameterized12
logic__32: logic__32
logic__3305: logic__3305
reg__671: reg__671
reg__1465: reg__1465
logic__5670: logic__5670
logic__5933: logic__5646
xbip_pipe_v3_0_6_viv__parameterized5__4: xbip_pipe_v3_0_6_viv__parameterized5
logic__4502: logic__4502
logic__3832: logic__3832
reg__1221: reg__1221
datapath__122: datapath__122
case__21: case__21
case__210: case__210
logic__1379: logic__1379
logic__3428: logic__3428
logic__1305: logic__1305
logic__3573: logic__3573
xbip_pipe_v3_0_6_viv__parameterized3__35: xbip_pipe_v3_0_6_viv__parameterized3
reg__788: reg__788
reg__904: reg__904
reg__221: reg__221
delay__parameterized0__38: delay__parameterized0
datapath__371: datapath__371
logic__2323: logic__2323
conv_kernel_mux_73_32_1_1__6: conv_kernel_mux_73_32_1_1
logic__2499: logic__2499
reg__1352: reg__1352
reg__791: reg__791
logic__47: logic__47
flt_div_mant_addsub__2: flt_div_mant_addsub
flt_div_mant_addsub__20: flt_div_mant_addsub
xbip_pipe_v3_0_6_viv__parameterized1__3: xbip_pipe_v3_0_6_viv__parameterized1
reg__38: reg__38
case__419: case__419
logic__2315: logic__2315
logic__5120: logic__5120
reg__1296: reg__1296
case__664: case__664
case__673: case__673
datapath__207: datapath__207
logic__5: logic__5
reg__1249: reg__1249
logic__4850: logic__4850
case__1484: case__1484
reg__1131: reg__1131
xbip_pipe_v3_0_6_viv__parameterized64__1: xbip_pipe_v3_0_6_viv__parameterized64
case__1369: case__1369
reg__178: reg__178
case__1447: case__1447
reg__686: reg__686
reg__962: reg__962
signinv__5: signinv__5
case__847: case__847
xbip_pipe_v3_0_6_viv__parameterized60__19: xbip_pipe_v3_0_6_viv__parameterized60
logic__6012: logic__4030
case__369: case__369
reg__596: reg__596
logic__4978: logic__4978
logic__25: logic__25
logic__4336: logic__4336
xbip_pipe_v3_0_6_viv__parameterized72__2: xbip_pipe_v3_0_6_viv__parameterized72
logic__4196: logic__4196
conv_kernel_gmem0_m_axi_reg_slice__parameterized1: conv_kernel_gmem0_m_axi_reg_slice__parameterized1
reg__240: reg__240
logic__5793: logic__5793
case__1105: case__1105
logic__3945: logic__3945
logic__2368: logic__2368
case__1059: case__1059
reg__960: reg__960
reg__1037: reg__1037
datapath__282: datapath__282
addsub__2: addsub__2
reg__638: reg__638
datapath__183: datapath__183
reg__1466: reg__1466
reg__918: reg__918
logic__3814: logic__3814
case__313: case__313
xbip_pipe_v3_0_6_viv__parameterized3__29: xbip_pipe_v3_0_6_viv__parameterized3
case__1350: case__1350
case__825: case__825
reg__682: reg__682
conv_kernel_load_input: conv_kernel_load_input
datapath__316: datapath__316
reg__1635: reg__1482
reg__300: reg__300
case__407: case__407
xbip_pipe_v3_0_6_viv__parameterized72: xbip_pipe_v3_0_6_viv__parameterized72
case__11: case__11
reg__1457: reg__1457
logic__2286: logic__2286
logic__2458: logic__2458
carry_chain__parameterized2: carry_chain__parameterized2
logic__3004: logic__3004
reg__744: reg__744
reg__1506: reg__1506
keep__45: keep__2
mult_32_32_32__7: mult_32_32_32
datapath__302: datapath__302
reg__1009: reg__1009
logic__4744: logic__4744
reg__108: reg__108
datapath__168: datapath__168
logic__5949: logic__2843
dsrl__6: dsrl__6
logic__3795: logic__3795
xbip_pipe_v3_0_6_viv__parameterized15__2: xbip_pipe_v3_0_6_viv__parameterized15
delay__22: delay
case__443: case__443
case__205: case__205
case__259: case__259
case__1665: case__1232
logic__3693: logic__3693
delay__parameterized29__2: delay__parameterized29
datapath__126: datapath__126
xbip_pipe_v3_0_6_viv__parameterized11__34: xbip_pipe_v3_0_6_viv__parameterized11
keep__63: keep__12
mult_32_32_32__27: mult_32_32_32
case__2: case__2
muxpart__84: muxpart__84
logic__3737: logic__3737
logic__5609: logic__5609
logic__4124: logic__4124
reg__875: reg__875
extladd__1: extladd__1
logic__3563: logic__3563
carry_chain__parameterized7: carry_chain__parameterized7
case__1062: case__1062
reg__1072: reg__1072
logic__3031: logic__3031
reg__1222: reg__1222
delay__parameterized55__1: delay__parameterized55
logic__3928: logic__3928
reg__1640: reg__403
conv_kernel_mul_32ns_34ns_65_1_1: conv_kernel_mul_32ns_34ns_65_1_1
case__1452: case__1452
logic__6050: logic__4713
logic__4771: logic__4771
logic__4677: logic__4677
xbip_pipe_v3_0_6_viv__parameterized3__1: xbip_pipe_v3_0_6_viv__parameterized3
case__1048: case__1048
case__1133: case__1133
xbip_pipe_v3_0_6_viv__parameterized64: xbip_pipe_v3_0_6_viv__parameterized64
reg__1088: reg__1088
logic__3901: logic__3901
reg__143: reg__143
logic__5325: logic__5325
datapath__154: datapath__154
conv_kernel_gmem0_m_axi_write: conv_kernel_gmem0_m_axi_write
case__1431: case__1431
keep__46: keep__3
conv_kernel_mul_32ns_68ns_102_1_1: conv_kernel_mul_32ns_68ns_102_1_1
reg__987: reg__987
xbip_pipe_v3_0_6_viv__parameterized15__8: xbip_pipe_v3_0_6_viv__parameterized15
case__434: case__434
case__343: case__343
delay__parameterized29__5: delay__parameterized29
logic__3972: logic__3972
logic__4205: logic__4205
dsrl__4: dsrl__4
delay__parameterized24__3: delay__parameterized24
logic__2639: logic__2639
muxpart__28: muxpart__28
logic__3902: logic__3902
case__229: case__229
case__1318: case__1318
logic__5241: logic__5241
logic__6027: logic__4036
reg__1648: reg__608
delay__parameterized0__27: delay__parameterized0
logic__2879: logic__2879
logic__4579: logic__4579
case__1124: case__1124
delay__parameterized4__8: delay__parameterized4
logic__5388: logic__5388
datapath__187: datapath__187
reg__1326: reg__1326
delay__parameterized1__5: delay__parameterized1
logic__3101: logic__3101
reg__443: reg__443
case__1629: case__1062
xbip_pipe_v3_0_6_viv__parameterized3__32: xbip_pipe_v3_0_6_viv__parameterized3
case__1264: case__1264
xbip_pipe_v3_0_6_viv__parameterized45__7: xbip_pipe_v3_0_6_viv__parameterized45
case__1413: case__1413
logic__5827: logic__5827
case__1027: case__1027
case__166: case__166
keep__58: keep__13
case__559: case__559
case__203: case__203
logic__5865: logic__5865
datapath__146: datapath__146
logic__4444: logic__4444
case__81: case__81
reg__1486: reg__1486
logic__2327: logic__2327
logic__4695: logic__4695
logic__3053: logic__3053
reg__1656: reg__402
logic__2478: logic__2478
logic__5215: logic__5215
logic__2411: logic__2411
reg__1320: reg__1320
case__71: case__71
case__328: case__328
logic__6015: logic__4030
case__615: case__615
carry_chain__parameterized10__2: carry_chain__parameterized10
case__571: case__571
case__1411: case__1411
case__1579: case__599
conv_kernel_flow_control_loop_pipe_sequential_init__6: conv_kernel_flow_control_loop_pipe_sequential_init
case__260: case__260
datapath__160: datapath__160
reg__986: reg__986
signinv__1: signinv__1
logic__4260: logic__4260
case__765: case__765
reg__1099: reg__1099
reg__617: reg__617
logic__5735: logic__5735
counter__34: counter__19
reg__231: reg__231
logic__3842: logic__3842
reg__280: reg__280
reg__1627: reg__403
reg__1393: reg__1393
signinv__10: signinv__10
xbip_pipe_v3_0_6_viv__parameterized11__13: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized13__11: xbip_pipe_v3_0_6_viv__parameterized13
reg__841: reg__841
conv_kernel_PE_Pipeline_pe_loop18: conv_kernel_PE_Pipeline_pe_loop18
logic__2696: logic__2696
case__355: case__355
reg__171: reg__171
logic__4329: logic__4329
case__621: case__621
reg__1240: reg__1240
logic__5171: logic__5171
logic__5154: logic__5154
case__804: case__804
case__252: case__252
logic__3095: logic__3095
delay__parameterized8__6: delay__parameterized8
logic__3649: logic__3649
keep__26: keep__26
xbip_pipe_v3_0_6_viv__parameterized60__16: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized0__70: delay__parameterized0
counter__20: counter__20
case__678: case__678
muxpart__8: muxpart__8
reg__170: reg__170
logic__4698: logic__4698
datapath__188: datapath__188
logic__5947: logic__2845
delay__parameterized18__4: delay__parameterized18
logic__1: logic__1
reg__1106: reg__1106
logic__3359: logic__3359
reg__1750: reg__1349
case__680: case__680
xbip_pipe_v3_0_6_viv__parameterized11__32: xbip_pipe_v3_0_6_viv__parameterized11
logic__2995: logic__2995
logic__3690: logic__3690
reg__1286: reg__1286
case__1478: case__1478
case__1189: case__1189
reg__1095: reg__1095
reg__1622: reg__1484
logic__4220: logic__4220
case__1359: case__1359
logic__4935: logic__4935
reg__804: reg__804
logic__5497: logic__5497
reg__1087: reg__1087
case__688: case__688
case__555: case__555
logic__5191: logic__5191
carry_chain__parameterized8: carry_chain__parameterized8
reg__1127: reg__1127
datapath__269: datapath__269
case__1508: case__1508
case__349: case__349
case__1271: case__1271
logic__3741: logic__3741
logic__5946: logic__2846
reg__42: reg__42
reg__669: reg__669
logic__5231: logic__5231
logic__37: logic__37
reg__284: reg__284
xbip_pipe_v3_0_6_viv__parameterized3__95: xbip_pipe_v3_0_6_viv__parameterized3
logic__5877: logic__5877
reg__733: reg__733
logic__4767: logic__4767
logic__3944: logic__3944
xbip_pipe_v3_0_6_viv__parameterized3__106: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized18__3: delay__parameterized18
datapath__318: datapath__318
datapath__446: datapath__2
datapath__82: datapath__82
reg__771: reg__771
logic__5696: logic__5696
case__1616: case__1061
logic__3751: logic__3751
logic__3141: logic__3141
case__139: case__139
logic__2631: logic__2631
logic__2378: logic__2378
reg__952: reg__952
case__1422: case__1422
mult_31_8_38__1: mult_31_8_38
case__267: case__267
logic__5436: logic__5436
reg__619: reg__619
logic__4350: logic__4350
xbip_pipe_v3_0_6_viv__parameterized15__3: xbip_pipe_v3_0_6_viv__parameterized15
logic__3468: logic__3468
case__342: case__342
logic__3597: logic__3597
case__1357: case__1357
datapath__11: datapath__11
case__1209: case__1209
reg__80: reg__80
reg__384: reg__384
conv_kernel_mul_32s_32s_32_1_1__38: conv_kernel_mul_32s_32s_32_1_1
datapath__6: datapath__6
case__674: case__674
logic__5099: logic__5099
logic__5998: logic__2255
logic__5991: logic__2251
logic__5327: logic__5327
reg__667: reg__667
reg__79: reg__79
reg__364: reg__364
logic__3343: logic__3343
delay__parameterized53__3: delay__parameterized53
logic__6051: logic__4710
reg__1431: reg__1431
conv_kernel_mul_32ns_130ns_166_1_1: conv_kernel_mul_32ns_130ns_166_1_1
logic__1336: logic__1336
case__93: case__93
delay__parameterized25: delay__parameterized25
keep__11: keep__11
reg__1542: reg__1542
conv_kernel_mux_73_32_1_1: conv_kernel_mux_73_32_1_1
delay__parameterized2__5: delay__parameterized2
case__121: case__121
logic__2528: logic__2528
logic__3973: logic__3973
delay__parameterized4__9: delay__parameterized4
reg__1493: reg__1493
conv_kernel_mul_32s_32s_32_1_1__4: conv_kernel_mul_32s_32s_32_1_1
reg__623: reg__623
delay__parameterized2: delay__parameterized2
datapath__76: datapath__76
reg__1610: reg__1610
logic__4335: logic__4335
xbip_pipe_v3_0_6_viv__parameterized13__5: xbip_pipe_v3_0_6_viv__parameterized13
reg__1639: reg__402
delay__parameterized64: delay__parameterized64
signinv__22: signinv__22
datapath__180: datapath__180
logic__3452: logic__3452
reg__876: reg__876
reg__1338: reg__1338
case__1663: case__1236
logic__3750: logic__3750
case__1009: case__1009
logic__3804: logic__3804
case__611: case__611
logic__2849: logic__2849
mult_32_32_32__37: mult_32_32_32
case__316: case__316
xbip_pipe_v3_0_6_viv__parameterized11__19: xbip_pipe_v3_0_6_viv__parameterized11
datapath__113: datapath__113
reg__628: reg__628
reg__862: reg__862
reg__1531: reg__1531
logic__108: logic__108
logic__4267: logic__4267
logic__3181: logic__3181
case__748: case__748
reg__1492: reg__1492
logic__5944: logic__2848
case__685: case__685
case__976: case__976
carry_chain__parameterized11__8: carry_chain__parameterized11
logic__5446: logic__5446
case__489: case__489
reg__385: reg__385
case__1060: case__1060
dsrl__10: dsrl__6
case__584: case__584
xbip_pipe_v3_0_6_viv__parameterized1__7: xbip_pipe_v3_0_6_viv__parameterized1
logic__5152: logic__5152
reg__1117: reg__1117
logic__5938: logic__5601
logic__3660: logic__3660
logic__4345: logic__4345
delay__parameterized6__9: delay__parameterized6
reg__1586: reg__1586
logic__5943: logic__2849
reg__115: reg__115
datapath__137: datapath__137
reg__1616: reg__1616
case__1660: case__1253
case__36: case__36
datapath__123: datapath__123
reg__141: reg__141
reg__796: reg__796
datapath__244: datapath__244
reg__571: reg__571
logic__4761: logic__4761
logic__5974: logic__5646
case__126: case__126
case__536: case__536
conv_kernel_flow_control_loop_pipe_sequential_init__1: conv_kernel_flow_control_loop_pipe_sequential_init
reg__330: reg__330
reg__1625: reg__403
xbip_pipe_v3_0_6_viv__parameterized57__1: xbip_pipe_v3_0_6_viv__parameterized57
logic__5119: logic__5119
logic__4987: logic__4987
delay__parameterized41__1: delay__parameterized41
logic__3245: logic__3245
reg__122: reg__122
logic__4177: logic__4177
compare_eq_im__parameterized1: compare_eq_im__parameterized1
case__124: case__124
reg__1226: reg__1226
logic__3257: logic__3257
reg__972: reg__972
reg__1604: reg__1604
logic__5494: logic__5494
xbip_pipe_v3_0_6_viv__parameterized35: xbip_pipe_v3_0_6_viv__parameterized35
logic__2899: logic__2899
logic__5792: logic__5792
case__1662: case__1237
logic__5519: logic__5519
reg__85: reg__85
case__1540: case__1460
reg__200: reg__200
xbip_pipe_v3_0_6_viv__parameterized11__21: xbip_pipe_v3_0_6_viv__parameterized11
reg__77: reg__77
case__1512: case__1512
case__344: case__344
reg__993: reg__993
case__1421: case__1421
delay__parameterized18__5: delay__parameterized18
reg__1134: reg__1134
logic__4013: logic__4013
case__320: case__320
logic__3598: logic__3598
logic__4769: logic__4769
logic__4208: logic__4208
case__938: case__938
logic__3646: logic__3646
muxpart__111: muxpart__111
case__352: case__352
logic__3796: logic__3796
case__59: case__59
delay__parameterized4__30: delay__parameterized4
case__731: case__731
case__996: case__996
xbip_pipe_v3_0_6_viv__parameterized45__12: xbip_pipe_v3_0_6_viv__parameterized45
reg__1458: reg__1458
delay__9: delay
reg__207: reg__207
conv_kernel_gmem0_m_axi_mem: conv_kernel_gmem0_m_axi_mem
case__403: case__403
logic__3092: logic__3092
reg__453: reg__453
mult_33_33_64__1: mult_33_33_64
reg__1042: reg__1042
logic__3773: logic__3773
logic__4522: logic__4522
flt_div_mant_addsub__10: flt_div_mant_addsub
case__895: case__895
logic__4969: logic__4969
conv_kernel_gmem0_m_axi_fifo__parameterized1__1: conv_kernel_gmem0_m_axi_fifo__parameterized1
case__1574: case__732
logic__4581: logic__4581
reg__566: reg__566
reg__1048: reg__1048
datapath__159: datapath__159
logic__4003: logic__4003
logic__3937: logic__3937
logic__1371: logic__1371
xbip_pipe_v3_0_6_viv__parameterized3__13: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__141: muxpart__141
case__436: case__436
xbip_pipe_v3_0_6_viv__parameterized11__28: xbip_pipe_v3_0_6_viv__parameterized11
reg__701: reg__701
reg__1177: reg__1177
logic__5304: logic__5304
logic__4155: logic__4155
reg__1101: reg__1101
datapath__249: datapath__249
case__796: case__796
logic__5501: logic__5501
mult_32_8_39: mult_32_8_39
reg__1745: reg__1387
dsrl__5: dsrl__5
logic__5282: logic__5282
case__641: case__641
case__102: case__102
delay__parameterized0__37: delay__parameterized0
case__28: case__28
reg__1731: reg__1358
case__1382: case__1382
logic__4916: logic__4916
case__1039: case__1039
case__207: case__207
logic__2311: logic__2311
case__1613: case__1061
case__1008: case__1008
logic__3562: logic__3562
case__58: case__58
logic__2846: logic__2846
addsub__9: addsub__6
logic__2820: logic__2820
case__279: case__279
reg__1665: reg__612
reg__216: reg__216
mult_32_32_32__35: mult_32_32_32
logic__1143: logic__1143
conv_kernel_gmem0_m_axi_reg_slice__parameterized2: conv_kernel_gmem0_m_axi_reg_slice__parameterized2
case__1206: case__1206
reg__714: reg__714
reg__684: reg__684
case__717: case__717
logic__5831: logic__5831
reg__872: reg__872
datapath__387: datapath__2
datapath__59: datapath__59
reg__242: reg__242
logic__2954: logic__2954
reg__136: reg__136
case__886: case__886
datapath__152: datapath__152
logic__4768: logic__4768
reg__1494: reg__1494
logic__5753: logic__5753
case__270: case__270
case__544: case__544
delay__parameterized2__1: delay__parameterized2
case__1299: case__1299
logic__1431: logic__1431
reg__444: reg__444
case__830: case__830
logic__2494: logic__2494
logic__2598: logic__2598
reg__1181: reg__1181
xbip_pipe_v3_0_6_viv__parameterized3__45: xbip_pipe_v3_0_6_viv__parameterized3
reg__276: reg__276
mult_33_69_102: mult_33_69_102
reg__1204: reg__1204
xbip_pipe_v3_0_6_viv__parameterized64__9: xbip_pipe_v3_0_6_viv__parameterized64
logic__2381: logic__2381
case__1205: case__1205
case__577: case__577
reg__230: reg__230
case__217: case__217
logic__6055: logic__4703
reg__1341: reg__1341
reg__1144: reg__1144
reg__337: reg__337
reg__1284: reg__1284
case__516: case__516
case__50: case__50
delay__parameterized41__2: delay__parameterized41
datapath__248: datapath__248
case__1442: case__1442
logic__4307: logic__4307
delay__13: delay
delay__parameterized0__16: delay__parameterized0
logic__4993: logic__4993
reg__1366: reg__1366
reg__877: reg__877
case__209: case__209
logic__492: logic__492
logic__4154: logic__4154
logic__3782: logic__3782
logic__4518: logic__4518
delay__parameterized1__1: delay__parameterized1
reg__1467: reg__1467
logic__5317: logic__5317
xbip_pipe_v3_0_6_viv__parameterized23__2: xbip_pipe_v3_0_6_viv__parameterized23
reg__842: reg__842
datapath__357: datapath__357
muxpart__40: muxpart__40
logic__4014: logic__4014
case__576: case__576
reg__373: reg__373
case__1200: case__1200
logic__3188: logic__3188
reg__685: reg__685
reg__102: reg__102
reg__1345: reg__1345
logic__5863: logic__5863
xbip_pipe_v3_0_6_viv__parameterized3__49: xbip_pipe_v3_0_6_viv__parameterized3
case__1606: case__1063
reg__1168: reg__1168
case__1640: case__1211
case__639: case__639
logic__2897: logic__2897
logic__2535: logic__2535
reg__1483: reg__1483
case__1122: case__1122
reg__1054: reg__1054
case__658: case__658
mult_31_38_69__2: mult_31_38_69
logic__4873: logic__4873
reg__17: reg__17
logic__4203: logic__4203
reg__1563: reg__1563
logic__5521: logic__5521
reg__1474: reg__1474
logic__5166: logic__5166
logic__2513: logic__2513
datapath__379: datapath__2
logic__5996: logic__5489
reg__1309: reg__1309
reg__1644: reg__403
logic__2994: logic__2994
reg__1541: reg__1541
reg__758: reg__758
delay__1: delay
logic__2427: logic__2427
case__672: case__672
case__1556: case__1457
reg__896: reg__896
logic__3362: logic__3362
reg__645: reg__645
logic__1396: logic__1396
logic__3091: logic__3091
datapath__23: datapath__23
logic__234: logic__234
case__957: case__957
xbip_pipe_v3_0_6_viv__parameterized55__10: xbip_pipe_v3_0_6_viv__parameterized55
reg__165: reg__165
case__193: case__193
case__497: case__497
case__146: case__146
conv_kernel_gmem0_m_axi_reg_slice__1: conv_kernel_gmem0_m_axi_reg_slice
keep__39: keep__2
case__660: case__660
signinv__41: signinv__9
logic__3540: logic__3540
xbip_pipe_v3_0_6_viv__parameterized11__24: xbip_pipe_v3_0_6_viv__parameterized11
logic__5336: logic__5336
reg__963: reg__963
signinv__29: signinv__29
datapath__359: datapath__359
mult_32_32_32__19: mult_32_32_32
reg__546: reg__546
counter__3: counter__3
reg__951: reg__951
reg__1686: reg__613
reg__881: reg__881
logic__4338: logic__4338
reg__554: reg__554
case__1034: case__1034
xbip_pipe_v3_0_6_viv__parameterized3__56: xbip_pipe_v3_0_6_viv__parameterized3
logic__3599: logic__3599
reg__1008: reg__1008
muxpart__26: muxpart__26
reg__1248: reg__1248
muxpart__153: muxpart__79
logic__6021: logic__4030
logic__2844: logic__2844
xbip_pipe_v3_0_6_viv__parameterized17__12: xbip_pipe_v3_0_6_viv__parameterized17
reg__273: reg__273
muxpart__65: muxpart__65
delay__parameterized7__3: delay__parameterized7
logic__4185: logic__4185
delay__parameterized39__4: delay__parameterized39
logic__5730: logic__5730
case__382: case__382
xbip_pipe_v3_0_6_viv__parameterized3__25: xbip_pipe_v3_0_6_viv__parameterized3
case__446: case__446
reg__179: reg__179
datapath__112: datapath__112
case__181: case__181
reg__55: reg__55
logic__35: logic__35
logic__5984: logic__2251
case__1664: case__1233
muxpart__9: muxpart__9
logic__3137: logic__3137
logic__3781: logic__3781
logic__2255: logic__2255
reg__1376: reg__1376
datapath__319: datapath__319
counter__12: counter__12
case__402: case__402
logic__4637: logic__4637
logic__2924: logic__2924
case__914: case__914
xbip_pipe_v3_0_6_viv__parameterized57__5: xbip_pipe_v3_0_6_viv__parameterized57
reg__1030: reg__1030
case__501: case__501
logic__4409: logic__4409
conv_kernel_mux_73_32_1_1__14: conv_kernel_mux_73_32_1_1
logic__5397: logic__5397
logic__4815: logic__4815
reg__1156: reg__1156
reg__357: reg__357
reg__1223: reg__1223
logic__4176: logic__4176
logic__2794: logic__2794
case__49: case__49
datapath__87: datapath__87
reg__831: reg__831
delay__parameterized6__7: delay__parameterized6
conv_kernel_gmem0_m_axi_fifo__parameterized4: conv_kernel_gmem0_m_axi_fifo__parameterized4
delay__parameterized39__7: delay__parameterized39
reg__1199: reg__1199
case__686: case__686
xbip_pipe_v3_0_6_viv__parameterized11__33: xbip_pipe_v3_0_6_viv__parameterized11
case__1461: case__1461
reg__718: reg__718
case__162: case__162
reg__668: reg__668
reg__846: reg__846
logic__4589: logic__4589
logic__4036: logic__4036
xbip_pipe_v3_0_6_viv__parameterized1__17: xbip_pipe_v3_0_6_viv__parameterized1
case__412: case__412
xbip_pipe_v3_0_6_viv__parameterized43__1: xbip_pipe_v3_0_6_viv__parameterized43
flt_dec_op_lat: flt_dec_op_lat
logic__1334: logic__1334
case__545: case__545
case__1076: case__1076
reg__917: reg__917
logic__3569: logic__3569
datapath__263: datapath__263
case__315: case__315
reg__1194: reg__1194
logic__6073: logic__4699
logic__4337: logic__4337
logic__4236: logic__4236
case__1107: case__1107
logic__3935: logic__3935
case__884: case__884
reg__741: reg__741
reg__228: reg__228
datapath__215: datapath__215
reg__535: reg__535
case__899: case__899
reg__9: reg__9
logic__3727: logic__3727
xbip_pipe_v3_0_6_viv__parameterized57__4: xbip_pipe_v3_0_6_viv__parameterized57
case__1322: case__1322
logic__5842: logic__5842
reg__621: reg__621
datapath__246: datapath__246
case__144: case__144
reg__1544: reg__1544
logic__4936: logic__4936
case__1489: case__1489
logic__109: logic__109
logic__4922: logic__4922
logic__5072: logic__5072
muxpart__118: muxpart__118
reg__643: reg__643
case__273: case__273
case__1440: case__1440
case__1558: case__599
logic__4816: logic__4816
delay__parameterized4__20: delay__parameterized4
case__1507: case__1507
logic__3447: logic__3447
logic__5876: logic__5876
case__871: case__871
datapath__3: datapath__3
case__445: case__445
reg__1301: reg__1301
special_detect__parameterized0__1: special_detect__parameterized0
delay__parameterized4__24: delay__parameterized4
delay__parameterized0__39: delay__parameterized0
reg__1478: reg__1478
logic__9: logic__9
mult_32_32_32__12: mult_32_32_32
reg__932: reg__932
case__707: case__707
delay__parameterized8: delay__parameterized8
logic__4721: logic__4721
reg__736: reg__736
case__340: case__340
reg__708: reg__708
logic__4667: logic__4667
logic__4675: logic__4675
case__647: case__647
case__294: case__294
logic__5499: logic__5499
xbip_pipe_v3_0_6_viv__parameterized29: xbip_pipe_v3_0_6_viv__parameterized29
case__880: case__880
case__272: case__272
case__844: case__844
reg__31: reg__31
reg__764: reg__764
case__795: case__795
case__689: case__689
datapath__247: datapath__247
datapath__135: datapath__135
logic__2900: logic__2900
reg__1673: reg__1471
logic__5810: logic__5810
datapath__216: datapath__216
delay__parameterized7__2: delay__parameterized7
reg__1325: reg__1325
muxpart__143: muxpart__143
reg__854: reg__854
xbip_pipe_v3_0_6_viv__parameterized45__5: xbip_pipe_v3_0_6_viv__parameterized45
case__1572: case__732
xbip_pipe_v3_0_6_viv__parameterized1__14: xbip_pipe_v3_0_6_viv__parameterized1
conv_kernel_mul_32s_32s_32_1_1__19: conv_kernel_mul_32s_32s_32_1_1
logic__2529: logic__2529
delay__parameterized22: delay__parameterized22
reg__1203: reg__1203
logic__4923: logic__4923
datapath__261: datapath__261
reg__508: reg__508
case__784: case__784
reg__557: reg__557
case__1037: case__1037
reg__778: reg__778
case__511: case__511
reg__915: reg__915
datapath__85: datapath__85
logic__1200: logic__1200
reg__144: reg__144
reg__1529: reg__1529
logic__2595: logic__2595
reg__1549: reg__1549
reg__160: reg__160
logic__5985: logic__2834
case__122: case__122
case__599: case__599
logic__5963: logic__2251
reg__677: reg__677
case__79: case__79
delay__parameterized42__2: delay__parameterized42
xbip_pipe_v3_0_6_viv__parameterized72__1: xbip_pipe_v3_0_6_viv__parameterized72
case__1020: case__1020
logic__2855: logic__2855
reg__774: reg__774
muxpart__16: muxpart__16
xbip_pipe_v3_0_6_viv__parameterized7__6: xbip_pipe_v3_0_6_viv__parameterized7
datapath__30: datapath__30
logic__3603: logic__3603
xbip_pipe_v3_0_6_viv__parameterized3__94: xbip_pipe_v3_0_6_viv__parameterized3
floating_point_v7_1_14_viv: floating_point_v7_1_14_viv
reg__1229: reg__1229
logic__2402: logic__2402
reg__542: reg__542
reg__336: reg__336
datapath__5: datapath__5
logic__5058: logic__5058
reg__487: reg__487
logic__6060: logic__4696
reg__246: reg__246
reg__283: reg__283
reg__551: reg__551
logic__3274: logic__3274
case__708: case__708
case__659: case__659
logic__4650: logic__4650
case__440: case__440
reg__1202: reg__1202
reg__980: reg__980
logic__6071: logic__4703
logic__1358: logic__1358
case__1031: case__1031
case__231: case__231
logic__4452: logic__4452
delay__18: delay
logic__4219: logic__4219
case__1121: case__1121
reg__1077: reg__1077
reg__137: reg__137
datapath__405: datapath__37
reg__1670: reg__613
logic__3826: logic__3826
case__1445: case__1445
case__107: case__107
reg__578: reg__578
reg__37: reg__37
signinv__18: signinv__18
logic__4190: logic__4190
logic__3780: logic__3780
reg__1111: reg__1111
delay__parameterized0__52: delay__parameterized0
reg__204: reg__204
reg__756: reg__756
datapath__442: datapath__2
case__1069: case__1069
logic__2481: logic__2481
datapath__325: datapath__325
xbip_pipe_v3_0_6_viv__parameterized11__27: xbip_pipe_v3_0_6_viv__parameterized11
reg__975: reg__975
reg__1118: reg__1118
reg__1624: reg__1482
case__1079: case__1079
reg__450: reg__450
case__1405: case__1405
case__1620: case__1061
logic__3481: logic__3481
case__1646: case__1212
logic__2358: logic__2358
logic__3077: logic__3077
case__589: case__589
xbip_pipe_v3_0_6_viv__parameterized7__1: xbip_pipe_v3_0_6_viv__parameterized7
case__257: case__257
datapath__320: datapath__320
case__605: case__605
delay__parameterized52__4: delay__parameterized52
reg__713: reg__713
reg__86: reg__86
logic__5220: logic__5220
delay__parameterized8__7: delay__parameterized8
case__1233: case__1233
conv_kernel_mul_32s_32s_32_1_1__25: conv_kernel_mul_32s_32s_32_1_1
datapath__193: datapath__193
case__1673: case__1191
reg__670: reg__670
case__789: case__789
case__230: case__230
datapath__55: datapath__55
reg__303: reg__303
case__1538: case__1462
logic__4577: logic__4577
reg__1657: reg__613
conv_kernel_mux_73_32_1_1__1: conv_kernel_mux_73_32_1_1
case__683: case__683
logic__240: logic__240
reg__292: reg__292
logic__2562: logic__2562
case__1460: case__1460
case__906: case__906
case__724: case__724
case__1033: case__1033
reg__1611: reg__1611
reg__48: reg__48
case: case
logic__3668: logic__3668
mult_32_32_32__25: mult_32_32_32
datapath__255: datapath__255
logic__4683: logic__4683
case__1494: case__1494
xbip_pipe_v3_0_6_viv__parameterized53: xbip_pipe_v3_0_6_viv__parameterized53
logic__4718: logic__4718
muxpart__10: muxpart__10
signinv__31: signinv__31
reg__1224: reg__1224
conv_kernel_mul_32ns_32ns_64_1_1: conv_kernel_mul_32ns_32ns_64_1_1
logic__4855: logic__4855
reg__752: reg__752
reg__981: reg__981
logic__6054: logic__4704
case__1304: case__1304
logic__1337: logic__1337
logic__3622: logic__3622
reg__1435: reg__1435
reg__1424: reg__1424
case__1472: case__1472
logic__3052: logic__3052
case__1605: case__599
logic__5474: logic__5474
logic__5867: logic__5867
conv_kernel_mul_32ns_34ns_65_1_1__2: conv_kernel_mul_32ns_34ns_65_1_1
case__1443: case__1443
case__1023: case__1023
reg__593: reg__593
case__588: case__588
reg__720: reg__720
reg__139: reg__139
conv_kernel_fifo_w32_d9_S_shiftReg__1: conv_kernel_fifo_w32_d9_S_shiftReg
reg__927: reg__927
case__502: case__502
logic__2641: logic__2641
logic__2585: logic__2585
reg__1504: reg__1504
reg__1720: reg__1109
reg__347: reg__347
logic__2854: logic__2854
datapath__382: datapath__2
reg__1373: reg__1373
reg__1198: reg__1198
case__993: case__993
reg__1327: reg__1327
case__726: case__726
logic__3330: logic__3330
reg__1595: reg__1595
reg__679: reg__679
case__461: case__461
logic__5736: logic__5736
datapath__317: datapath__317
case__1427: case__1427
delay__parameterized4__31: delay__parameterized4
delay__parameterized24__1: delay__parameterized24
logic__3120: logic__3120
datapath__280: datapath__280
reg__1599: reg__1599
xbip_pipe_v3_0_6_viv__parameterized93: xbip_pipe_v3_0_6_viv__parameterized93
datapath__262: datapath__262
keep__59: keep__12
xbip_pipe_v3_0_6_viv__parameterized45__3: xbip_pipe_v3_0_6_viv__parameterized45
reg__1539: reg__1539
case__517: case__517
datapath__108: datapath__108
reg__905: reg__905
reg__757: reg__757
counter__26: counter__26
delay__parameterized0__73: delay__parameterized0
case__432: case__432
reg__675: reg__675
reg__1505: reg__1505
reg__706: reg__706
case__960: case__960
reg__1302: reg__1302
conv_kernel_PE_Pipeline_pe_loop1_pe_loop3_pe_loop5_pe_loop6: conv_kernel_PE_Pipeline_pe_loop1_pe_loop3_pe_loop5_pe_loop6
logic__4353: logic__4353
case__874: case__874
logic__1390: logic__1390
logic__3706: logic__3706
case__805: case__805
case__1580: case__600
logic__4988: logic__4988
logic__2213: logic__2213
logic__5745: logic__5745
case__690: case__690
xbip_pipe_v3_0_6_viv__parameterized3__28: xbip_pipe_v3_0_6_viv__parameterized3
reg__1276: reg__1276
datapath__422: datapath__65
datapath__268: datapath__268
case__47: case__47
xbip_pipe_v3_0_6_viv__parameterized3__90: xbip_pipe_v3_0_6_viv__parameterized3
case__1184: case__1184
flt_div_mant_addsub__3: flt_div_mant_addsub
reg__1351: reg__1351
logic__5824: logic__5824
logic__4073: logic__4073
logic__4051: logic__4051
logic__3838: logic__3838
carry_chain__parameterized11__4: carry_chain__parameterized11
conv_kernel_gmem0_m_axi_srl__parameterized0__1: conv_kernel_gmem0_m_axi_srl__parameterized0
datapath__24: datapath__24
logic__2819: logic__2819
delay__parameterized36__12: delay__parameterized36
logic__5732: logic__5732
case__9: case__9
logic__3012: logic__3012
flt_div_mant_addsub__parameterized0__3: flt_div_mant_addsub__parameterized0
dsrl__7: dsrl__6
logic__3189: logic__3189
case__1557: case__600
logic__5522: logic__5522
logic__1401: logic__1401
reg__1085: reg__1085
reg__838: reg__838
delay__15: delay
logic__2609: logic__2609
delay__parameterized4__4: delay__parameterized4
muxpart__146: muxpart__46
case__746: case__746
logic__1325: logic__1325
reg__241: reg__241
keep__47: keep__2
case__1142: case__1142
datapath__416: datapath__71
logic__4917: logic__4917
reg__481: reg__481
addsub__12: addsub__1
reg__441: reg__441
case__842: case__842
case__324: case__324
case__537: case__537
reg__955: reg__955
reg__1128: reg__1128
muxpart__148: muxpart__46
xbip_pipe_v3_0_6_viv__parameterized60__14: xbip_pipe_v3_0_6_viv__parameterized60
logic__5364: logic__5364
muxpart__5: muxpart__5
datapath__391: datapath__2
case__151: case__151
reg__1420: reg__1420
logic__4656: logic__4656
reg__33: reg__33
logic__3498: logic__3498
conv_kernel_mul_32s_32s_32_1_1__8: conv_kernel_mul_32s_32s_32_1_1
case__889: case__889
case__565: case__565
logic__6019: logic__4030
delay__parameterized23: delay__parameterized23
delay__14: delay
case__1293: case__1293
logic__2668: logic__2668
reg__1445: reg__1445
logic__3939: logic__3939
logic__5268: logic__5268
reg__1332: reg__1332
reg__1717: reg__1110
logic__3765: logic__3765
logic__4955: logic__4955
case__197: case__197
reg__1244: reg__1244
logic__4257: logic__4257
reg__434: reg__434
case__596: case__596
datapath__158: datapath__158
case__1035: case__1035
logic__3420: logic__3420
logic__3011: logic__3011
reg__1681: reg__403
reg__1342: reg__1342
logic__2608: logic__2608
case__284: case__284
logic__4199: logic__4199
case__580: case__580
xbip_pipe_v3_0_6_viv__parameterized43__5: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized18: delay__parameterized18
logic__3760: logic__3760
logic__3371: logic__3371
case__925: case__925
logic__3894: logic__3894
logic__6006: logic__4030
reg__729: reg__729
logic__1326: logic__1326
reg__1289: reg__1289
case__334: case__334
conv_kernel_gmem0_m_axi_store: conv_kernel_gmem0_m_axi_store
case__776: case__776
case__1610: case__1061
keep__41: keep__2
case__648: case__648
reg__1630: reg__402
reg__802: reg__802
logic__3493: logic__3493
logic__4661: logic__4661
case__802: case__802
logic__5936: logic__5603
reg__1165: reg__1165
logic__5039: logic__5039
reg__531: reg__531
xbip_pipe_v3_0_6_viv__parameterized3__73: xbip_pipe_v3_0_6_viv__parameterized3
datapath__326: datapath__326
case__215: case__215
logic__141: logic__141
reg__1626: reg__402
delay__parameterized6: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__70: xbip_pipe_v3_0_6_viv__parameterized3
case__1631: case__1213
reg__266: reg__266
logic__3271: logic__3271
xbip_pipe_v3_0_6_viv__parameterized62__4: xbip_pipe_v3_0_6_viv__parameterized62
mult_32_32_32__13: mult_32_32_32
logic__5259: logic__5259
logic__5664: logic__5664
logic__4617: logic__4617
reg__1464: reg__1464
case__1106: case__1106
case__829: case__829
logic__6048: logic__4717
reg__834: reg__834
datapath__414: datapath__73
logic__4222: logic__4222
logic__4496: logic__4496
reg__482: reg__482
delay__parameterized39__18: delay__parameterized39
case__45: case__45
xbip_pipe_v3_0_6_viv__parameterized3__93: xbip_pipe_v3_0_6_viv__parameterized3
logic__2680: logic__2680
case__345: case__345
logic__3722: logic__3722
case__581: case__581
case__1597: case__599
reg__1159: reg__1159
reg__447: reg__447
logic__4180: logic__4180
logic__1332: logic__1332
case__1652: case__1263
datapath__343: datapath__343
reg__766: reg__766
logic__2933: logic__2933
xbip_pipe_v3_0_6_viv__parameterized11__18: xbip_pipe_v3_0_6_viv__parameterized11
conv_kernel_gmem0_m_axi_fifo__parameterized6: conv_kernel_gmem0_m_axi_fifo__parameterized6
xbip_pipe_v3_0_6_viv__parameterized60__12: xbip_pipe_v3_0_6_viv__parameterized60
reg__564: reg__564
logic__6083: logic__4809
mult_32_32_32: mult_32_32_32
reg__977: reg__977
flt_div_mant_addsub__14: flt_div_mant_addsub
case__628: case__628
logic__4269: logic__4269
counter__29: counter__27
delay__parameterized37: delay__parameterized37
case__1360: case__1360
case__1568: case__732
reg__205: reg__205
delay__parameterized0__1: delay__parameterized0
logic__3193: logic__3193
logic__2485: logic__2485
datapath__219: datapath__219
case__266: case__266
reg__569: reg__569
case__614: case__614
logic__2511: logic__2511
logic__4360: logic__4360
case__1112: case__1112
case__864: case__864
xbip_pipe_v3_0_6_viv__parameterized101: xbip_pipe_v3_0_6_viv__parameterized101
datapath__38: datapath__38
delay__parameterized4__19: delay__parameterized4
logic__4582: logic__4582
reg__1581: reg__1581
reg__328: reg__328
logic__4861: logic__4861
reg__248: reg__248
reg__543: reg__543
counter__14: counter__14
logic__4713: logic__4713
reg__1052: reg__1052
logic__5785: logic__5785
delay__parameterized11__1: delay__parameterized11
reg__1666: reg__608
xbip_pipe_v3_0_6_viv__parameterized11__12: xbip_pipe_v3_0_6_viv__parameterized11
muxpart__138: muxpart__138
reg__411: reg__411
carry_chain__parameterized19: carry_chain__parameterized19
case__1549: case__600
reg__811: reg__811
reg__1183: reg__1183
reg__1329: reg__1329
keep__33: keep__2
logic__56: logic__56
xbip_pipe_v3_0_6_viv__parameterized3__41: xbip_pipe_v3_0_6_viv__parameterized3
datapath__222: datapath__222
case__8: case__8
logic__3858: logic__3858
muxpart__82: muxpart__82
logic__3882: logic__3882
case__598: case__598
reg__365: reg__365
case__1111: case__1111
logic__6070: logic__4704
reg__69: reg__69
case__1022: case__1022
datapath__202: datapath__202
conv_kernel_flow_control_loop_pipe_sequential_init__9: conv_kernel_flow_control_loop_pipe_sequential_init
case__1520: case__1520
case__977: case__977
reg__1674: reg__608
datapath__390: datapath__2
logic__5150: logic__5150
logic__3633: logic__3633
logic__4915: logic__4915
logic__4749: logic__4749
delay__parameterized5__1: delay__parameterized5
case__506: case__506
reg__1: reg__1
logic__2350: logic__2350
case__1139: case__1139
reg__590: reg__590
delay__4: delay
logic__5037: logic__5037
keep__20: keep__20
addsub__13: addsub__1
reg__1368: reg__1368
datapath__37: datapath__37
logic__3833: logic__3833
logic__4381: logic__4381
datapath__231: datapath__231
signinv__7: signinv__7
logic__5512: logic__5512
datapath__347: datapath__347
datapath__389: datapath__2
keep__9: keep__9
logic__3160: logic__3160
muxpart__3: muxpart__3
reg__1346: reg__1346
reg__615: reg__615
logic__5856: logic__5856
mult_32_32_32__23: mult_32_32_32
xbip_pipe_v3_0_6_viv__parameterized21__1: xbip_pipe_v3_0_6_viv__parameterized21
signinv__30: signinv__30
logic__2506: logic__2506
delay__parameterized0__41: delay__parameterized0
reg__1694: reg__1112
logic__6064: logic__4717
case__1309: case__1309
conv_kernel_mul_32s_32s_32_1_1__18: conv_kernel_mul_32s_32s_32_1_1
reg__1179: reg__1179
logic__4380: logic__4380
reg__1727: reg__1362
conv_kernel_gmem0_m_axi_fifo__parameterized5: conv_kernel_gmem0_m_axi_fifo__parameterized5
logic__5044: logic__5044
reg__68: reg__68
logic__4869: logic__4869
logic__2297: logic__2297
reg__976: reg__976
reg__810: reg__810
case__335: case__335
muxpart__64: muxpart__64
reg__1632: reg__402
case__1311: case__1311
logic__6089: logic__4664
conv_kernel_conv_kernel_Pipeline_fc_loop1: conv_kernel_conv_kernel_Pipeline_fc_loop1
case__675: case__675
logic__3642: logic__3642
counter__1: counter__1
conv_kernel_fifo_w32_d9_S: conv_kernel_fifo_w32_d9_S
case__923: case__923
datapath__283: datapath__283
case__1348: case__1348
logic__2387: logic__2387
xbip_pipe_v3_0_6_viv__parameterized1__22: xbip_pipe_v3_0_6_viv__parameterized1
logic__4624: logic__4624
case__1444: case__1444
conv_kernel__GB6: conv_kernel__GB6
datapath__378: datapath__2
logic__3349: logic__3349
case__1667: case__1197
case__888: case__888
case__734: case__734
logic__4556: logic__4556
reg__223: reg__223
case__857: case__857
case__1412: case__1412
logic__4235: logic__4235
reg__956: reg__956
logic__5068: logic__5068
logic__4489: logic__4489
case__1409: case__1409
case__160: case__160
case__373: case__373
keep__15: keep__15
logic__5045: logic__5045
logic__4651: logic__4651
case__720: case__720
case__341: case__341
case__179: case__179
dsrl__13: dsrl__1
reg__687: reg__687
datapath__394: datapath__2
mult_32_32_32__36: mult_32_32_32
case__1306: case__1306
logic__2934: logic__2934
carry_chain__parameterized20: carry_chain__parameterized20
logic__2447: logic__2447
case__840: case__840
logic__6068: logic__4706
case__1028: case__1028
case__1537: case__1463
datapath__80: datapath__80
case__1530: case__1530
case__441: case__441
reg__1213: reg__1213
case__1647: case__1211
logic__6020: logic__4030
mult_31_39_70: mult_31_39_70
keep__25: keep__25
reg__1711: reg__1113
logic__4672: logic__4672
logic__5529: logic__5529
reg__504: reg__504
reg__700: reg__700
logic__3470: logic__3470
logic__4085: logic__4085
case__566: case__566
datapath__209: datapath__209
logic__3392: logic__3392
logic__3337: logic__3337
case__248: case__248
reg__1173: reg__1173
logic__5235: logic__5235
logic__3792: logic__3792
reg__291: reg__291
case__1131: case__1131
logic__4681: logic__4681
reg__1706: reg__1112
reg__763: reg__763
xbip_pipe_v3_0_6_viv__parameterized43__8: xbip_pipe_v3_0_6_viv__parameterized43
logic__4587: logic__4587
logic__3165: logic__3165
logic__4648: logic__4648
conv_kernel_mul_30ns_38ns_71_1_1: conv_kernel_mul_30ns_38ns_71_1_1
reg__1078: reg__1078
delay__parameterized19: delay__parameterized19
reg__104: reg__104
delay__parameterized0__45: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized85__1: xbip_pipe_v3_0_6_viv__parameterized85
logic__4359: logic__4359
case__1655: case__1258
conv_kernel_mul_32s_32s_32_1_1__13: conv_kernel_mul_32s_32s_32_1_1
reg__1432: reg__1432
logic__4776: logic__4776
datapath__192: datapath__192
counter__9: counter__9
reg__709: reg__709
datapath__234: datapath__234
logic__2923: logic__2923
datapath__161: datapath__161
dsrl__1: dsrl__1
reg__1044: reg__1044
case__631: case__631
reg__1598: reg__1598
case__1042: case__1042
reg__1053: reg__1053
delay__parameterized21__1: delay__parameterized21
reg__71: reg__71
mult_33_39_70: mult_33_39_70
carry_chain__parameterized7__1: carry_chain__parameterized7
logic__1317: logic__1317
case__134: case__134
reg__142: reg__142
reg__3: reg__3
logic__4557: logic__4557
xbip_pipe_v3_0_6_viv__parameterized60__10: xbip_pipe_v3_0_6_viv__parameterized60
case__1403: case__1403
carry_chain__parameterized21: carry_chain__parameterized21
delay__parameterized0__2: delay__parameterized0
reg__1427: reg__1427
case__785: case__785
case__364: case__364
reg__674: reg__674
reg__1133: reg__1133
logic__4984: logic__4984
logic__1394: logic__1394
logic__5653: logic__5653
reg__626: reg__626
conv_kernel_gmem0_m_axi_reg_slice: conv_kernel_gmem0_m_axi_reg_slice
case__665: case__665
logic__3290: logic__3290
reg__19: reg__19
case__1371: case__1371
delay__parameterized0__12: delay__parameterized0
delay__parameterized0__50: delay__parameterized0
logic__6069: logic__4705
floating_point_v7_1_14__parameterized1: floating_point_v7_1_14__parameterized1
reg__1126: reg__1126
logic__2710: logic__2710
case__338: case__338
logic__3353: logic__3353
dsrl__9: dsrl__6
case__567: case__567
case__1658: case__1255
logic__3862: logic__3862
xbip_pipe_v3_0_6_viv__parameterized39__2: xbip_pipe_v3_0_6_viv__parameterized39
case__1077: case__1077
logic__3564: logic__3564
logic__2290: logic__2290
case__24: case__24
case__89: case__89
logic__2953: logic__2953
conv_kernel_PE_Pipeline_pe_loop11_pe_loop12: conv_kernel_PE_Pipeline_pe_loop11_pe_loop12
logic__5937: logic__5602
delay__5: delay
reg__634: reg__634
logic__6029: logic__4036
muxpart__44: muxpart__44
case__395: case__395
muxpart__19: muxpart__19
case__912: case__912
datapath__350: datapath__350
case__613: case__613
datapath__386: datapath__2
logic__169: logic__169
case__271: case__271
reg__1678: reg__402
lead_zero_encode_shift: lead_zero_encode_shift
logic__5724: logic__5724
logic__5500: logic__5500
logic__3950: logic__3950
reg__500: reg__500
logic__5978: logic__5653
logic__3947: logic__3947
reg__1453: reg__1453
case__131: case__131
delay__parameterized27__5: delay__parameterized27
case__1361: case__1361
logic__2677: logic__2677
logic__1391: logic__1391
case__1228: case__1228
case__1196: case__1196
logic__4261: logic__4261
muxpart__152: muxpart__123
reg__1066: reg__1066
carry_chain__parameterized15: carry_chain__parameterized15
case__318: case__318
case__1428: case__1428
case__1004: case__1004
logic__2532: logic__2532
delay__parameterized39__2: delay__parameterized39
logic__1350: logic__1350
reg__134: reg__134
datapath__305: datapath__305
conv_kernel_mul_32ns_34ns_65_1_1__4: conv_kernel_mul_32ns_34ns_65_1_1
reg__1150: reg__1150
reg__454: reg__454
case__836: case__836
case__360: case__360
logic__6075: logic__4697
case__377: case__377
datapath__349: datapath__349
logic__5507: logic__5507
reg__1122: reg__1122
datapath__434: datapath__2
logic__3921: logic__3921
case__1138: case__1138
reg__1170: reg__1170
xbip_pipe_v3_0_6_viv__parameterized60__4: xbip_pipe_v3_0_6_viv__parameterized60
case__1301: case__1301
xbip_pipe_v3_0_6_viv__parameterized41__5: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized3__61: xbip_pipe_v3_0_6_viv__parameterized3
reg__340: reg__340
logic__6005: logic__4046
xbip_pipe_v3_0_6_viv__parameterized3__31: xbip_pipe_v3_0_6_viv__parameterized3
logic__5498: logic__5498
logic__5310: logic__5310
logic__3596: logic__3596
compare_eq: compare_eq
logic__3585: logic__3585
logic__3856: logic__3856
muxpart__83: muxpart__83
reg__166: reg__166
case__116: case__116
reg__10: reg__10
logic__4398: logic__4398
reg__54: reg__54
case__1622: case__1061
logic__4308: logic__4308
reg__588: reg__588
keep__14: keep__14
case__538: case__538
xbip_pipe_v3_0_6_viv__parameterized3__12: xbip_pipe_v3_0_6_viv__parameterized3
logic__5631: logic__5631
reg__34: reg__34
counter__30: counter__27
logic__4633: logic__4633
logic__717: logic__717
case__1103: case__1103
reg__856: reg__856
logic__2552: logic__2552
delay__parameterized8__2: delay__parameterized8
logic__1328: logic__1328
conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip: conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip
logic__3131: logic__3131
logic__3440: logic__3440
reg__1546: reg__1546
reg__1566: reg__1566
case__1467: case__1467
reg__1028: reg__1028
logic__5226: logic__5226
logic__484: logic__484
carry_chain__parameterized18: carry_chain__parameterized18
logic__4265: logic__4265
logic__3841: logic__3841
signinv__6: signinv__6
xbip_pipe_v3_0_6_viv__parameterized3__79: xbip_pipe_v3_0_6_viv__parameterized3
logic__3425: logic__3425
logic__2296: logic__2296
xbip_pipe_v3_0_6_viv__parameterized11__38: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized1__1: xbip_pipe_v3_0_6_viv__parameterized1
case__1347: case__1347
reg__1411: reg__1411
xbip_pipe_v3_0_6_viv__parameterized37__1: xbip_pipe_v3_0_6_viv__parameterized37
reg__832: reg__832
reg__249: reg__249
reg__1481: reg__1481
datapath__321: datapath__321
logic__1369: logic__1369
reg__417: reg__417
logic__3315: logic__3315
logic__3978: logic__3978
logic__4244: logic__4244
logic__17: logic__17
xbip_pipe_v3_0_6_viv__parameterized5__1: xbip_pipe_v3_0_6_viv__parameterized5
logic__3132: logic__3132
case__1078: case__1078
xbip_pipe_v3_0_6_viv__parameterized3__69: xbip_pipe_v3_0_6_viv__parameterized3
case__603: case__603
dsp48e1_wrapper__parameterized0: dsp48e1_wrapper__parameterized0
datapath: datapath
reg__60: reg__60
case__1358: case__1358
case__1669: case__1195
reg__1517: reg__1517
case__1073: case__1073
case__930: case__930
logic__5669: logic__5669
reg__329: reg__329
datapath__265: datapath__265
reg__260: reg__260
logic__4234: logic__4234
logic__4107: logic__4107
reg__1520: reg__1520
reg__455: reg__455
muxpart__80: muxpart__80
reg__1551: reg__1551
xbip_pipe_v3_0_6_viv__parameterized11__16: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__36: delay__parameterized0
case__450: case__450
datapath__223: datapath__223
reg__656: reg__656
datapath__272: datapath__272
logic__3539: logic__3539
delay__parameterized0__17: delay__parameterized0
signinv__34: signinv__33
logic__3261: logic__3261
case__878: case__878
logic__1413: logic__1413
datapath__12: datapath__12
reg__371: reg__371
xbip_pipe_v3_0_6_viv__parameterized60__7: xbip_pipe_v3_0_6_viv__parameterized60
reg__386: reg__386
delay__parameterized0__5: delay__parameterized0
logic__4649: logic__4649
case__150: case__150
xbip_pipe_v3_0_6_viv__parameterized7__5: xbip_pipe_v3_0_6_viv__parameterized7
case__243: case__243
logic__5528: logic__5528
datapath__32: datapath__32
xbip_pipe_v3_0_6_viv__parameterized3__39: xbip_pipe_v3_0_6_viv__parameterized3
reg__256: reg__256
case__358: case__358
case__1081: case__1081
conv_kernel_gmem0_m_axi_load: conv_kernel_gmem0_m_axi_load
logic__5928: logic__5657
delay__parameterized4__28: delay__parameterized4
reg__1729: reg__1360
delay__parameterized7: delay__parameterized7
reg__1015: reg__1015
reg__226: reg__226
renorm_and_round_logic__parameterized0: renorm_and_round_logic__parameterized0
case__1532: case__1532
datapath__208: datapath__208
case__807: case__807
case__1302: case__1302
logic__3308: logic__3308
reg__883: reg__883
reg__835: reg__835
reg__666: reg__666
datapath__4: datapath__4
datapath__22: datapath__22
reg__627: reg__627
reg__864: reg__864
reg__539: reg__539
case__218: case__218
reg__664: reg__664
delay__parameterized21__2: delay__parameterized21
case__1084: case__1084
reg__859: reg__859
xbip_pipe_v3_0_6_viv__parameterized68__4: xbip_pipe_v3_0_6_viv__parameterized68
case__622: case__622
compare_gt__1: compare_gt
case__155: case__155
reg__1574: reg__1574
case__242: case__242
reg__156: reg__156
conv_kernel_gmem0_m_axi_mem__parameterized0: conv_kernel_gmem0_m_axi_mem__parameterized0
logic__3779: logic__3779
delay__parameterized4__14: delay__parameterized4
reg__673: reg__673
logic__1117: logic__1117
extram: extram
logic__5510: logic__5510
logic__6049: logic__4716
reg__419: reg__419
logic__3099: logic__3099
reg__735: reg__735
datapath__18: datapath__18
case__1082: case__1082
logic__2369: logic__2369
xbip_pipe_v3_0_6_viv__parameterized3__105: xbip_pipe_v3_0_6_viv__parameterized3
logic__4413: logic__4413
reg__1576: reg__1576
case__143: case__143
logic__3205: logic__3205
logic__3676: logic__3676
logic__4438: logic__4438
keep__54: keep__15
case__961: case__961
reg__334: reg__334
logic__5534: logic__5534
case__760: case__760
xbip_pipe_v3_0_6_viv__parameterized3__17: xbip_pipe_v3_0_6_viv__parameterized3
datapath__345: datapath__345
logic__3870: logic__3870
case__963: case__963
logic__3852: logic__3852
reg__839: reg__839
logic__4141: logic__4141
reg__449: reg__449
logic__2785: logic__2785
keep__52: keep__15
logic__5970: logic__5653
delay__parameterized29__1: delay__parameterized29
logic__1120: logic__1120
reg__1605: reg__1605
case__1503: case__1503
datapath__181: datapath__181
reg__49: reg__49
reg: reg
case__974: case__974
case__1567: case__732
reg__901: reg__901
reg__1151: reg__1151
logic__3571: logic__3571
xbip_pipe_v3_0_6_viv__parameterized11__31: xbip_pipe_v3_0_6_viv__parameterized11
case__949: case__949
conv_kernel_load_input_Pipeline_load_input_loop14_load_input_loop15: conv_kernel_load_input_Pipeline_load_input_loop14_load_input_loop15
case__1109: case__1109
reg__313: reg__313
reg__891: reg__891
counter__8: counter__8
reg__126: reg__126
case__868: case__868
logic__2468: logic__2468
logic__2604: logic__2604
logic__3873: logic__3873
case__822: case__822
logic__6009: logic__4030
logic__2665: logic__2665
reg__867: reg__867
case__958: case__958
reg__11: reg__11
logic__4165: logic__4165
delay__parameterized27__7: delay__parameterized27
logic__2336: logic__2336
case__468: case__468
logic__21: logic__21
reg__1721: reg__1109
reg__1513: reg__1513
case__491: case__491
logic__5340: logic__5340
logic__5907: logic__5907
reg__825: reg__825
delay__parameterized0__9: delay__parameterized0
delay__parameterized24: delay__parameterized24
reg__1174: reg__1174
logic__4217: logic__4217
case__224: case__224
reg__1257: reg__1257
signinv__42: signinv__8
logic__4450: logic__4450
reg__502: reg__502
delay__parameterized4__15: delay__parameterized4
reg__381: reg__381
logic__5779: logic__5779
mult_33_35_65__1: mult_33_35_65
logic__2310: logic__2310
delay__parameterized8__5: delay__parameterized8
logic__1335: logic__1335
logic__4357: logic__4357
mult_31_31_62: mult_31_31_62
case__1505: case__1505
case__1596: case__600
reg__1347: reg__1347
conv_kernel_flow_control_loop_pipe_sequential_init__4: conv_kernel_flow_control_loop_pipe_sequential_init
reg__1114: reg__1114
case__953: case__953
shift_msb_first: shift_msb_first
reg__206: reg__206
logic__3535: logic__3535
reg__1567: reg__1567
reg__51: reg__51
logic__99: logic__99
reg__460: reg__460
counter__2: counter__2
muxpart__50: muxpart__50
reg__1263: reg__1263
logic__4521: logic__4521
case__947: case__947
case__1513: case__1513
case__1257: case__1257
mult_32_32_32__1: mult_32_32_32
case__769: case__769
case__1466: case__1466
case__200: case__200
xbip_pipe_v3_0_6_viv__parameterized3__52: xbip_pipe_v3_0_6_viv__parameterized3
reg__1050: reg__1050
logic__4174: logic__4174
logic__5993: logic__2832
delay__parameterized43: delay__parameterized43
logic__4793: logic__4793
case__1016: case__1016
logic__6084: logic__4806
datapath__353: datapath__353
case__919: case__919
logic__5668: logic__5668
case__234: case__234
logic__4311: logic__4311
reg__1702: reg__1116
case__853: case__853
addsub__4: addsub__4
delay__parameterized7__4: delay__parameterized7
logic__5276: logic__5276
case__1140: case__1140
signinv__38: signinv__3
reg__301: reg__301
logic__4710: logic__4710
reg__591: reg__591
reg__1235: reg__1235
case__801: case__801
logic__3496: logic__3496
reg__786: reg__786
logic__5381: logic__5381
reg__155: reg__155
logic__2743: logic__2743
delay__parameterized35: delay__parameterized35
delay__6: delay
delay__parameterized27__3: delay__parameterized27
mult_33_69_102__2: mult_33_69_102
logic__5791: logic__5791
delay__parameterized29__3: delay__parameterized29
logic__2586: logic__2586
logic__4640: logic__4640
xbip_pipe_v3_0_6_viv__parameterized15__4: xbip_pipe_v3_0_6_viv__parameterized15
case__1021: case__1021
xbip_pipe_v3_0_6_viv__parameterized47: xbip_pipe_v3_0_6_viv__parameterized47
reg__375: reg__375
logic__3570: logic__3570
datapath__53: datapath__53
delay__parameterized8__19: delay__parameterized8
reg__748: reg__748
reg__556: reg__556
datapath__285: datapath__285
case__415: case__415
logic__5660: logic__5660
case__63: case__63
conv_kernel_avg_pool: conv_kernel_avg_pool
muxpart__77: muxpart__77
delay__parameterized62: delay__parameterized62
logic__2482: logic__2482
logic__4214: logic__4214
logic__3377: logic__3377
datapath__78: datapath__78
reg__1685: reg__613
logic__4949: logic__4949
reg__1606: reg__1606
keep__24: keep__24
reg__537: reg__537
case__362: case__362
reg__253: reg__253
reg__459: reg__459
reg__1568: reg__1568
conv_kernel_control_s_axi: conv_kernel_control_s_axi
case__984: case__984
delay__parameterized0__79: delay__parameterized0
logic__5182: logic__5182
reg__1330: reg__1330
keep__22: keep__22
datapath__259: datapath__259
muxpart__63: muxpart__63
delay__parameterized4__18: delay__parameterized4
reg__1480: reg__1480
logic__1432: logic__1432
reg__1299: reg__1299
datapath__175: datapath__175
mult_33_33_64: mult_33_33_64
datapath__372: datapath__372
logic__5492: logic__5492
xbip_pipe_v3_0_6_viv__parameterized3__99: xbip_pipe_v3_0_6_viv__parameterized3
datapath__42: datapath__42
reg__1227: reg__1227
case__22: case__22
case__1215: case__1215
delay__parameterized0__44: delay__parameterized0
logic__4011: logic__4011
logic__1329: logic__1329
case__1424: case__1424
xbip_pipe_v3_0_6_viv__parameterized3__20: xbip_pipe_v3_0_6_viv__parameterized3
delay__3: delay
case__1315: case__1315
logic__5478: logic__5478
reg__318: reg__318
case__223: case__223
xbip_pipe_v3_0_6_viv__parameterized13__13: xbip_pipe_v3_0_6_viv__parameterized13
datapath__133: datapath__133
case__900: case__900
reg__1741: reg__1360
logic__1344: logic__1344
logic__2488: logic__2488
signinv__35: signinv__33
case__422: case__422
logic__4961: logic__4961
logic__29: logic__29
reg__699: reg__699
case__564: case__564
case__935: case__935
xbip_pipe_v3_0_6_viv__parameterized7: xbip_pipe_v3_0_6_viv__parameterized7
reg__298: reg__298
logic__5245: logic__5245
reg__641: reg__641
case__812: case__812
counter__15: counter__15
datapath__92: datapath__92
case__1005: case__1005
dsrl__8: dsrl__6
reg__683: reg__683
logic__2679: logic__2679
logic__3156: logic__3156
case__35: case__35
reg__173: reg__173
logic__2330: logic__2330
reg__914: reg__914
reg__939: reg__939
case__423: case__423
logic__4376: logic__4376
reg__201: reg__201
logic__3185: logic__3185
mult_34_36_67: mult_34_36_67
logic__3600: logic__3600
reg__1180: reg__1180
logic__4048: logic__4048
carry_chain__parameterized10: carry_chain__parameterized10
delay__parameterized0__66: delay__parameterized0
datapath__104: datapath__104
reg__183: reg__183
xbip_pipe_v3_0_6_viv__parameterized3__75: xbip_pipe_v3_0_6_viv__parameterized3
case__525: case__525
xbip_pipe_v3_0_6_viv__parameterized55: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized66__2: xbip_pipe_v3_0_6_viv__parameterized66
case__1659: case__1254
logic__4146: logic__4146
logic__3497: logic__3497
case__220: case__220
keep__42: keep__3
reg__430: reg__430
xbip_pipe_v3_0_6_viv__parameterized3__46: xbip_pipe_v3_0_6_viv__parameterized3
logic__3946: logic__3946
delay__parameterized6__13: delay__parameterized6
reg__1716: reg__1110
case__1414: case__1414
reg__315: reg__315
logic__4417: logic__4417
logic__4414: logic__4414
delay__parameterized26: delay__parameterized26
case__1477: case__1477
muxpart__43: muxpart__43
reg__1129: reg__1129
case__527: case__527
flt_add_dsp: flt_add_dsp
datapath__144: datapath__144
case__887: case__887
reg__957: reg__957
datapath__354: datapath__354
conv_kernel_mul_32ns_38ns_70_1_1__1: conv_kernel_mul_32ns_38ns_70_1_1
case__96: case__96
logic__5157: logic__5157
logic__3176: logic__3176
logic__4304: logic__4304
case__494: case__494
reg__404: reg__404
muxpart__13: muxpart__13
logic__6074: logic__4698
case__721: case__721
reg__530: reg__530
reg__140: reg__140
case__1639: case__1212
delay__parameterized53__2: delay__parameterized53
logic__5958: logic__2255
conv_kernel_gmem0_m_axi_srl: conv_kernel_gmem0_m_axi_srl
datapath__186: datapath__186
case__70: case__70
reg__567: reg__567
reg__391: reg__391
reg__647: reg__647
case__1570: case__732
case__1623: case__1061
logic__2836: logic__2836
logic__3321: logic__3321
case__250: case__250
logic__1380: logic__1380
compare_eq_im__parameterized0__1: compare_eq_im__parameterized0
conv_kernel_gmem0_m_axi_srl__parameterized0__3: conv_kernel_gmem0_m_axi_srl__parameterized0
datapath__164: datapath__164
logic__3492: logic__3492
case__852: case__852
case__940: case__940
datapath__275: datapath__275
datapath__121: datapath__121
case__329: case__329
flt_div_mant_addsub__parameterized0: flt_div_mant_addsub__parameterized0
case__1216: case__1216
carry_chain__parameterized14: carry_chain__parameterized14
muxpart__67: muxpart__67
reg__721: reg__721
delay__parameterized39__19: delay__parameterized39
logic__4228: logic__4228
logic__3754: logic__3754
xbip_pipe_v3_0_6_viv__parameterized17__21: xbip_pipe_v3_0_6_viv__parameterized17
signinv__28: signinv__28
case__1535: case__1535
reg__1448: reg__1448
logic__3905: logic__3905
mult_33_35_65: mult_33_35_65
case__1511: case__1511
logic__4868: logic__4868
datapath__201: datapath__201
conv_kernel_fifo_w32_d9_S__1: conv_kernel_fifo_w32_d9_S
reg__1726: reg__1108
reg__770: reg__770
logic__58: logic__58
logic__4224: logic__4224
case__1089: case__1089
delay__parameterized39__5: delay__parameterized39
datapath__381: datapath__2
logic__4512: logic__4512
muxpart__125: muxpart__125
case__48: case__48
logic__4766: logic__4766
case__300: case__300
mult_32_32_32__16: mult_32_32_32
reg__818: reg__818
datapath__341: datapath__341
reg__1646: reg__613
case__425: case__425
logic__6007: logic__4030
reg__857: reg__857
xbip_pipe_v3_0_6_viv__parameterized55__6: xbip_pipe_v3_0_6_viv__parameterized55
reg__1459: reg__1459
logic__6095: logic__4651
datapath__40: datapath__40
reg__262: reg__262
case__1642: case__1209
case__376: case__376
flt_mult: flt_mult
xbip_pipe_v3_0_6_viv__parameterized31: xbip_pipe_v3_0_6_viv__parameterized31
keep__10: keep__10
delay__parameterized45__7: delay__parameterized45
logic__6040: logic__4700
delay__parameterized6__3: delay__parameterized6
datapath__286: datapath__286
reg__1583: reg__1583
logic__2467: logic__2467
reg__161: reg__161
logic__3417: logic__3417
case__627: case__627
delay__parameterized57: delay__parameterized57
logic__6042: logic__4698
datapath__253: datapath__253
logic__1327: logic__1327
xbip_pipe_v3_0_6_viv__parameterized3__84: xbip_pipe_v3_0_6_viv__parameterized3
logic__4882: logic__4882
delay__parameterized8__16: delay__parameterized8
reg__739: reg__739
logic__4354: logic__4354
reg__836: reg__836
delay__parameterized47__1: delay__parameterized47
delay__parameterized33: delay__parameterized33
case__379: case__379
reg__618: reg__618
case__1645: case__1213
carry_chain__parameterized22: carry_chain__parameterized22
reg__631: reg__631
logic__3070: logic__3070
logic__4288: logic__4288
logic__4077: logic__4077
case__1198: case__1198
logic__4641: logic__4641
reg__1337: reg__1337
case__881: case__881
case__301: case__301
logic__4806: logic__4806
conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3: conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3
case__249: case__249
case__157: case__157
logic__4346: logic__4346
logic__3395: logic__3395
counter__17: counter__17
reg__1280: reg__1280
case__82: case__82
reg__1230: reg__1230
keep__43: keep__2
xbip_pipe_v3_0_6_viv__parameterized13__3: xbip_pipe_v3_0_6_viv__parameterized13
case__392: case__392
datapath__130: datapath__130
reg__1689: reg__613
case__41: case__41
datapath__310: datapath__310
case__317: case__317
reg__1258: reg__1258
logic__4592: logic__4592
case__51: case__51
delay__parameterized0__84: delay__parameterized0
logic__3264: logic__3264
xbip_pipe_v3_0_6_viv__parameterized80: xbip_pipe_v3_0_6_viv__parameterized80
reg__1011: reg__1011
signinv__16: signinv__16
datapath__362: datapath__362
xbip_pipe_v3_0_6_viv__parameterized11__4: xbip_pipe_v3_0_6_viv__parameterized11
reg__1684: reg__402
case__1608: case__1061
reg__1590: reg__1590
reg__761: reg__761
datapath__385: datapath__2
logic__2594: logic__2594
datapath__400: datapath__37
case__941: case__941
muxpart__127: muxpart__127
reg__272: reg__272
case__288: case__288
logic__3626: logic__3626
reg__1436: reg__1436
logic__4010: logic__4010
mult_32_32_32__5: mult_32_32_32
logic__3531: logic__3531
case__1128: case__1128
reg__191: reg__191
case__831: case__831
logic__2709: logic__2709
case__1136: case__1136
logic__4309: logic__4309
reg__1367: reg__1367
reg__1561: reg__1561
reg__162: reg__162
logic__2410: logic__2410
logic__2352: logic__2352
case__500: case__500
mult_32_32_32__31: mult_32_32_32
logic__5945: logic__2847
case__556: case__556
datapath__240: datapath__240
datapath__58: datapath__58
reg__1205: reg__1205
logic__5987: logic__2821
reg__370: reg__370
logic__4723: logic__4723
logic__4492: logic__4492
conv_kernel_fifo_w32_d9_S__2: conv_kernel_fifo_w32_d9_S
reg__229: reg__229
addsub__3: addsub__3
reg__1212: reg__1212
case__371: case__371
case__1134: case__1134
keep__49: keep__14
case__691: case__691
case__978: case__978
case__1653: case__1261
reg__525: reg__525
logic__4848: logic__4848
case__1526: case__1526
xbip_pipe_v3_0_6_viv__parameterized1__9: xbip_pipe_v3_0_6_viv__parameterized1
logic__5052: logic__5052
logic__2618: logic__2618
logic__5234: logic__5234
delay__parameterized14__2: delay__parameterized14
flt_div_mant_addsub__11: flt_div_mant_addsub
case__975: case__975
delay__parameterized8__15: delay__parameterized8
reg__1421: reg__1421
conv_kernel_mul_32s_32s_32_1_1__26: conv_kernel_mul_32s_32s_32_1_1
align_add: align_add
logic__4373: logic__4373
conv_kernel_mul_32s_32s_32_1_1__16: conv_kernel_mul_32s_32s_32_1_1
reg__1196: reg__1196
delay__parameterized52__1: delay__parameterized52
case__959: case__959
datapath__145: datapath__145
xbip_pipe_v3_0_6_viv__parameterized11__36: xbip_pipe_v3_0_6_viv__parameterized11
logic__3159: logic__3159
logic__2703: logic__2703
case__125: case__125
logic__3949: logic__3949
logic__5942: logic__2850
datapath__411: datapath__76
logic__38: logic__38
logic__6092: logic__4656
reg__646: reg__646
logic__6008: logic__4030
reg__202: reg__202
case__372: case__372
datapath__342: datapath__342
xbip_pipe_v3_0_6_viv__parameterized47__4: xbip_pipe_v3_0_6_viv__parameterized47
logic__5382: logic__5382
xbip_pipe_v3_0_6_viv__parameterized11__7: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__15: xbip_pipe_v3_0_6_viv__parameterized3
reg__1060: reg__1060
reg__501: reg__501
logic__84: logic__84
reg__602: reg__602
logic__4484: logic__4484
reg__1742: reg__1359
datapath__117: datapath__117
xbip_pipe_v3_0_6_viv__parameterized17__2: xbip_pipe_v3_0_6_viv__parameterized17
reg__605: reg__605
xbip_pipe_v3_0_6_viv__parameterized74: xbip_pipe_v3_0_6_viv__parameterized74
case__1029: case__1029
reg__93: reg__93
reg__651: reg__651
case__1539: case__1461
datapath__337: datapath__337
case__1063: case__1063
logic__242: logic__242
logic__3242: logic__3242
case__307: case__307
reg__515: reg__515
muxpart__54: muxpart__54
case__541: case__541
case__741: case__741
logic__4481: logic__4481
case__1278: case__1278
reg__558: reg__558
datapath__155: datapath__155
reg__964: reg__964
case__67: case__67
logic__2365: logic__2365
logic__2398: logic__2398
conv_kernel_mul_32s_32s_32_1_1__3: conv_kernel_mul_32s_32s_32_1_1
logic__724: logic__724
conv_kernel_flow_control_loop_pipe_sequential_init__14: conv_kernel_flow_control_loop_pipe_sequential_init
reg__1571: reg__1571
case__1007: case__1007
case__414: case__414
reg__953: reg__953
reg__1410: reg__1410
logic__5839: logic__5839
counter__10: counter__10
logic__6098: logic__4648
logic__2958: logic__2958
logic__3187: logic__3187
reg__138: reg__138
mux4__parameterized0__1: mux4__parameterized0
logic__4274: logic__4274
logic__5657: logic__5657
keep__13: keep__13
reg__1061: reg__1061
case__147: case__147
datapath__230: datapath__230
reg__703: reg__703
case__449: case__449
case__780: case__780
case__1041: case__1041
logic__486: logic__486
logic__4007: logic__4007
reg__1512: reg__1512
logic__5986: logic__2832
xbip_pipe_v3_0_6_viv__parameterized3__36: xbip_pipe_v3_0_6_viv__parameterized3
case__241: case__241
case__258: case__258
delay__parameterized45: delay__parameterized45
case__1075: case__1075
logic__3277: logic__3277
reg__483: reg__483
delay__parameterized12__1: delay__parameterized12
logic__5837: logic__5837
case__837: case__837
delay__parameterized53__4: delay__parameterized53
reg__466: reg__466
xbip_pipe_v3_0_6_viv__parameterized3__83: xbip_pipe_v3_0_6_viv__parameterized3
reg__819: reg__819
delay__parameterized39__6: delay__parameterized39
case__523: case__523
case__1609: case__1061
delay__parameterized4__21: delay__parameterized4
logic__8: logic__8
case__1127: case__1127
xbip_pipe_v3_0_6_viv__parameterized64__4: xbip_pipe_v3_0_6_viv__parameterized64
case__308: case__308
reg__1141: reg__1141
logic__4076: logic__4076
reg__1322: reg__1322
reg__1247: reg__1247
logic__4210: logic__4210
logic__73: logic__73
delay__parameterized23__1: delay__parameterized23
case__138: case__138
case__1534: case__1534
logic__1319: logic__1319
case__1137: case__1137
logic__4382: logic__4382
signinv__43: signinv__7
conv_kernel_fifo_w32_d9_S_shiftReg__2: conv_kernel_fifo_w32_d9_S_shiftReg
logic__5151: logic__5151
reg__863: reg__863
case__1641: case__1210
fix_mult_dsp48e1_sgl: fix_mult_dsp48e1_sgl
case__775: case__775
case__1087: case__1087
compare_ne_im__1: compare_ne_im
case__1141: case__1141
muxpart__75: muxpart__75
logic__4347: logic__4347
logic__4473: logic__4473
reg__222: reg__222
logic__5647: logic__5647
mult_32_32_32__3: mult_32_32_32
xbip_pipe_v3_0_6_viv__parameterized29__6: xbip_pipe_v3_0_6_viv__parameterized29
logic__3153: logic__3153
delay__parameterized46__2: delay__parameterized46
case__1374: case__1374
xbip_pipe_v3_0_6_viv__parameterized15: xbip_pipe_v3_0_6_viv__parameterized15
datapath__440: datapath__2
logic__3293: logic__3293
datapath__153: datapath__153
mult_32_32_32__24: mult_32_32_32
reg__724: reg__724
logic__2518: logic__2518
logic__6078: logic__4841
reg__261: reg__261
muxpart__151: muxpart__124
case__762: case__762
reg__1479: reg__1479
reg__797: reg__797
datapath__370: datapath__370
reg__462: reg__462
delay__parameterized33__2: delay__parameterized33
logic__3401: logic__3401
flt_div_mant_addsub__17: flt_div_mant_addsub
logic__4565: logic__4565
logic__4770: logic__4770
reg__769: reg__769
case__797: case__797
reg__1732: reg__1357
logic__5053: logic__5053
signinv__4: signinv__4
reg__305: reg__305
reg__439: reg__439
case__604: case__604
logic__3473: logic__3473
datapath__304: datapath__304
case__80: case__80
logic__2401: logic__2401
logic__5489: logic__5489
reg__1142: reg__1142
case__1317: case__1317
logic__3248: logic__3248
logic__3036: logic__3036
case__410: case__410
case__911: case__911
case__790: case__790
conv_kernel_mul_32s_32s_32_1_1__37: conv_kernel_mul_32s_32s_32_1_1
case__265: case__265
case__25: case__25
logic__3402: logic__3402
logic__3085: logic__3085
case__528: case__528
logic__4262: logic__4262
logic__5841: logic__5841
reg__710: reg__710
logic__3530: logic__3530
xbip_pipe_v3_0_6_viv__parameterized3__92: xbip_pipe_v3_0_6_viv__parameterized3
logic__5988: logic__2800
delay__parameterized0__22: delay__parameterized0
logic__5107: logic__5107
xbip_pipe_v3_0_6_viv__parameterized13: xbip_pipe_v3_0_6_viv__parameterized13
muxpart__70: muxpart__70
delay__parameterized32: delay__parameterized32
case__430: case__430
reg__540: reg__540
case__1504: case__1504
case__385: case__385
datapath__124: datapath__124
datapath__335: datapath__335
reg__1733: reg__1362
logic__4189: logic__4189
logic__4921: logic__4921
reg__294: reg__294
logic__2409: logic__2409
logic__4886: logic__4886
case__1518: case__1518
case__444: case__444
case__77: case__77
mult_32_32_32__22: mult_32_32_32
logic__2674: logic__2674
logic__3443: logic__3443
mult_31_8_38: mult_31_8_38
reg__1236: reg__1236
logic__4327: logic__4327
xbip_pipe_v3_0_6_viv__parameterized3__71: xbip_pipe_v3_0_6_viv__parameterized3
case__1120: case__1120
reg__1120: reg__1120
case__1045: case__1045
special_detect__parameterized1__1: special_detect__parameterized1
logic__4266: logic__4266
xbip_pipe_v3_0_6_viv__parameterized17__18: xbip_pipe_v3_0_6_viv__parameterized17
case__771: case__771
logic__5702: logic__5702
datapath__103: datapath__103
delay__parameterized18__1: delay__parameterized18
case__1030: case__1030
case__1438: case__1438
reg__775: reg__775
reg__344: reg__344
datapath__284: datapath__284
logic__3407: logic__3407
reg__1305: reg__1305
case__359: case__359
case__105: case__105
reg__1540: reg__1540
delay__parameterized61: delay__parameterized61
logic__5847: logic__5847
case__1515: case__1515
reg__767: reg__767
reg__547: reg__547
delay__parameterized32__1: delay__parameterized32
reg__1637: reg__402
case__1598: case__600
reg__897: reg__897
logic__5873: logic__5873
signinv__2: signinv__2
logic__4990: logic__4990
logic__4597: logic__4597
logic__5635: logic__5635
reg__1256: reg__1256
reg__1737: reg__1358
case__1406: case__1406
case__1536: case__1536
case__1345: case__1345
reg__1003: reg__1003
datapath__408: datapath__79
xbip_pipe_v3_0_6_viv__parameterized1__11: xbip_pipe_v3_0_6_viv__parameterized1
logic__2632: logic__2632
logic__3232: logic__3232
datapath__373: datapath__373
case__1194: case__1194
logic__4194: logic__4194
logic__2217: logic__2217
datapath__118: datapath__118
datapath__397: datapath__40
logic__5504: logic__5504
case__833: case__833
reg__1356: reg__1356
reg__499: reg__499
logic__713: logic__713
case__85: case__85
logic__5511: logic__5511
logic__3662: logic__3662
reg__629: reg__629
logic__6034: logic__4713
conv_kernel_gmem0_m_axi_fifo__parameterized2: conv_kernel_gmem0_m_axi_fifo__parameterized2
reg__1056: reg__1056
case__363: case__363
reg__966: reg__966
reg__473: reg__473
datapath__143: datapath__143
signinv__12: signinv__12
case__264: case__264
case__932: case__932
carry_chain__parameterized11__14: carry_chain__parameterized11
case__152: case__152
logic__3243: logic__3243
reg__1057: reg__1057
reg__195: reg__195
reg__397: reg__397
logic__4387: logic__4387
logic__3611: logic__3611
logic__4805: logic__4805
case__1129: case__1129
reg__1349: reg__1349
logic__3872: logic__3872
muxpart__136: muxpart__136
reg__1519: reg__1519
logic__4225: logic__4225
logic__5102: logic__5102
delay__parameterized36__11: delay__parameterized36
case__1542: case__1457
case__55: case__55
reg__1572: reg__1572
reg__937: reg__937
compare: compare
reg__693: reg__693
logic__3900: logic__3900
reg__1143: reg__1143
carry_chain__parameterized12__1: carry_chain__parameterized12
logic__5648: logic__5648
delay__parameterized39__10: delay__parameterized39
reg__1653: reg__1483
reg__429: reg__429
logic__5888: logic__5888
case__526: case__526
reg__903: reg__903
logic__5976: logic__5660
case__1502: case__1502
case__850: case__850
case__1529: case__1529
reg__1593: reg__1593
logic__5108: logic__5108
logic__4049: logic__4049
xbip_pipe_v3_0_6_viv__parameterized45: xbip_pipe_v3_0_6_viv__parameterized45
reg__1200: reg__1200
reg__1161: reg__1161
case__970: case__970
case__1224: case__1224
case__667: case__667
reg__150: reg__150
xbip_pipe_v3_0_6_viv__parameterized3__81: xbip_pipe_v3_0_6_viv__parameterized3
logic__1477: logic__1477
case__1437: case__1437
datapath__358: datapath__358
delay__parameterized11__2: delay__parameterized11
logic__4383: logic__4383
reg__1619: reg__1619
datapath__395: datapath__90
reg__1687: reg__613
reg__1400: reg__1400
reg__632: reg__632
reg__349: reg__349
logic__6035: logic__4710
delay__parameterized60: delay__parameterized60
carry_chain__parameterized11__13: carry_chain__parameterized11
logic__3047: logic__3047
conv_kernel_mux_73_32_1_1__15: conv_kernel_mux_73_32_1_1
delay__parameterized40__1: delay__parameterized40
case__909: case__909
case__280: case__280
logic__2678: logic__2678
reg__1591: reg__1591
xbip_pipe_v3_0_6_viv__parameterized3__86: xbip_pipe_v3_0_6_viv__parameterized3
case__1074: case__1074
datapath__205: datapath__205
reg__984: reg__984
case__751: case__751
reg__1246: reg__1246
case__1591: case__1462
muxpart__6: muxpart__6
logic__5475: logic__5475
case__786: case__786
case__119: case__119
logic__3991: logic__3991
reg__1509: reg__1509
xbip_pipe_v3_0_6_viv__parameterized3__54: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized45__4: xbip_pipe_v3_0_6_viv__parameterized45
signinv__14: signinv__14
logic__4986: logic__4986
logic__4693: logic__4693
logic__3953: logic__3953
logic__6081: logic__4815
case__768: case__768
logic__6044: logic__4696
muxpart__62: muxpart__62
logic__4233: logic__4233
compare_eq_im__parameterized2: compare_eq_im__parameterized2
logic__4211: logic__4211
case__1296: case__1296
logic__2487: logic__2487
case__669: case__669
case__281: case__281
logic__3227: logic__3227
logic__1324: logic__1324
case__928: case__928
reg__480: reg__480
case__246: case__246
logic__4697: logic__4697
delay__parameterized8__20: delay__parameterized8
case__6: case__6
delay__parameterized52: delay__parameterized52
reg__355: reg__355
xbip_pipe_v3_0_6_viv__parameterized11__9: xbip_pipe_v3_0_6_viv__parameterized11
logic__3318: logic__3318
logic__3817: logic__3817
reg__911: reg__911
case__1381: case__1381
logic__1389: logic__1389
logic__5983: logic__2255
reg__1027: reg__1027
conv_kernel_flow_control_loop_pipe_sequential_init__5: conv_kernel_flow_control_loop_pipe_sequential_init
case__1298: case__1298
reg__47: reg__47
case__1258: case__1258
logic__2421: logic__2421
conv_kernel_mul_32ns_69ns_103_1_1: conv_kernel_mul_32ns_69ns_103_1_1
reg__182: reg__182
logic__6099: logic__4647
reg__235: reg__235
logic__3911: logic__3911
reg__254: reg__254
conv_kernel_flow_control_loop_pipe_sequential_init__8: conv_kernel_flow_control_loop_pipe_sequential_init
reg__1472: reg__1472
reg__1197: reg__1197
case__120: case__120
reg__194: reg__194
case__433: case__433
logic__2728: logic__2728
reg__609: reg__609
reg__1700: reg__1112
logic__4914: logic__4914
case__1402: case__1402
datapath__46: datapath__46
reg__1090: reg__1090
case__687: case__687
delay__parameterized31: delay__parameterized31
logic__2847: logic__2847
keep__56: keep__13
datapath__276: datapath__276
logic__2493: logic__2493
case__1581: case__599
delay__19: delay
case__1183: case__1183
flt_div_mant_addsub__1: flt_div_mant_addsub
reg__40: reg__40
datapath__176: datapath__176
logic__2752: logic__2752
case__854: case__854
conv_kernel_gmem0_m_axi_fifo__parameterized1: conv_kernel_gmem0_m_axi_fifo__parameterized1
logic__3994: logic__3994
case__173: case__173
reg__1145: reg__1145
datapath__73: datapath__73
dsp48e1_wrapper__parameterized2: dsp48e1_wrapper__parameterized2
case__1253: case__1253
delay__parameterized0__80: delay__parameterized0
case__1364: case__1364
xbip_pipe_v3_0_6_viv__parameterized5: xbip_pipe_v3_0_6_viv__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__88: xbip_pipe_v3_0_6_viv__parameterized3
logic__6097: logic__4649
reg__1588: reg__1588
case__136: case__136
delay__parameterized6__15: delay__parameterized6
delay__parameterized53: delay__parameterized53
case__973: case__973
case__118: case__118
reg__978: reg__978
logic__4243: logic__4243
conv_kernel_flow_control_loop_pipe_sequential_init__10: conv_kernel_flow_control_loop_pipe_sequential_init
logic__2583: logic__2583
logic__5431: logic__5431
case__1010: case__1010
logic__5441: logic__5441
reg__1313: reg__1313
carry_chain__parameterized4: carry_chain__parameterized4
reg__1650: reg__1483
logic__6085: logic__4672
case__936: case__936
keep__2: keep__2
case__939: case__939
logic__3173: logic__3173
xbip_pipe_v3_0_6_viv__parameterized66__3: xbip_pipe_v3_0_6_viv__parameterized66
case__484: case__484
delay__parameterized40__3: delay__parameterized40
logic__6056: logic__4700
delay__parameterized45__4: delay__parameterized45
case__185: case__185
mult_31_8_38__2: mult_31_8_38
case__463: case__463
carry_chain__parameterized13: carry_chain__parameterized13
case__391: case__391
xbip_pipe_v3_0_6_viv__parameterized60__20: xbip_pipe_v3_0_6_viv__parameterized60
logic__5076: logic__5076
case__1254: case__1254
xbip_pipe_v3_0_6_viv__parameterized64__3: xbip_pipe_v3_0_6_viv__parameterized64
delay__parameterized0__15: delay__parameterized0
reg__1582: reg__1582
case__103: case__103
logic__4451: logic__4451
delay__parameterized0__6: delay__parameterized0
logic__5610: logic__5610
reg__559: reg__559
case__716: case__716
delay__parameterized56: delay__parameterized56
logic__4029: logic__4029
muxpart__58: muxpart__58
case__453: case__453
datapath__194: datapath__194
xbip_pipe_v3_0_6_viv__parameterized19__8: xbip_pipe_v3_0_6_viv__parameterized19
reg__1201: reg__1201
case__1454: case__1454
reg__1663: reg__403
case__469: case__469
muxpart__61: muxpart__61
signinv__36: signinv__33
reg__1490: reg__1490
case__1158: case__1158
xbip_pipe_v3_0_6_viv__parameterized3__16: xbip_pipe_v3_0_6_viv__parameterized3
reg__740: reg__740
carry_chain__parameterized11__2: carry_chain__parameterized11
xbip_pipe_v3_0_6_viv__parameterized11__17: xbip_pipe_v3_0_6_viv__parameterized11
datapath__39: datapath__39
signinv__33: signinv__33
reg__486: reg__486
case__1214: case__1214
reg__422: reg__422
norm_and_round_dsp48e1_sgl: norm_and_round_dsp48e1_sgl
case__578: case__578
case__757: case__757
delay__parameterized0__55: delay__parameterized0
reg__177: reg__177
logic__5786: logic__5786
delay__parameterized0__20: delay__parameterized0
logic__2987: logic__2987
delay__parameterized42: delay__parameterized42
delay__parameterized55: delay__parameterized55
reg__1291: reg__1291
logic__4432: logic__4432
conv_kernel__GB5: conv_kernel__GB5
case__1594: case__1459
reg__323: reg__323
logic__3705: logic__3705
case__286: case__286
floating_point_v7_1_14__parameterized3: floating_point_v7_1_14__parameterized3
case__1232: case__1232
reg__2: reg__2
delay__parameterized37__1: delay__parameterized37
reg__1300: reg__1300
logic__3572: logic__3572
logic__3604: logic__3604
compare_eq_im__parameterized4__1: compare_eq_im__parameterized4
logic__5683: logic__5683
case__1432: case__1432
logic__5665: logic__5665
carry_chain: carry_chain
reg__1298: reg__1298
reg__1618: reg__1618
reg__326: reg__326
mult_33_35_65__2: mult_33_35_65
logic__5185: logic__5185
logic__3469: logic__3469
logic__2880: logic__2880
mult_32_32_32__4: mult_32_32_32
logic__2903: logic__2903
datapath__226: datapath__226
case__1019: case__1019
case__1603: case__599
conv_kernel_flow_control_loop_pipe_sequential_init__11: conv_kernel_flow_control_loop_pipe_sequential_init
case__503: case__503
logic__4970: logic__4970
conv_kernel_mul_32s_32s_32_1_1__7: conv_kernel_mul_32s_32s_32_1_1
reg__311: reg__311
case__873: case__873
case__1464: case__1464
delay__parameterized43__4: delay__parameterized43
case__421: case__421
delay__12: delay
reg__1654: reg__1482
logic__4221: logic__4221
case__671: case__671
case__1582: case__701
reg__830: reg__830
case__983: case__983
datapath__67: datapath__67
logic__4600: logic__4600
logic__4421: logic__4421
case__945: case__945
reg__688: reg__688
xbip_pipe_v3_0_6_viv__parameterized35__1: xbip_pipe_v3_0_6_viv__parameterized35
logic__6022: logic__4030
reg__98: reg__98
logic__3557: logic__3557
delay__parameterized0__71: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized1__4: xbip_pipe_v3_0_6_viv__parameterized1
reg__1440: reg__1440
xbip_pipe_v3_0_6_viv__parameterized55__9: xbip_pipe_v3_0_6_viv__parameterized55
dsrl__11: dsrl__1
reg__1387: reg__1387
reg__1381: reg__1381
case__90: case__90
reg__463: reg__463
case__1457: case__1457
logic__5725: logic__5725
case__65: case__65
datapath__156: datapath__156
case__921: case__921
reg__1163: reg__1163
reg__1701: reg__1111
logic__2584: logic__2584
logic__4392: logic__4392
datapath__307: datapath__307
delay__parameterized30: delay__parameterized30
reg__1659: reg__608
logic__4973: logic__4973
case__1372: case__1372
reg__167: reg__167
datapath__237: datapath__237
logic__2695: logic__2695
reg__110: reg__110
muxpart__25: muxpart__25
xbip_pipe_v3_0_6_viv__parameterized11__2: xbip_pipe_v3_0_6_viv__parameterized11
case__964: case__964
xbip_pipe_v3_0_6_viv__parameterized5__5: xbip_pipe_v3_0_6_viv__parameterized5
case__1201: case__1201
logic__142: logic__142
delay__parameterized45__8: delay__parameterized45
reg__1265: reg__1265
carry_chain__parameterized0: carry_chain__parameterized0
reg__1577: reg__1577
reg__168: reg__168
logic__3431: logic__3431
case__111: case__111
case__918: case__918
case__235: case__235
xbip_pipe_v3_0_6_viv__parameterized3__30: xbip_pipe_v3_0_6_viv__parameterized3
counter__27: counter__27
reg__1033: reg__1033
case__1548: case__599
case__83: case__83
case__818: case__818
logic__6039: logic__4703
datapath__218: datapath__218
xbip_pipe_v3_0_6_viv__parameterized55__12: xbip_pipe_v3_0_6_viv__parameterized55
carry_chain__parameterized8__3: carry_chain__parameterized8
case__504: case__504
case__1514: case__1514
logic__4474: logic__4474
logic__2800: logic__2800
logic__5999: logic__2251
logic__119: logic__119
reg__1477: reg__1477
datapath__241: datapath__241
case__985: case__985
logic__6038: logic__4704
case__867: case__867
logic__2838: logic__2838
carry_chain__parameterized3: carry_chain__parameterized3
logic__4703: logic__4703
reg__604: reg__604
case__1583: case__700
datapath__420: datapath__67
case__177: case__177
reg__485: reg__485
reg__154: reg__154
logic__4629: logic__4629
conv_kernel_mul_32s_32s_32_1_1__27: conv_kernel_mul_32s_32s_32_1_1
case__1003: case__1003
logic__3584: logic__3584
logic__3467: logic__3467
case__442: case__442
logic__2486: logic__2486
reg__1594: reg__1594
delay__parameterized36__7: delay__parameterized36
case__26: case__26
logic__3645: logic__3645
case__920: case__920
logic__40: logic__40
datapath__191: datapath__191
case__233: case__233
conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip: conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip
xbip_pipe_v3_0_6_viv__parameterized11__3: xbip_pipe_v3_0_6_viv__parameterized11
case__302: case__302
delay__8: delay
logic__5505: logic__5505
datapath__149: datapath__149
reg__1580: reg__1580
datapath__70: datapath__70
logic__4664: logic__4664
case__464: case__464
logic__3195: logic__3195
logic__5784: logic__5784
delay__parameterized12__2: delay__parameterized12
datapath__157: datapath__157
logic__4605: logic__4605
logic__68: logic__68
reg__470: reg__470
reg__335: reg__335
case__457: case__457
case__73: case__73
keep__51: keep__14
carry_chain__parameterized1: carry_chain__parameterized1
logic__3495: logic__3495
reg__285: reg__285
logic__5941: logic__2251
case__586: case__586
xbip_pipe_v3_0_6_viv__parameterized3__97: xbip_pipe_v3_0_6_viv__parameterized3
reg__826: reg__826
xbip_pipe_v3_0_6_viv__parameterized17__9: xbip_pipe_v3_0_6_viv__parameterized17
reg__1358: reg__1358
logic__4016: logic__4016
logic__5990: logic__2255
reg__563: reg__563
logic__4717: logic__4717
case__7: case__7
delay__parameterized4__7: delay__parameterized4
reg__1021: reg__1021
logic__5217: logic__5217
case__113: case__113
reg__828: reg__828
logic__3280: logic__3280
case__1586: case__1461
logic__4981: logic__4981
reg__889: reg__889
logic__3024: logic__3024
case__1522: case__1522
reg__1749: reg__1350
reg__762: reg__762
conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1: conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1
reg__1682: reg__402
xbip_pipe_v3_0_6_viv__parameterized3__44: xbip_pipe_v3_0_6_viv__parameterized3
reg__67: reg__67
reg__1550: reg__1550
logic__3421: logic__3421
case__222: case__222
conv_kernel_gmem0_m_axi_fifo__parameterized0: conv_kernel_gmem0_m_axi_fifo__parameterized0
delay__parameterized59: delay__parameterized59
logic__4242: logic__4242
mult_33_65_96: mult_33_65_96
logic__3855: logic__3855
conv_kernel_mul_32s_32s_32_1_1__24: conv_kernel_mul_32s_32s_32_1_1
reg__1260: reg__1260
case__1160: case__1160
logic__2691: logic__2691
logic__4963: logic__4963
case__1491: case__1491
logic__3356: logic__3356
case__1575: case__732
logic__4668: logic__4668
logic__5848: logic__5848
case__1465: case__1465
logic__118: logic__118
datapath__44: datapath__44
delay__parameterized35__1: delay__parameterized35
case__1119: case__1119
mult_32_32_32__26: mult_32_32_32
delay__parameterized0__62: delay__parameterized0
reg__930: reg__930
lead_zero_encode: lead_zero_encode
case__531: case__531
reg__1119: reg__1119
case__693: case__693
reg__1081: reg__1081
logic__6023: logic__4030
reg__426: reg__426
xbip_pipe_v3_0_6_viv__parameterized17__3: xbip_pipe_v3_0_6_viv__parameterized17
reg__935: reg__935
case__56: case__56
logic__3616: logic__3616
mult_32_32_32__9: mult_32_32_32
case__303: case__303
addsub__6: addsub__6
delay__parameterized0__60: delay__parameterized0
datapath__266: datapath__266
reg__1714: reg__1110
logic__3114: logic__3114
case__375: case__375
case__649: case__649
xbip_pipe_v3_0_6_viv__parameterized19__6: xbip_pipe_v3_0_6_viv__parameterized19
case__1097: case__1097
xbip_pipe_v3_0_6_viv__parameterized60__18: xbip_pipe_v3_0_6_viv__parameterized60
logic__4694: logic__4694
xbip_pipe_v3_0_6_viv__parameterized91: xbip_pipe_v3_0_6_viv__parameterized91
conv_kernel_mul_32ns_34ns_65_1_1__5: conv_kernel_mul_32ns_34ns_65_1_1
logic__2490: logic__2490
case__800: case__800
datapath__107: datapath__107
datapath__352: datapath__352
logic__5667: logic__5667
xbip_pipe_v3_0_6_viv__parameterized23__1: xbip_pipe_v3_0_6_viv__parameterized23
case__1576: case__600
logic__5291: logic__5291
reg__1082: reg__1082
reg__1010: reg__1010
logic__4420: logic__4420
logic__6059: logic__4697
logic__3687: logic__3687
delay__parameterized0__81: delay__parameterized0
logic__4674: logic__4674
datapath__50: datapath__50
flt_div_mant_addsub__parameterized0__1: flt_div_mant_addsub__parameterized0
case__956: case__956
case__72: case__72
logic__3233: logic__3233
logic__6018: logic__4030
case__521: case__521
reg__217: reg__217
mult_32_32_32__32: mult_32_32_32
logic__5967: logic__5661
case__692: case__692
case__1237: case__1237
case__1213: case__1213
delay__parameterized29__7: delay__parameterized29
datapath__229: datapath__229
logic__3759: logic__3759
compare_ne_im: compare_ne_im
logic__2684: logic__2684
xbip_pipe_v3_0_6_viv__parameterized7__2: xbip_pipe_v3_0_6_viv__parameterized7
case__467: case__467
reg__180: reg__180
carry_chain__parameterized5: carry_chain__parameterized5
reg__1304: reg__1304
case__948: case__948
reg__100: reg__100
case__129: case__129
delay__parameterized36__3: delay__parameterized36
flt_div: flt_div
xbip_pipe_v3_0_6_viv__parameterized55__4: xbip_pipe_v3_0_6_viv__parameterized55
logic__4138: logic__4138
reg__1113: reg__1113
reg__484: reg__484
case__247: case__247
case__393: case__393
muxpart__69: muxpart__69
logic__5621: logic__5621
logic__3843: logic__3843
case__1624: case__1061
reg__1225: reg__1225
logic__2986: logic__2986
reg__934: reg__934
logic__3500: logic__3500
case__997: case__997
datapath__344: datapath__344
reg__1751: reg__1348
logic__4218: logic__4218
logic__2961: logic__2961
reg__479: reg__479
conv_kernel_mul_32s_32s_32_1_1__17: conv_kernel_mul_32s_32s_32_1_1
reg__979: reg__979
reg__416: reg__416
reg__383: reg__383
logic__4198: logic__4198
case__61: case__61
reg__1059: reg__1059
reg__1012: reg__1012
logic__3884: logic__3884
datapath__424: datapath__37
case__239: case__239
logic__3015: logic__3015
case__1071: case__1071
reg__1449: reg__1449
reg__410: reg__410
delay__parameterized38__5: delay__parameterized38
logic__5471: logic__5471
logic__5153: logic__5153
reg__1708: reg__1116
case__623: case__623
logic__3595: logic__3595
reg__29: reg__29
case__1144: case__1144
case__870: case__870
datapath__134: datapath__134
logic__2972: logic__2972
reg__1185: reg__1185
case__356: case__356
logic__3158: logic__3158
reg__1125: reg__1125
counter__25: counter__25
xbip_pipe_v3_0_6_viv__parameterized3__87: xbip_pipe_v3_0_6_viv__parameterized3
reg__704: reg__704
logic__3684: logic__3684
reg__1214: reg__1214
case__787: case__787
delay__parameterized51__1: delay__parameterized51
logic__3717: logic__3717
logic__4523: logic__4523
reg__353: reg__353
datapath__338: datapath__338
delay__parameterized58: delay__parameterized58
mult_33_70_103: mult_33_70_103
logic__4247: logic__4247
conv_kernel_fifo_w32_d9_S__3: conv_kernel_fifo_w32_d9_S
logic__4179: logic__4179
reg__620: reg__620
reg__865: reg__865
delay__parameterized18__6: delay__parameterized18
logic__6046: logic__4721
logic__2510: logic__2510
reg__320: reg__320
case__95: case__95
case__1096: case__1096
datapath__290: datapath__290
logic__2914: logic__2914
conv_kernel_mul_30ns_37ns_70_1_1: conv_kernel_mul_30ns_37ns_70_1_1
mult_33_35_65__4: mult_33_35_65
logic__4142: logic__4142
logic__2294: logic__2294
logic__4777: logic__4777
addsub__10: addsub__6
logic__33: logic__33
case__384: case__384
conv_kernel_PE: conv_kernel_PE
logic__236: logic__236
reg__192: reg__192
reg__635: reg__635
datapath__252: datapath__252
logic__183: logic__183
case__221: case__221
counter__18: counter__18
case__1644: case__1207
xbip_pipe_v3_0_6_viv__parameterized60__21: xbip_pipe_v3_0_6_viv__parameterized60
case__653: case__653
case__282: case__282
reg__1428: reg__1428
case__1619: case__1061
case__1650: case__1208
logic__3764: logic__3764
reg__659: reg__659
reg__1592: reg__1592
logic__14: logic__14
datapath__242: datapath__242
reg__994: reg__994
reg__1252: reg__1252
delay__parameterized43__2: delay__parameterized43
logic__4775: logic__4775
case__1600: case__600
keep__29: keep__2
flt_div_mant_addsub__9: flt_div_mant_addsub
datapath__426: datapath__334
delay__parameterized42__3: delay__parameterized42
logic__3546: logic__3546
logic__6036: logic__4706
reg__783: reg__783
case__498: case__498
case__967: case__967
case__814: case__814
logic__4526: logic__4526
reg__1515: reg__1515
case__1297: case__1297
case__1625: case__1061
reg__282: reg__282
reg__1401: reg__1401
reg__1548: reg__1548
conv_kernel_gmem0_m_axi_fifo__parameterized1__3: conv_kernel_gmem0_m_axi_fifo__parameterized1
reg__1521: reg__1521
case__1425: case__1425
logic__4699: logic__4699
compare_gt: compare_gt
logic__3102: logic__3102
case__1551: case__1463
case__728: case__728
flt_div_mant_addsub__parameterized0__2: flt_div_mant_addsub__parameterized0
logic__4924: logic__4924
reg__469: reg__469
reg__1132: reg__1132
logic__3480: logic__3480
xbip_pipe_v3_0_6_viv__parameterized99: xbip_pipe_v3_0_6_viv__parameterized99
xbip_pipe_v3_0_6_viv__parameterized45__2: xbip_pipe_v3_0_6_viv__parameterized45
delay__parameterized0__56: delay__parameterized0
logic__2840: logic__2840
logic__5394: logic__5394
case__654: case__654
reg__1518: reg__1518
delay__parameterized26__1: delay__parameterized26
case__149: case__149
reg__919: reg__919
logic__5591: logic__5591
reg__488: reg__488
logic__3422: logic__3422
carry_chain__parameterized11__9: carry_chain__parameterized11
keep__5: keep__5
logic__4305: logic__4305
logic__51: logic__51
datapath__415: datapath__72
muxpart__55: muxpart__55
case__1095: case__1095
reg__821: reg__821
logic__3774: logic__3774
logic__5582: logic__5582
reg__327: reg__327
reg__1171: reg__1171
case__651: case__651
muxpart__131: muxpart__131
case__238: case__238
reg__151: reg__151
signinv__45: signinv__5
logic__3678: logic__3678
logic__5300: logic__5300
dummy_verilog_module__4: dummy_verilog_module
logic__6026: logic__4036
case__698: case__698
case__482: case__482
case__1108: case__1108
case__1323: case__1323
case__1207: case__1207
case__411: case__411
logic__2337: logic__2337
logic__2403: logic__2403
reg__616: reg__616
xbip_pipe_v3_0_6_viv__parameterized15__7: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized17__8: xbip_pipe_v3_0_6_viv__parameterized17
case__554: case__554
logic__5709: logic__5709
reg__749: reg__749
datapath__278: datapath__278
case__1307: case__1307
logic__6087: logic__4668
datapath__213: datapath__213
case__64: case__64
reg__1115: reg__1115
xbip_pipe_v3_0_6_viv__parameterized37: xbip_pipe_v3_0_6_viv__parameterized37
flt_add: flt_add
keep__34: keep__7
delay__parameterized0__30: delay__parameterized0
reg__302: reg__302
case__277: case__277
reg__1589: reg__1589
reg__837: reg__837
logic__4460: logic__4460
logic__2596: logic__2596
case__43: case__43
datapath__314: datapath__314
reg__1083: reg__1083
signinv: signinv
reg__44: reg__44
logic__5641: logic__5641
case__989: case__989
logic__4609: logic__4609
case__719: case__719
muxpart__73: muxpart__73
case__843: case__843
xbip_pipe_v3_0_6_viv__parameterized11__35: xbip_pipe_v3_0_6_viv__parameterized11
datapath__141: datapath__141
xbip_pipe_v3_0_6_viv__parameterized60__9: xbip_pipe_v3_0_6_viv__parameterized60
reg__1623: reg__1483
datapath__62: datapath__62
reg__88: reg__88
reg__824: reg__824
case__448: case__448
case__863: case__863
case__520: case__520
logic__4230: logic__4230
dsrl: dsrl
logic__5979: logic__5652
delay__parameterized8__23: delay__parameterized8
flt_div_mant_addsub__12: flt_div_mant_addsub
logic__3283: logic__3283
case__992: case__992
xbip_pipe_v3_0_6_viv__parameterized66__1: xbip_pipe_v3_0_6_viv__parameterized66
xbip_pipe_v3_0_6_viv__parameterized35__6: xbip_pipe_v3_0_6_viv__parameterized35
logic__6032: logic__4717
logic__5116: logic__5116
logic__19: logic__19
logic__3621: logic__3621
logic__3685: logic__3685
reg__705: reg__705
conv_kernel_fifo_w32_d9_S_shiftReg__4: conv_kernel_fifo_w32_d9_S_shiftReg
logic__5077: logic__5077
reg__1402: reg__1402
xbip_pipe_v3_0_6_viv__parameterized3__8: xbip_pipe_v3_0_6_viv__parameterized3
reg__779: reg__779
logic__4099: logic__4099
case__933: case__933
case__1: case__1
reg__717: reg__717
case__1188: case__1188
reg__1242: reg__1242
case__60: case__60
xbip_pipe_v3_0_6_viv__parameterized17: xbip_pipe_v3_0_6_viv__parameterized17
muxpart__14: muxpart__14
reg__321: reg__321
reg__738: reg__738
logic__4055: logic__4055
delay__parameterized8__10: delay__parameterized8
reg__333: reg__333
reg__697: reg__697
datapath__214: datapath__214
logic__3719: logic__3719
reg__128: reg__128
logic__1381: logic__1381
datapath__377: datapath__2
reg__698: reg__698
reg__1121: reg__1121
delay__parameterized0__83: delay__parameterized0
datapath__306: datapath__306
case__1430: case__1430
case__1439: case__1439
reg__601: reg__601
case__510: case__510
reg__1043: reg__1043
reg__536: reg__536
reg__72: reg__72
reg__1076: reg__1076
reg__1633: reg__1484
logic__3380: logic__3380
reg__1482: reg__1482
case__860: case__860
reg__1110: reg__1110
logic__2977: logic__2977
case__17: case__17
reg__1267: reg__1267
logic__3082: logic__3082
logic__4306: logic__4306
logic__4722: logic__4722
counter__5: counter__5
logic__5902: logic__5902
delay__parameterized0__61: delay__parameterized0
reg__438: reg__438
logic__5041: logic__5041
case__1320: case__1320
reg__873: reg__873
logic__2538: logic__2538
logic__5761: logic__5761
reg__817: reg__817
reg__1139: reg__1139
logic__2215: logic__2215
logic__5337: logic__5337
reg__464: reg__464
logic__3583: logic__3583
reg__348: reg__348
logic__2428: logic__2428
case__1051: case__1051
case__189: case__189
xbip_pipe_v3_0_6_viv__parameterized11__26: xbip_pipe_v3_0_6_viv__parameterized11
case__346: case__346
logic__3850: logic__3850
xbip_pipe_v3_0_6_viv__parameterized83: xbip_pipe_v3_0_6_viv__parameterized83
case__966: case__966
logic__5518: logic__5518
logic__6025: logic__4030
case__1126: case__1126
reg__1609: reg__1609
reg__936: reg__936
reg__174: reg__174
datapath__110: datapath__110
case__1265: case__1265
reg__376: reg__376
datapath__233: datapath__233
case__1226: case__1226
xbip_pipe_v3_0_6_viv__parameterized11__29: xbip_pipe_v3_0_6_viv__parameterized11
reg__716: reg__716
case__219: case__219
logic__3586: logic__3586
delay__parameterized2__3: delay__parameterized2
delay__parameterized51: delay__parameterized51
xbip_pipe_v3_0_6_viv__parameterized3__64: xbip_pipe_v3_0_6_viv__parameterized3
logic__5794: logic__5794
logic__5550: logic__5550
shift_msb_first__parameterized0: shift_msb_first__parameterized0
logic__2259: logic__2259
counter__23: counter__23
reg__886: reg__886
logic__4339: logic__4339
xbip_pipe_v3_0_6_viv__parameterized1__20: xbip_pipe_v3_0_6_viv__parameterized1
case__225: case__225
delay__parameterized34: delay__parameterized34
logic__2952: logic__2952
case__472: case__472
xbip_pipe_v3_0_6_viv__parameterized3__103: xbip_pipe_v3_0_6_viv__parameterized3
logic__46: logic__46
reg__1294: reg__1294
logic__2340: logic__2340
reg__184: reg__184
xbip_pipe_v3_0_6_viv__parameterized45__6: xbip_pipe_v3_0_6_viv__parameterized45
reg__1193: reg__1193
case__1657: case__1256
logic__3731: logic__3731
logic__3499: logic__3499
reg__1245: reg__1245
case__132: case__132
reg__113: reg__113
case__460: case__460
xbip_pipe_v3_0_6_viv__parameterized43: xbip_pipe_v3_0_6_viv__parameterized43
logic__5684: logic__5684
reg__401: reg__401
case__1481: case__1481
logic__5493: logic__5493
case__30: case__30
case__676: case__676
case__1510: case__1510
reg__1499: reg__1499
conv_kernel_mul_32s_32s_32_1_1__12: conv_kernel_mul_32s_32s_32_1_1
logic__2666: logic__2666
logic__5964: logic__2834
reg__895: reg__895
logic__3254: logic__3254
reg__1547: reg__1547
reg__1372: reg__1372
reg__1328: reg__1328
datapath__115: datapath__115
reg__468: reg__468
xbip_pipe_v3_0_6_viv__parameterized7__3: xbip_pipe_v3_0_6_viv__parameterized7
case__1006: case__1006
logic__5910: logic__5661
reg__1233: reg__1233
reg__1274: reg__1274
datapath__14: datapath__14
reg__990: reg__990
case__530: case__530
addsub_logic: addsub_logic
logic__4996: logic__4996
logic__3196: logic__3196
logic__2889: logic__2889
reg__1614: reg__1614
xbip_pipe_v3_0_6_viv__parameterized3__101: xbip_pipe_v3_0_6_viv__parameterized3
reg__528: reg__528
reg__745: reg__745
conv_kernel_mux_73_32_1_1__2: conv_kernel_mux_73_32_1_1
xbip_pipe_v3_0_6_viv__parameterized1__2: xbip_pipe_v3_0_6_viv__parameterized1
logic__3302: logic__3302
reg__1429: reg__1429
addsub__5: addsub__5
reg__580: reg__580
logic__4355: logic__4355
reg__933: reg__933
mult_32_32_32__11: mult_32_32_32
logic__3432: logic__3432
case__304: case__304
case__1398: case__1398
reg__1067: reg__1067
reg__474: reg__474
datapath__312: datapath__312
logic__43: logic__43
reg__1705: reg__1113
logic__6065: logic__4716
case__1094: case__1094
case__990: case__990
case__459: case__459
signinv__19: signinv__19
logic__5496: logic__5496
logic__5158: logic__5158
case__226: case__226
case__1499: case__1499
reg__1344: reg__1344
logic__4962: logic__4962
xbip_pipe_v3_0_6_viv__parameterized62__1: xbip_pipe_v3_0_6_viv__parameterized62
reg__759: reg__759
delay__parameterized28__1: delay__parameterized28
reg__15: reg__15
logic__2498: logic__2498
datapath__150: datapath__150
delay__parameterized8__9: delay__parameterized8
logic__3163: logic__3163
delay__parameterized31__1: delay__parameterized31
delay__parameterized41: delay__parameterized41
carry_chain__parameterized11__3: carry_chain__parameterized11
reg__467: reg__467
reg__74: reg__74
logic__4934: logic__4934
case__579: case__579
xbip_pipe_v3_0_6_viv__parameterized3__7: xbip_pipe_v3_0_6_viv__parameterized3
logic__5849: logic__5849
logic__5553: logic__5553
logic__5966: logic__2821
logic__5760: logic__5760
signinv__32: signinv__32
reg__562: reg__562
reg__827: reg__827
case__1604: case__600
datapath__26: datapath__26
logic__4139: logic__4139
logic__3577: logic__3577
xbip_pipe_v3_0_6_viv: xbip_pipe_v3_0_6_viv
logic__3054: logic__3054
logic__4433: logic__4433
reg__379: reg__379
counter__13: counter__13
delay__parameterized30__1: delay__parameterized30
reg__1186: reg__1186
reg__1124: reg__1124
case__86: case__86
logic__3859: logic__3859
reg__1105: reg__1105
case__518: case__518
flt_dec_op__parameterized0: flt_dec_op__parameterized0
reg__1339: reg__1339
case__473: case__473
logic__4186: logic__4186
reg__1536: reg__1536
muxpart__123: muxpart__123
logic__4726: logic__4726
logic__4676: logic__4676
conv_kernel_flow_control_loop_pipe_sequential_init__2: conv_kernel_flow_control_loop_pipe_sequential_init
logic__4246: logic__4246
carry_chain__parameterized11: carry_chain__parameterized11
logic__4798: logic__4798
datapath__334: datapath__334
reg__1149: reg__1149
logic__2644: logic__2644
logic__2305: logic__2305
logic__4352: logic__4352
xbip_pipe_v3_0_6_viv__parameterized3__102: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized4__29: delay__parameterized4
reg__1055: reg__1055
logic__13: logic__13
logic__3806: logic__3806
reg__359: reg__359
reg__1672: reg__613
reg__1404: reg__1404
datapath__96: datapath__96
reg__1210: reg__1210
logic__5583: logic__5583
carry_chain__parameterized11__15: carry_chain__parameterized11
logic__3215: logic__3215
case__610: case__610
muxpart__41: muxpart__41
delay__parameterized44: delay__parameterized44
case__817: case__817
logic__5506: logic__5506
reg__916: reg__916
case__725: case__725
logic__1415: logic__1415
special_detect: special_detect
delay__parameterized39__15: delay__parameterized39
case__112: case__112
logic__3713: logic__3713
case__876: case__876
case__955: case__955
xbip_pipe_v3_0_6_viv__parameterized9__2: xbip_pipe_v3_0_6_viv__parameterized9
reg__1353: reg__1353
logic__2546: logic__2546
case__522: case__522
logic__3035: logic__3035
delay__parameterized50: delay__parameterized50
logic__5759: logic__5759
logic__5294: logic__5294
delay__parameterized63: delay__parameterized63
datapath__33: datapath__33
reg__899: reg__899
reg__152: reg__152
reg__806: reg__806
logic__78: logic__78
reg__1084: reg__1084
xbip_pipe_v3_0_6_viv__parameterized11: xbip_pipe_v3_0_6_viv__parameterized11
reg__1261: reg__1261
xbip_pipe_v3_0_6_viv__parameterized45__11: xbip_pipe_v3_0_6_viv__parameterized45
case__995: case__995
delay__parameterized39__1: delay__parameterized39
reg__968: reg__968
logic__488: logic__488
case__353: case__353
logic__3742: logic__3742
delay__parameterized0__8: delay__parameterized0
logic__3663: logic__3663
reg__1250: reg__1250
reg__8: reg__8
case__587: case__587
reg__1293: reg__1293
muxpart__32: muxpart__32
logic__5400: logic__5400
logic__3940: logic__3940
logic__5911: logic__5660
logic__3698: logic__3698
xbip_pipe_v3_0_6_viv__parameterized45__10: xbip_pipe_v3_0_6_viv__parameterized45
logic__3865: logic__3865
reg__1034: reg__1034
case__398: case__398
delay__parameterized0__14: delay__parameterized0
logic__4819: logic__4819
reg__1275: reg__1275
logic__2319: logic__2319
signinv__39: signinv__3
logic__3210: logic__3210
logic__5239: logic__5239
logic__5965: logic__2832
xbip_pipe_v3_0_6_viv__parameterized3__72: xbip_pipe_v3_0_6_viv__parameterized3
conv_kernel__GB3: conv_kernel__GB3
logic__4573: logic__4573
logic__6052: logic__4706
delay__parameterized3: delay__parameterized3
logic__5103: logic__5103
logic__2474: logic__2474
case__104: case__104
conv_kernel_gmem0_m_axi_read: conv_kernel_gmem0_m_axi_read
logic__3494: logic__3494
logic__4143: logic__4143
logic__4604: logic__4604
muxpart__23: muxpart__23
reg__1587: reg__1587
logic__5680: logic__5680
reg__1239: reg__1239
datapath__17: datapath__17
logic__4263: logic__4263
reg__555: reg__555
reg__997: reg__997
case__1268: case__1268
logic__5685: logic__5685
logic__3587: logic__3587
datapath__162: datapath__162
datapath__190: datapath__190
datapath__170: datapath__170
reg__1207: reg__1207
xbip_pipe_v3_0_6_viv__parameterized17__22: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized3__24: xbip_pipe_v3_0_6_viv__parameterized3
logic__1411: logic__1411
delay__parameterized1__2: delay__parameterized1
floating_point_v7_1_14_viv__parameterized1: floating_point_v7_1_14_viv__parameterized1
datapath__454: datapath__255
conv_kernel_mul_32s_32s_32_1_1__23: conv_kernel_mul_32s_32s_32_1_1
muxpart__53: muxpart__53
reg__387: reg__387
reg__1688: reg__613
counter__22: counter__22
logic__27: logic__27
flt_div_mant_addsub__6: flt_div_mant_addsub
conv_kernel_mul_32ns_38ns_70_1_1: conv_kernel_mul_32ns_38ns_70_1_1
compare_eq_im__parameterized0__3: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__34: xbip_pipe_v3_0_6_viv__parameterized3
logic__2661: logic__2661
reg__1071: reg__1071
case__838: case__838
logic__1366: logic__1366
case__1434: case__1434
datapath__72: datapath__72
case__1187: case__1187
logic__5835: logic__5835
reg__1746: reg__1386
case__1363: case__1363
delay__parameterized12: delay__parameterized12
case__1527: case__1527
case__1308: case__1308
logic__1378: logic__1378
datapath__95: datapath__95
case__1255: case__1255
reg__6: reg__6
logic__5078: logic__5078
case__903: case__903
reg__1189: reg__1189
xbip_pipe_v3_0_6_viv__parameterized19__1: xbip_pipe_v3_0_6_viv__parameterized19
logic__3268: logic__3268
datapath__125: datapath__125
carry_chain__parameterized10__1: carry_chain__parameterized10
case__563: case__563
logic__4851: logic__4851
reg__924: reg__924
case__803: case__803
logic__5652: logic__5652
case__1628: case__1062
xbip_pipe_v3_0_6_viv__parameterized3__11: xbip_pipe_v3_0_6_viv__parameterized3
case__562: case__562
case__827: case__827
logic__4445: logic__4445
delay__parameterized6__10: delay__parameterized6
keep__55: keep__14
logic__4883: logic__4883
reg__785: reg__785
xbip_pipe_v3_0_6_viv__parameterized66: xbip_pipe_v3_0_6_viv__parameterized66
delay__parameterized36: delay__parameterized36
reg__374: reg__374
case__1626: case__1061
reg__1340: reg__1340
logic__4951: logic__4951
reg__1075: reg__1075
delay__parameterized1: delay__parameterized1
logic__5758: logic__5758
logic__1388: logic__1388
reg__277: reg__277
logic__2278: logic__2278
case__1061: case__1061
xbip_pipe_v3_0_6_viv__parameterized66__4: xbip_pipe_v3_0_6_viv__parameterized66
carry_chain__parameterized12__3: carry_chain__parameterized12
conv_kernel_mux_73_32_1_1__5: conv_kernel_mux_73_32_1_1
logic__3653: logic__3653
addsub__1: addsub__1
reg__851: reg__851
logic__2962: logic__2962
logic__2256: logic__2256
xbip_pipe_v3_0_6_viv__parameterized3__42: xbip_pipe_v3_0_6_viv__parameterized3
logic__2698: logic__2698
reg__1093: reg__1093
datapath__185: datapath__185
case__657: case__657
case__299: case__299
case__452: case__452
reg__331: reg__331
logic__250: logic__250
datapath__293: datapath__293
case__475: case__475
reg__432: reg__432
logic__39: logic__39
reg__442: reg__442
datapath__68: datapath__68
logic__4583: logic__4583
case__897: case__897
logic__69: logic__69
carry_chain__parameterized9: carry_chain__parameterized9
reg__132: reg__132
datapath__138: datapath__138
case__929: case__929
mux4__1: mux4
reg__1160: reg__1160
reg__692: reg__692
muxpart__154: muxpart__78
reg__1735: reg__1360
case__962: case__962
case__1441: case__1441
xbip_pipe_v3_0_6_viv__parameterized76: xbip_pipe_v3_0_6_viv__parameterized76
case__327: case__327
reg__63: reg__63
delay__parameterized19__1: delay__parameterized19
carry_chain__parameterized11__5: carry_chain__parameterized11
reg__265: reg__265
reg__1523: reg__1523
logic__1351: logic__1351
flt_div_mant_addsub: flt_div_mant_addsub
reg__1498: reg__1498
xbip_pipe_v3_0_6_viv__parameterized17__6: xbip_pipe_v3_0_6_viv__parameterized17
case__1553: case__1461
datapath__322: datapath__322
dummy_verilog_module__1: dummy_verilog_module
case__1222: case__1222
logic__3460: logic__3460
reg__1664: reg__402
logic__3073: logic__3073
datapath__270: datapath__270
xbip_pipe_v3_0_6_viv__parameterized13__8: xbip_pipe_v3_0_6_viv__parameterized13
case__738: case__738
reg__945: reg__945
logic__4790: logic__4790
logic__2444: logic__2444
logic__4144: logic__4144
reg__910: reg__910
xbip_pipe_v3_0_6_viv__parameterized3__77: xbip_pipe_v3_0_6_viv__parameterized3
case__1399: case__1399
logic__4748: logic__4748
case__94: case__94
reg__637: reg__637
datapath__172: datapath__172
case__1446: case__1446
xbip_pipe_v3_0_6_viv__parameterized55__11: xbip_pipe_v3_0_6_viv__parameterized55
reg__1508: reg__1508
delay__parameterized54: delay__parameterized54
datapath__313: datapath__313
delay__parameterized42__4: delay__parameterized42
reg__1391: reg__1391
logic__4588: logic__4588
reg__1374: reg__1374
case__679: case__679
case__390: case__390
datapath__60: datapath__60
logic__3442: logic__3442
reg__209: reg__209
reg__1380: reg__1380
case__512: case__512
reg__190: reg__190
reg__1680: reg__1108
logic__26: logic__26
logic__2298: logic__2298
reg__1503: reg__1503
logic__4941: logic__4941
case__699: case__699
case__982: case__982
datapath__64: datapath__64
reg__1318: reg__1318
datapath__428: datapath__2
datapath__298: datapath__298
case__1637: case__1207
reg__1100: reg__1100
xbip_pipe_v3_0_6_viv__parameterized15__10: xbip_pipe_v3_0_6_viv__parameterized15
case__1546: case__599
reg__129: reg__129
case__268: case__268
case__979: case__979
logic__4330: logic__4330
logic__4792: logic__4792
logic__41: logic__41
delay__parameterized18__7: delay__parameterized18
reg__1468: reg__1468
reg__1123: reg__1123
datapath__311: datapath__311
logic__3142: logic__3142
datapath__57: datapath__57
delay__parameterized38__4: delay__parameterized38
reg__1397: reg__1397
floating_point_v7_1_14_viv__parameterized3: floating_point_v7_1_14_viv__parameterized3
logic__4241: logic__4241
reg__278: reg__278
logic__3844: logic__3844
reg__1390: reg__1390
case__269: case__269
reg__105: reg__105
logic__1352: logic__1352
dsrl__14: dsrl
delay__parameterized0__21: delay__parameterized0
reg__1556: reg__1556
reg__833: reg__833
reg__73: reg__73
delay__parameterized6__5: delay__parameterized6
delay__parameterized0__32: delay__parameterized0
logic__5961: logic__2251
logic__3034: logic__3034
muxpart__47: muxpart__47
reg__884: reg__884
case__276: case__276
xbip_pipe_v3_0_6_viv__parameterized51: xbip_pipe_v3_0_6_viv__parameterized51
case__706: case__706
xbip_pipe_v3_0_6_viv__parameterized19__4: xbip_pipe_v3_0_6_viv__parameterized19
reg__1155: reg__1155
logic__2755: logic__2755
logic__4425: logic__4425
logic__3839: logic__3839
reg__678: reg__678
delay__parameterized24__4: delay__parameterized24
counter__6: counter__6
delay__parameterized0__74: delay__parameterized0
reg__20: reg__20
case__770: case__770
case__1573: case__732
case__1462: case__1462
reg__1369: reg__1369
logic__241: logic__241
logic__4193: logic__4193
reg__1652: reg__1484
reg__1195: reg__1195
reg__1730: reg__1359
datapath__197: datapath__197
conv_kernel_max_pool: conv_kernel_max_pool
case__1223: case__1223
reg__350: reg__350
reg__1562: reg__1562
logic__5975: logic__5661
case__378: case__378
case__1093: case__1093
reg__342: reg__342
reg__552: reg__552
logic__5701: logic__5701
logic__4498: logic__4498
datapath__79: datapath__79
logic__4325: logic__4325
datapath__220: datapath__220
reg__1607: reg__1607
reg__169: reg__169
logic__4669: logic__4669
logic__3441: logic__3441
flt_add_exp: flt_add_exp
case__811: case__811
delay__parameterized0__3: delay__parameterized0
muxpart__71: muxpart__71
reg__295: reg__295
logic__5922: logic__2255
logic__2422: logic__2422
case__15: case__15
logic__5270: logic__5270
logic__4706: logic__4706
datapath__401: datapath__2
delay__parameterized8__1: delay__parameterized8
delay__parameterized7__6: delay__parameterized7
reg__421: reg__421
logic__4395: logic__4395
case__590: case__590
logic__5915: logic__5648
reg__96: reg__96
case__877: case__877
reg__657: reg__657
logic__1312: logic__1312
norm_and_round_logic: norm_and_round_logic
datapath__212: datapath__212
reg__1534: reg__1534
logic__2939: logic__2939
xbip_pipe_v3_0_6_viv__parameterized3__10: xbip_pipe_v3_0_6_viv__parameterized3
reg__1096: reg__1096
delay__parameterized0__18: delay__parameterized0
reg__341: reg__341
case__999: case__999
datapath__147: datapath__147
reg__1273: reg__1273
logic__2429: logic__2429
logic__2814: logic__2814
case__1118: case__1118
logic__3666: logic__3666
carry_chain__parameterized11__12: carry_chain__parameterized11
reg__1565: reg__1565
delay__parameterized0__58: delay__parameterized0
reg__965: reg__965
reg__586: reg__586
datapath__13: datapath__13
case__514: case__514
logic__5700: logic__5700
logic__4326: logic__4326
case__701: case__701
case__418: case__418
logic__3815: logic__3815
muxpart__149: muxpart__47
reg__760: reg__760
case__488: case__488
logic__5260: logic__5260
case__416: case__416
case__954: case__954
delay__parameterized36__10: delay__parameterized36
case__1590: case__1463
logic__2366: logic__2366
reg__1092: reg__1092
muxpart__56: muxpart__56
conv_kernel_gmem0_m_axi_srl__parameterized4: conv_kernel_gmem0_m_axi_srl__parameterized4
reg__1147: reg__1147
logic__2281: logic__2281
logic__3881: logic__3881
case__1155: case__1155
logic__2835: logic__2835
logic__4976: logic__4976
reg__1476: reg__1476
case__1053: case__1053
logic__3771: logic__3771
logic__4517: logic__4517
datapath__169: datapath__169
logic__3084: logic__3084
reg__1175: reg__1175
datapath__368: datapath__368
reg__737: reg__737
case__823: case__823
logic__4439: logic__4439
logic__3612: logic__3612
reg__1051: reg__1051
xbip_pipe_v3_0_6_viv__parameterized45__1: xbip_pipe_v3_0_6_viv__parameterized45
case__1419: case__1419
case__1088: case__1088
case__1225: case__1225
logic__3005: logic__3005
logic__5713: logic__5713
case__12: case__12
reg__1148: reg__1148
reg__414: reg__414
keep__36: keep__1
logic__4416: logic__4416
reg__185: reg__185
case__1587: case__1460
case__1314: case__1314
logic__5939: logic__5591
logic__3721: logic__3721
logic__239: logic__239
logic__3094: logic__3094
reg__753: reg__753
xbip_pipe_v3_0_6_viv__parameterized1: xbip_pipe_v3_0_6_viv__parameterized1
logic__3389: logic__3389
logic__3386: logic__3386
reg__1601: reg__1601
conv_kernel__GB1: conv_kernel__GB1
reg__565: reg__565
delay__parameterized65: delay__parameterized65
reg__585: reg__585
case__128: case__128
xbip_pipe_v3_0_6_viv__parameterized11__23: xbip_pipe_v3_0_6_viv__parameterized11
reg__56: reg__56
reg__1526: reg__1526
reg__403: reg__403
case__1230: case__1230
reg__312: reg__312
logic__3853: logic__3853
datapath__20: datapath__20
case__1666: case__1230
carry_chain__parameterized8__5: carry_chain__parameterized8
datapath__52: datapath__52
logic__10: logic__10
logic__4150: logic__4150
datapath__28: datapath__28
reg__304: reg__304
case__91: case__91
reg__1677: reg__403
case__788: case__788
counter__7: counter__7
reg__1188: reg__1188
delay__parameterized13: delay__parameterized13
logic__2443: logic__2443
reg__407: reg__407
reg__1102: reg__1102
delay__parameterized36__8: delay__parameterized36
reg__1600: reg__1600
case__1052: case__1052
logic__4436: logic__4436
reg__991: reg__991
datapath__41: datapath__41
datapath__396: datapath__41
datapath__351: datapath__351
logic__5912: logic__5657
reg__257: reg__257
case__942: case__942
datapath__367: datapath__367
logic__2348: logic__2348
case__322: case__322
xbip_pipe_v3_0_6_viv__parameterized85: xbip_pipe_v3_0_6_viv__parameterized85
logic__2440: logic__2440
logic__5781: logic__5781
delay__parameterized38__1: delay__parameterized38
logic__4407: logic__4407
case__1420: case__1420
reg__59: reg__59
xbip_pipe_v3_0_6_viv__parameterized13__10: xbip_pipe_v3_0_6_viv__parameterized13
case__569: case__569
logic__5868: logic__5868
reg__1557: reg__1557
logic__4657: logic__4657
case__1161: case__1161
counter__4: counter__4
reg__843: reg__843
reg__793: reg__793
logic__4191: logic__4191
xbip_pipe_v3_0_6_viv__parameterized17__17: xbip_pipe_v3_0_6_viv__parameterized17
logic__3414: logic__3414
case__1325: case__1325
muxpart__128: muxpart__128
case__1143: case__1143
delay__parameterized55__2: delay__parameterized55
logic__3871: logic__3871
logic__4240: logic__4240
case__1100: case__1100
flt_div_mant_addsub__19: flt_div_mant_addsub
conv_kernel_mul_32s_32s_32_1_1__2: conv_kernel_mul_32s_32s_32_1_1
xbip_pipe_v3_0_6_viv__parameterized60__15: xbip_pipe_v3_0_6_viv__parameterized60
case__875: case__875
xbip_pipe_v3_0_6_viv__parameterized3__78: xbip_pipe_v3_0_6_viv__parameterized3
logic__3818: logic__3818
datapath__140: datapath__140
delay__parameterized20__2: delay__parameterized20
logic__3312: logic__3312
case__892: case__892
case__1585: case__1462
signinv__27: signinv__27
case__1191: case__1191
xbip_pipe_v3_0_6_viv__parameterized3__89: xbip_pipe_v3_0_6_viv__parameterized3
reg__940: reg__940
reg__175: reg__175
case__142: case__142
xbip_pipe_v3_0_6_viv__parameterized13__4: xbip_pipe_v3_0_6_viv__parameterized13
logic__2433: logic__2433
case__245: case__245
reg__885: reg__885
delay__parameterized38__3: delay__parameterized38
case__92: case__92
case__46: case__46
logic__4585: logic__4585
reg__1162: reg__1162
reg__610: reg__610
logic__2445: logic__2445
case__1648: case__1210
case__749: case__749
reg__938: reg__938
logic__4378: logic__4378
delay__parameterized21: delay__parameterized21
case__148: case__148
logic__4248: logic__4248
case__1123: case__1123
delay__parameterized6__14: delay__parameterized6
logic__2733: logic__2733
case__244: case__244
logic__1365: logic__1365
case__1186: case__1186
reg__1569: reg__1569
case__367: case__367
logic__4200: logic__4200
datapath__294: datapath__294
logic__2922: logic__2922
reg__270: reg__270
logic__1373: logic__1373
xbip_pipe_v3_0_6_viv__parameterized47__3: xbip_pipe_v3_0_6_viv__parameterized47
reg__343: reg__343
reg__1398: reg__1398
logic__4687: logic__4687
logic__1404: logic__1404
reg__776: reg__776
case__212: case__212
datapath__450: datapath__256
datapath__402: datapath__2
logic__3198: logic__3198
datapath__292: datapath__292
reg__507: reg__507
reg__900: reg__900
case__1498: case__1498
reg__996: reg__996
logic__3331: logic__3331
reg__99: reg__99
xbip_pipe_v3_0_6_viv__parameterized17__5: xbip_pipe_v3_0_6_viv__parameterized17
floating_point_v7_1_14_viv__parameterized7: floating_point_v7_1_14_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__40: xbip_pipe_v3_0_6_viv__parameterized3
reg__614: reg__614
reg__1715: reg__1110
reg__236: reg__236
logic__34: logic__34
logic__2606: logic__2606
case__568: case__568
reg__1747: reg__1385
xbip_pipe_v3_0_6_viv__parameterized47__1: xbip_pipe_v3_0_6_viv__parameterized47
logic__2845: logic__2845
muxpart__38: muxpart__38
datapath__61: datapath__61
logic__5601: logic__5601
reg__149: reg__149
datapath__267: datapath__267
case__907: case__907
xbip_pipe_v3_0_6_viv__parameterized3__4: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__8: xbip_pipe_v3_0_6_viv__parameterized7
logic__3140: logic__3140
case__68: case__68
logic__4476: logic__4476
delay__parameterized0__76: delay__parameterized0
case__750: case__750
reg__308: reg__308
delay__parameterized0__26: delay__parameterized0
logic__5836: logic__5836
logic__3661: logic__3661
conv_kernel_conv_kernel_Pipeline_sotre_output_loop6: conv_kernel_conv_kernel_Pipeline_sotre_output_loop6
case__710: case__710
logic__1392: logic__1392
xbip_pipe_v3_0_6_viv__parameterized41__1: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized49: xbip_pipe_v3_0_6_viv__parameterized49
case__153: case__153
delay__parameterized39__8: delay__parameterized39
case__700: case__700
xbip_pipe_v3_0_6_viv__parameterized11__30: xbip_pipe_v3_0_6_viv__parameterized11
logic__4958: logic__4958
logic__3155: logic__3155
mult_32_32_32__34: mult_32_32_32
delay__parameterized0__49: delay__parameterized0
logic__3368: logic__3368
mult_33_35_65__3: mult_33_35_65
reg__929: reg__929
case__1102: case__1102
reg__603: reg__603
reg__660: reg__660
muxpart__20: muxpart__20
case__662: case__662
datapath__179: datapath__179
delay__parameterized16: delay__parameterized16
reg__445: reg__445
reg__1408: reg__1408
logic__42: logic__42
reg__820: reg__820
logic__6016: logic__4030
logic__3805: logic__3805
reg__193: reg__193
delay__parameterized19__5: delay__parameterized19
case__1670: case__1194
case__1117: case__1117
xbip_pipe_v3_0_6_viv__parameterized3__76: xbip_pipe_v3_0_6_viv__parameterized3
case__696: case__696
case__1070: case__1070
case__703: case__703
reg__517: reg__517
case__357: case__357
case__1092: case__1092
delay__parameterized35__2: delay__parameterized35
case__704: case__704
conv_kernel_gmem0_m_axi_srl__parameterized3: conv_kernel_gmem0_m_axi_srl__parameterized3
conv_kernel_mul_32s_32s_32_1_1__36: conv_kernel_mul_32s_32s_32_1_1
carry_chain__parameterized12__4: carry_chain__parameterized12
reg__1434: reg__1434
case__1544: case__599
delay__parameterized0__11: delay__parameterized0
muxpart__29: muxpart__29
xbip_pipe_v3_0_6_viv__parameterized23: xbip_pipe_v3_0_6_viv__parameterized23
muxpart__145: muxpart__47
reg__672: reg__672
reg__275: reg__275
delay__11: delay
reg__845: reg__845
case__305: case__305
reg__1140: reg__1140
reg__1507: reg__1507
logic__5764: logic__5764
reg__1000: reg__1000
logic__4931: logic__4931
logic__4419: logic__4419
case__1212: case__1212
logic__4584: logic__4584
conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1: conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1
datapath__436: datapath__2
reg__1045: reg__1045
case__14: case__14
case__815: case__815
logic__3846: logic__3846
reg__1528: reg__1528
reg__1154: reg__1154
logic__3959: logic__3959
case__922: case__922
case__1483: case__1483
case__1416: case__1416
floating_point_v7_1_14_viv__parameterized5: floating_point_v7_1_14_viv__parameterized5
case__652: case__652
conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip: conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip
logic__2908: logic__2908
reg__712: reg__712
logic__4727: logic__4727
logic__57: logic__57
reg__913: reg__913
case__1252: case__1252
case__882: case__882
logic__5100: logic__5100
logic__1333: logic__1333
carry_chain__parameterized11__7: carry_chain__parameterized11
logic__4258: logic__4258
case__1668: case__1196
logic__53: logic__53
compare_eq_im: compare_eq_im
reg__1719: reg__1109
case__291: case__291
reg__949: reg__949
logic__4705: logic__4705
datapath__83: datapath__83
reg__1041: reg__1041
logic__2852: logic__2852
conv_kernel_gmem0_m_axi_srl__parameterized1: conv_kernel_gmem0_m_axi_srl__parameterized1
case__872: case__872
reg__798: reg__798
case__426: case__426
case__535: case__535
signinv__25: signinv__25
logic__3718: logic__3718
logic__3021: logic__3021
logic__3040: logic__3040
keep__28: keep__3
case__158: case__158
reg__83: reg__83
reg__1218: reg__1218
reg__1017: reg__1017
reg__1525: reg__1525
keep__17: keep__17
delay__parameterized36__5: delay__parameterized36
reg__1032: reg__1032
datapath__203: datapath__203
reg__428: reg__428
muxpart__117: muxpart__117
logic__5073: logic__5073
xbip_pipe_v3_0_6_viv__parameterized60__2: xbip_pipe_v3_0_6_viv__parameterized60
reg__890: reg__890
logic__4625: logic__4625
reg__1251: reg__1251
reg__361: reg__361
reg__1138: reg__1138
signinv__8: signinv__8
case__697: case__697
logic__4106: logic__4106
logic__5638: logic__5638
case__715: case__715
compare_eq_im__parameterized4: compare_eq_im__parameterized4
flt_add_exp_sp: flt_add_exp_sp
case__1204: case__1204
logic__4463: logic__4463
reg__902: reg__902
delay__parameterized0__68: delay__parameterized0
logic__5962: logic__2255
xbip_pipe_v3_0_6_viv__parameterized17__20: xbip_pipe_v3_0_6_viv__parameterized17
datapath__315: datapath__315
counter__21: counter__21
muxpart__49: muxpart__49
logic__2697: logic__2697
logic__4455: logic__4455
datapath__238: datapath__238
datapath__54: datapath__54
case__1125: case__1125
delay__parameterized39__13: delay__parameterized39
xbip_pipe_v3_0_6_viv__parameterized41__2: xbip_pipe_v3_0_6_viv__parameterized41
signinv__9: signinv__9
logic__2862: logic__2862
reg__726: reg__726
logic__3161: logic__3161
flt_div_mant_addsub__15: flt_div_mant_addsub
reg__399: reg__399
reg__694: reg__694
logic__5716: logic__5716
logic__200: logic__200
case__211: case__211
case__278: case__278
logic__5695: logic__5695
logic__2262: logic__2262
logic__5672: logic__5672
counter__16: counter__16
case__779: case__779
xbip_pipe_v3_0_6_viv__parameterized11__15: xbip_pipe_v3_0_6_viv__parameterized11
logic__3154: logic__3154
logic__3048: logic__3048
reg__511: reg__511
conv_kernel_fifo_w32_d9_S_shiftReg__3: conv_kernel_fifo_w32_d9_S_shiftReg
xbip_pipe_v3_0_6_viv__parameterized68__3: xbip_pipe_v3_0_6_viv__parameterized68
reg__363: reg__363
case__861: case__861
reg__1040: reg__1040
logic__3020: logic__3020
logic__2497: logic__2497
case__638: case__638
reg__573: reg__573
datapath__31: datapath__31
logic__36: logic__36
muxpart__27: muxpart__27
case__1635: case__1209
xbip_pipe_v3_0_6_viv__parameterized13__7: xbip_pipe_v3_0_6_viv__parameterized13
logic__3146: logic__3146
datapath__339: datapath__339
reg__1335: reg__1335
reg__649: reg__649
xbip_pipe_v3_0_6_viv__parameterized43__9: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized3__85: xbip_pipe_v3_0_6_viv__parameterized3
reg__423: reg__423
case__591: case__591
xbip_pipe_v3_0_6_viv__parameterized80__1: xbip_pipe_v3_0_6_viv__parameterized80
case__965: case__965
logic__6096: logic__4650
reg__89: reg__89
logic__6017: logic__4030
reg__1269: reg__1269
logic__3139: logic__3139
reg__1166: reg__1166
case__799: case__799
case__1547: case__600
logic__4379: logic__4379
logic__3823: logic__3823
reg__553: reg__553
conv_kernel_gmem0_m_axi_srl__parameterized2: conv_kernel_gmem0_m_axi_srl__parameterized2
case__546: case__546
case__869: case__869
compare_eq_im__parameterized0__2: compare_eq_im__parameterized0
reg__1419: reg__1419
case__1192: case__1192
reg__928: reg__928
logic__5756: logic__5756
logic__5872: logic__5872
case__1193: case__1193
logic__5177: logic__5177
logic__3180: logic__3180
xbip_pipe_v3_0_6_viv__parameterized3__22: xbip_pipe_v3_0_6_viv__parameterized3
reg__572: reg__572
logic__1367: logic__1367
logic__4733: logic__4733
reg__653: reg__653
logic__5403: logic__5403
case__44: case__44
logic__3555: logic__3555
conv_kernel_flow_control_loop_pipe_sequential_init__7: conv_kernel_flow_control_loop_pipe_sequential_init
case__290: case__290
conv_kernel_flow_control_loop_pipe_sequential_init__13: conv_kernel_flow_control_loop_pipe_sequential_init
logic__3851: logic__3851
reg__64: reg__64
reg__1006: reg__1006
case__431: case__431
delay__21: delay
logic__4854: logic__4854
reg__1470: reg__1470
case__600: case__600
logic__4418: logic__4418
case__1185: case__1185
reg__1360: reg__1360
muxpart__92: muxpart__92
case__1488: case__1488
logic__3113: logic__3113
reg__849: reg__849
datapath__274: datapath__274
case__1630: case__1062
xbip_pipe_v3_0_6_viv__parameterized17__13: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized68__1: xbip_pipe_v3_0_6_viv__parameterized68
logic__1382: logic__1382
reg__101: reg__101
reg__1237: reg__1237
datapath__457: datapath__248
case__74: case__74
reg__892: reg__892
xbip_pipe_v3_0_6_viv__parameterized5__6: xbip_pipe_v3_0_6_viv__parameterized5
logic__3006: logic__3006
logic__2263: logic__2263
carry_chain__parameterized8__4: carry_chain__parameterized8
logic__4372: logic__4372
delay__parameterized9: delay__parameterized9
logic__251: logic__251
xbip_pipe_v3_0_6_viv__parameterized27__1: xbip_pipe_v3_0_6_viv__parameterized27
logic__5980: logic__5648
xbip_pipe_v3_0_6_viv__parameterized13__1: xbip_pipe_v3_0_6_viv__parameterized13
case__495: case__495
reg__346: reg__346
case__1543: case__600
xbip_pipe_v3_0_6_viv__parameterized15__5: xbip_pipe_v3_0_6_viv__parameterized15
case__1545: case__600
logic__6066: logic__4713
xbip_pipe_v3_0_6_viv__parameterized39: xbip_pipe_v3_0_6_viv__parameterized39
logic__2998: logic__2998
case__1618: case__1061
reg__107: reg__107
reg__1462: reg__1462
reg__1035: reg__1035
case__1638: case__1213
case__513: case__513
logic__4394: logic__4394
reg__1530: reg__1530
delay__parameterized21__4: delay__parameterized21
reg__690: reg__690
datapath__258: datapath__258
reg__640: reg__640
logic__3974: logic__3974
datapath__177: datapath__177
delay__parameterized0__25: delay__parameterized0
logic__5957: logic__2835
logic__5703: logic__5703
logic__4333: logic__4333
reg__4: reg__4
case__409: case__409
case__1072: case__1072
case__100: case__100
logic__2615: logic__2615
xbip_pipe_v3_0_6_viv__parameterized60__3: xbip_pipe_v3_0_6_viv__parameterized60
logic__5064: logic__5064
case__456: case__456
case__381: case__381
reg__1552: reg__1552
logic__1368: logic__1368
case__718: case__718
conv_kernel_flow_control_loop_pipe_sequential_init__3: conv_kernel_flow_control_loop_pipe_sequential_init
delay__parameterized0__87: delay__parameterized0
reg__362: reg__362
case__1091: case__1091
xbip_pipe_v3_0_6_viv__parameterized13__9: xbip_pipe_v3_0_6_viv__parameterized13
case__326: case__326
muxpart__39: muxpart__39
reg__250: reg__250
xbip_pipe_v3_0_6_viv__parameterized45__8: xbip_pipe_v3_0_6_viv__parameterized45
logic__2567: logic__2567
case__1564: case__732
reg__28: reg__28
case__164: case__164
case__1147: case__1147
datapath__105: datapath__105
logic__4856: logic__4856
case__380: case__380
reg__1696: reg__1116
reg__1014: reg__1014
case__991: case__991
logic__4872: logic__4872
logic__5210: logic__5210
case__34: case__34
logic__3857: logic__3857
reg__437: reg__437
logic__5069: logic__5069
xbip_pipe_v3_0_6_viv__parameterized62: xbip_pipe_v3_0_6_viv__parameterized62
logic__3019: logic__3019
case__57: case__57
case__560: case__560
logic__3743: logic__3743
reg__1004: reg__1004
conv_kernel_mul_30ns_7ns_38_1_1: conv_kernel_mul_30ns_7ns_38_1_1
logic__3711: logic__3711
reg__408: reg__408
case__306: case__306
xbip_pipe_v3_0_6_viv__parameterized15__6: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized0__23: delay__parameterized0
logic__2416: logic__2416
delay__parameterized39__12: delay__parameterized39
case__1469: case__1469
xbip_pipe_v3_0_6_viv__parameterized13__12: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized103: xbip_pipe_v3_0_6_viv__parameterized103
reg__509: reg__509
case__727: case__727
datapath__355: datapath__355
logic__3151: logic__3151
logic__5717: logic__5717
logic__2640: logic__2640
reg__587: reg__587
datapath__88: datapath__88
xbip_pipe_v3_0_6_viv__parameterized3__67: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized29__4: delay__parameterized29
reg__799: reg__799
logic__3200: logic__3200
case__331: case__331
datapath__36: datapath__36
reg__732: reg__732
reg__882: reg__882
reg__208: reg__208
logic__5286: logic__5286
logic__2415: logic__2415
xbip_pipe_v3_0_6_viv__parameterized29__5: xbip_pipe_v3_0_6_viv__parameterized29
datapath__398: datapath__39
delay__parameterized28__2: delay__parameterized28
datapath__256: datapath__256
case__1565: case__732
compare_gt__parameterized0: compare_gt__parameterized0
reg__1172: reg__1172
reg__1713: reg__1111
delay__parameterized39__11: delay__parameterized39
case__1601: case__599
logic__5968: logic__5660
datapath__429: datapath__2
case__893: case__893
xbip_pipe_v3_0_6_viv__parameterized13__14: xbip_pipe_v3_0_6_viv__parameterized13
reg__597: reg__597
reg__153: reg__153
case__1571: case__732
muxpart__34: muxpart__34
case__1263: case__1263
logic__5917: logic__5646
muxpart__1: muxpart__1
reg__332: reg__332
case__471: case__471
reg__310: reg__310
logic__6067: logic__4710
xbip_pipe_v3_0_6_viv__parameterized70: xbip_pipe_v3_0_6_viv__parameterized70
reg__947: reg__947
conv_kernel_mul_30ns_37ns_70_1_1__1: conv_kernel_mul_30ns_37ns_70_1_1
case__388: case__388
logic__5316: logic__5316
logic__5279: logic__5279
reg__1707: reg__1111
delay__parameterized8__4: delay__parameterized8
case__681: case__681
case__722: case__722
delay__parameterized15: delay__parameterized15
compare_eq_im__parameterized0: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__82: xbip_pipe_v3_0_6_viv__parameterized3
logic__3064: logic__3064
xbip_pipe_v3_0_6_viv__parameterized3__9: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized13__16: xbip_pipe_v3_0_6_viv__parameterized13
logic__2974: logic__2974
logic__3736: logic__3736
logic__2306: logic__2306
case__668: case__668
reg__969: reg__969
reg__1698: reg__1114
logic__5025: logic__5025
reg__1412: reg__1412
conv_kernel_fifo_w32_d9_S__4: conv_kernel_fifo_w32_d9_S
case__735: case__735
reg__90: reg__90
logic__2667: logic__2667
logic__4364: logic__4364
logic__5959: logic__2251
reg__1279: reg__1279
case__539: case__539
datapath__356: datapath__356
datapath__116: datapath__116
counter__32: counter__27
conv_kernel_mul_32s_32s_32_1_1__6: conv_kernel_mul_32s_32s_32_1_1
logic__3749: logic__3749
logic__3914: logic__3914
reg__145: reg__145
xbip_pipe_v3_0_6_viv__parameterized13__2: xbip_pipe_v3_0_6_viv__parameterized13
logic__4422: logic__4422
logic__3086: logic__3086
logic__6076: logic__4696
xbip_pipe_v3_0_6_viv__parameterized68__5: xbip_pipe_v3_0_6_viv__parameterized68
case__1260: case__1260
case__1346: case__1346
reg__680: reg__680
delay__parameterized43__5: delay__parameterized43
logic__5921: logic__2251
case__1154: case__1154
case__1633: case__1211
logic__3513: logic__3513
logic__3970: logic__3970
case__761: case__761
datapath__163: datapath__163
logic__4846: logic__4846
logic__4841: logic__4841
reg__765: reg__765
reg__1364: reg__1364
logic__3575: logic__3575
xbip_pipe_v3_0_6_viv__parameterized37__3: xbip_pipe_v3_0_6_viv__parameterized37
logic__3182: logic__3182
logic__5602: logic__5602
keep__48: keep__15
logic__4654: logic__4654
carry_chain__parameterized8__2: carry_chain__parameterized8
reg__1643: reg__402
logic__2863: logic__2863
case__232: case__232
case__1578: case__600
reg__1220: reg__1220
reg__1153: reg__1153
logic__4134: logic__4134
logic__4876: logic__4876
case__1110: case__1110
counter__35: counter__19
logic__5924: logic__2255
datapath__431: datapath__2
keep__62: keep__13
reg__599: reg__599
case__1555: case__1459
case__924: case__924
logic__3772: logic__3772
logic__5981: logic__5647
reg__214: reg__214
reg__860: reg__860
flt_div_mant_addsub__5: flt_div_mant_addsub
datapath__380: datapath__2
logic__4207: logic__4207
case__602: case__602
datapath__443: datapath__2
logic__2414: logic__2414
logic__3083: logic__3083
logic__3251: logic__3251
muxpart__72: muxpart__72
dummy_verilog_module__3: dummy_verilog_module
xbip_pipe_v3_0_6_viv__parameterized11__11: xbip_pipe_v3_0_6_viv__parameterized11
reg__211: reg__211
logic__299: logic__299
case__620: case__620
logic__4145: logic__4145
logic__3556: logic__3556
reg__1297: reg__1297
delay__parameterized17: delay__parameterized17
case__366: case__366
muxpart__46: muxpart__46
case__237: case__237
xbip_pipe_v3_0_6_viv__parameterized49__1: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized60__6: xbip_pipe_v3_0_6_viv__parameterized60
reg__1433: reg__1433
delay__parameterized0__7: delay__parameterized0
logic__6002: logic__2255
datapath__346: datapath__346
reg__520: reg__520
logic__3162: logic__3162
muxpart__51: muxpart__51
logic__5101: logic__5101
case__10: case__10
reg__592: reg__592
reg__203: reg__203
case__137: case__137
logic__6086: logic__4669
case__968: case__968
xbip_pipe_v3_0_6_viv__parameterized3__60: xbip_pipe_v3_0_6_viv__parameterized3
case__1013: case__1013
reg__1488: reg__1488
case__980: case__980
xbip_pipe_v3_0_6_viv__parameterized1__16: xbip_pipe_v3_0_6_viv__parameterized1
logic__243: logic__243
muxpart__37: muxpart__37
dsp48e1_wrapper__parameterized1: dsp48e1_wrapper__parameterized1
reg__58: reg__58
logic__2834: logic__2834
signinv__46: signinv__4
datapath__435: datapath__2
delay__parameterized27__2: delay__parameterized27
reg__116: reg__116
muxpart__126: muxpart__126
logic__5757: logic__5757
reg__1187: reg__1187
logic__5992: logic__2834
reg__948: reg__948
reg__844: reg__844
case__1047: case__1047
datapath__51: datapath__51
xbip_pipe_v3_0_6_viv__parameterized17__16: xbip_pipe_v3_0_6_viv__parameterized17
datapath__182: datapath__182
reg__512: reg__512
delay__parameterized19__3: delay__parameterized19
logic__4632: logic__4632
delay__parameterized8__12: delay__parameterized8
reg__1416: reg__1416
logic__6028: logic__4036
case__846: case__846
logic__2702: logic__2702
logic__1316: logic__1316
logic__4334: logic__4334
reg__574: reg__574
delay__parameterized39__16: delay__parameterized39
reg__727: reg__727
reg__1613: reg__1613
reg__1690: reg__1116
reg__405: reg__405
conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1: conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1
case__540: case__540
case__1506: case__1506
case__208: case__208
xbip_pipe_v3_0_6_viv__parameterized55__1: xbip_pipe_v3_0_6_viv__parameterized55
case__634: case__634
reg__436: reg__436
case__819: case__819
case__891: case__891
xbip_pipe_v3_0_6_viv__parameterized27__2: xbip_pipe_v3_0_6_viv__parameterized27
logic__2848: logic__2848
xbip_pipe_v3_0_6_viv__parameterized3__74: xbip_pipe_v3_0_6_viv__parameterized3
logic__5123: logic__5123
logic__3000: logic__3000
xbip_pipe_v3_0_6_viv__parameterized68: xbip_pipe_v3_0_6_viv__parameterized68
case__1015: case__1015
reg__792: reg__792
conv_kernel_mul_30ns_7ns_38_1_1__1: conv_kernel_mul_30ns_7ns_38_1_1
reg__1461: reg__1461
reg__816: reg__816
delay__parameterized8__8: delay__parameterized8
delay__parameterized0__59: delay__parameterized0
logic__5040: logic__5040
case__745: case__745
xbip_pipe_v3_0_6_viv__parameterized11__6: xbip_pipe_v3_0_6_viv__parameterized11
case__97: case__97
delay__parameterized8__17: delay__parameterized8
reg__413: reg__413
case__27: case__27
reg__1365: reg__1365
reg__402: reg__402
case__1643: case__1208
muxpart__22: muxpart__22
logic__4989: logic__4989
delay__parameterized0__46: delay__parameterized0
case__950: case__950
logic__3712: logic__3712
logic__2275: logic__2275
logic__5240: logic__5240
reg__307: reg__307
reg__1647: reg__608
case__1523: case__1523
reg__1219: reg__1219
logic__3080: logic__3080
logic__4020: logic__4020
muxpart__30: muxpart__30
delay__16: delay
delay__parameterized20: delay__parameterized20
case__1090: case__1090
logic__74: logic__74
reg__461: reg__461
xbip_pipe_v3_0_6_viv__parameterized17__15: xbip_pipe_v3_0_6_viv__parameterized17
logic__5548: logic__5548
logic__3479: logic__3479
logic__2935: logic__2935
case__866: case__866
logic__4561: logic__4561
datapath__1: datapath__1
reg__611: reg__611
logic__1347: logic__1347
datapath__444: datapath__2
xbip_pipe_v3_0_6_viv__parameterized1__12: xbip_pipe_v3_0_6_viv__parameterized1
logic__4966: logic__4966
logic__5092: logic__5092
xbip_pipe_v3_0_6_viv__parameterized3__55: xbip_pipe_v3_0_6_viv__parameterized3
case__637: case__637
logic__5508: logic__5508
logic__3299: logic__3299
datapath__299: datapath__299
reg__992: reg__992
logic__2876: logic__2876
case__1367: case__1367
logic__3039: logic__3039
case__394: case__394
logic__6057: logic__4699
reg__406: reg__406
xbip_pipe_v3_0_6_viv__parameterized5__2: xbip_pipe_v3_0_6_viv__parameterized5
case__862: case__862
reg__894: reg__894
xbip_pipe_v3_0_6_viv__parameterized81: xbip_pipe_v3_0_6_viv__parameterized81
reg__1232: reg__1232
logic__1420: logic__1420
reg__1152: reg__1152
carry_chain__parameterized11__18: carry_chain__parameterized11
xbip_pipe_v3_0_6_viv__parameterized17__4: xbip_pipe_v3_0_6_viv__parameterized17
case__490: case__490
conv_kernel_load_input_Pipeline_load_input_loop6: conv_kernel_load_input_Pipeline_load_input_loop6
xbip_pipe_v3_0_6_viv__parameterized3__100: xbip_pipe_v3_0_6_viv__parameterized3
reg__958: reg__958
case__542: case__542
delay__parameterized0__33: delay__parameterized0
case__946: case__946
case__934: case__934
logic__4006: logic__4006
case__1086: case__1086
delay__parameterized8__11: delay__parameterized8
logic__2902: logic__2902
logic__5549: logic__5549
xbip_pipe_v3_0_6_viv__parameterized25: xbip_pipe_v3_0_6_viv__parameterized25
datapath__56: datapath__56
logic__3152: logic__3152
reg__1500: reg__1500
logic__3327: logic__3327
delay__parameterized0: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__2: xbip_pipe_v3_0_6_viv__parameterized3
conv_kernel_mux_73_32_1_1__10: conv_kernel_mux_73_32_1_1
datapath__441: datapath__2
case__1065: case__1065
logic__6033: logic__4716
case__287: case__287
reg__82: reg__82
xbip_pipe_v3_0_6_viv__parameterized85__3: xbip_pipe_v3_0_6_viv__parameterized85
logic__2856: logic__2856
reg__1038: reg__1038
logic__3709: logic__3709
reg__1658: reg__612
logic__4696: logic__4696
reg__1406: reg__1406
reg__1016: reg__1016
logic__3819: logic__3819
logic__3174: logic__3174
logic__2610: logic__2610
case__424: case__424
logic__3197: logic__3197
logic__4555: logic__4555
logic__216: logic__216
reg__338: reg__338
case__986: case__986
keep__40: keep__3
muxpart__95: muxpart__95
case__141: case__141
xbip_pipe_v3_0_6_viv__parameterized95: xbip_pipe_v3_0_6_viv__parameterized95
logic__2936: logic__2936
logic__3677: logic__3677
reg__608: reg__608
delay__parameterized45__1: delay__parameterized45
conv_kernel_flow_control_loop_pipe_sequential_init__12: conv_kernel_flow_control_loop_pipe_sequential_init
case__820: case__820
delay__parameterized8__22: delay__parameterized8
logic__4430: logic__4430
logic__50: logic__50
logic__1402: logic__1402
muxpart__18: muxpart__18
delay__parameterized19__6: delay__parameterized19
reg__1206: reg__1206
delay__parameterized0__42: delay__parameterized0
reg__840: reg__840
logic__2423: logic__2423
logic__237: logic__237
case__774: case__774
datapath__418: datapath__69
logic__4149: logic__4149
reg__522: reg__522
reg__114: reg__114
logic__2637: logic__2637
case__952: case__952
conv_kernel_gmem0_m_axi_fifo__parameterized1__2: conv_kernel_gmem0_m_axi_fifo__parameterized1
counter__28: counter__28
reg__1282: reg__1282
reg__127: reg__127
logic__5850: logic__5850
reg__103: reg__103
muxpart__12: muxpart__12
case__583: case__583
reg__1660: reg__611
logic__3423: logic__3423
dsp48e1_wrapper__parameterized3: dsp48e1_wrapper__parameterized3
case__1589: case__1457
conv_kernel_mul_32ns_60ns_96_1_1: conv_kernel_mul_32ns_60ns_96_1_1
muxpart__21: muxpart__21
keep__60: keep__13
logic__5926: logic__5661
logic__3681: logic__3681
logic__4437: logic__4437
reg__582: reg__582
conv_kernel_mux_73_32_1_1__8: conv_kernel_mux_73_32_1_1
reg__396: reg__396
reg__158: reg__158
logic__4612: logic__4612
logic__3419: logic__3419
conv_kernel_mul_33ns_35ns_67_1_1: conv_kernel_mul_33ns_35ns_67_1_1
logic__5642: logic__5642
conv_kernel_mul_32s_32s_32_1_1__20: conv_kernel_mul_32s_32s_32_1_1
case__713: case__713
logic__3097: logic__3097
logic__3989: logic__3989
reg__27: reg__27
logic__1375: logic__1375
reg__306: reg__306
case__534: case__534
logic__6043: logic__4697
case__1038: case__1038
conv_kernel_mux_73_32_1_1__3: conv_kernel_mux_73_32_1_1
case__550: case__550
logic__5692: logic__5692
datapath__189: datapath__189
reg__1005: reg__1005
case__1151: case__1151
case__1433: case__1433
conv_kernel_mul_32ns_32ns_64_1_1__1: conv_kernel_mul_32ns_32ns_64_1_1
case__365: case__365
delay__parameterized45__3: delay__parameterized45
logic__5741: logic__5741
mult_32_32_32__10: mult_32_32_32
logic__3485: logic__3485
case__1563: case__732
reg__983: reg__983
logic__2597: logic__2597
delay__parameterized14: delay__parameterized14
reg__1295: reg__1295
logic__4743: logic__4743
logic__4673: logic__4673
datapath__198: datapath__198
logic__1393: logic__1393
logic__4558: logic__4558
reg__1146: reg__1146
reg__1524: reg__1524
reg__1651: reg__1482
reg__269: reg__269
logic__5181: logic__5181
logic__3125: logic__3125
logic__2689: logic__2689
logic__2448: logic__2448
reg__584: reg__584
logic__4478: logic__4478
case__262: case__262
case__417: case__417
reg__999: reg__999
logic__4608: logic__4608
logic__3491: logic__3491
datapath__376: datapath__334
keep__38: keep__3
delay__parameterized0__34: delay__parameterized0
case__904: case__904
case__756: case__756
logic__4340: logic__4340
logic__3427: logic__3427
datapath__171: datapath__171
logic__3448: logic__3448
reg__367: reg__367
case__1455: case__1455
reg__1321: reg__1321
delay__parameterized4__22: delay__parameterized4
case__478: case__478
delay__parameterized39__17: delay__parameterized39
case__1083: case__1083
reg__39: reg__39
conv_kernel_gmem0_m_axi_fifo: conv_kernel_gmem0_m_axi_fifo
reg__1641: reg__402
case__1236: case__1236
reg__1073: reg__1073
datapath__10: datapath__10
reg__1403: reg__1403
case__1211: case__1211
reg__1662: reg__606
xbip_pipe_v3_0_6_viv__parameterized60__13: xbip_pipe_v3_0_6_viv__parameterized60
datapath__29: datapath__29
logic__6093: logic__4655
xbip_pipe_v3_0_6_viv__parameterized3__14: xbip_pipe_v3_0_6_viv__parameterized3
logic__3398: logic__3398
case__508: case__508
reg__233: reg__233
logic__3157: logic__3157
delay__parameterized21__5: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized64__7: xbip_pipe_v3_0_6_viv__parameterized64
case__32: case__32
case__396: case__396
xbip_pipe_v3_0_6_viv__parameterized1__10: xbip_pipe_v3_0_6_viv__parameterized1
case__798: case__798
logic__4249: logic__4249
logic__5661: logic__5661
xbip_pipe_v3_0_6_viv__parameterized5__3: xbip_pipe_v3_0_6_viv__parameterized5
logic__2545: logic__2545
delay__parameterized4__2: delay__parameterized4
logic__3145: logic__3145
logic__3194: logic__3194
reg__95: reg__95
xbip_pipe_v3_0_6_viv__parameterized1__15: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__18: xbip_pipe_v3_0_6_viv__parameterized3
reg__1018: reg__1018
logic__2285: logic__2285
reg__117: reg__117
logic__3147: logic__3147
xbip_pipe_v3_0_6_viv__parameterized29__1: xbip_pipe_v3_0_6_viv__parameterized29
case__263: case__263
xbip_pipe_v3_0_6_viv__parameterized3: xbip_pipe_v3_0_6_viv__parameterized3
reg__324: reg__324
delay__parameterized4__6: delay__parameterized4
logic__3588: logic__3588
reg__772: reg__772
case__1351: case__1351
reg__650: reg__650
case__255: case__255
logic__6061: logic__4695
reg__212: reg__212
reg__1255: reg__1255
case__397: case__397
logic__2523: logic__2523
reg__456: reg__456
case__386: case__386
case__183: case__183
logic__3093: logic__3093
logic__5145: logic__5145
datapath__425: datapath__334
reg__164: reg__164
delay__parameterized0__43: delay__parameterized0
logic__4362: logic__4362
case__549: case__549
logic__3744: logic__3744
case__438: case__438
conv_kernel_mul_32ns_68ns_102_1_1__1: conv_kernel_mul_32ns_68ns_102_1_1
logic__4250: logic__4250
logic__2978: logic__2978
reg__263: reg__263
logic__3143: logic__3143
logic__4270: logic__4270
reg__519: reg__519
reg__97: reg__97
case__1634: case__1210
reg__869: reg__869
xbip_pipe_v3_0_6_viv__parameterized62__2: xbip_pipe_v3_0_6_viv__parameterized62
reg__43: reg__43
logic__245: logic__245
case__1011: case__1011
reg__394: reg__394
xbip_pipe_v3_0_6_viv__parameterized3__58: xbip_pipe_v3_0_6_viv__parameterized3
case__130: case__130
reg__1362: reg__1362
logic__130: logic__130
delay__parameterized38__2: delay__parameterized38
logic__4341: logic__4341
case__695: case__695
delay__parameterized8__18: delay__parameterized8
reg__866: reg__866
reg__1631: reg__403
case__1148: case__1148
reg__245: reg__245
logic__4239: logic__4239
case__399: case__399
case__1595: case__1457
reg__912: reg__912
reg__1333: reg__1333
muxpart__147: muxpart__47
reg__1024: reg__1024
delay__parameterized39__3: delay__parameterized39
case__161: case__161
xbip_pipe_v3_0_6_viv__parameterized55__2: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized3__37: xbip_pipe_v3_0_6_viv__parameterized3
reg__111: reg__111
logic__5225: logic__5225
reg__339: reg__339
reg__1307: reg__1307
logic__4264: logic__4264
reg__78: reg__78
case__1310: case__1310
case__106: case__106
logic__3413: logic__3413
renorm_and_round_logic: renorm_and_round_logic
logic__5780: logic__5780
logic__3840: logic__3840
datapath__7: datapath__7
xbip_pipe_v3_0_6_viv__parameterized3__53: xbip_pipe_v3_0_6_viv__parameterized3
logic__4401: logic__4401
reg__1695: reg__1111
xbip_pipe_v3_0_6_viv__parameterized1__6: xbip_pipe_v3_0_6_viv__parameterized1
logic__5603: logic__5603
reg__1469: reg__1469
xbip_pipe_v3_0_6_viv__parameterized60: xbip_pipe_v3_0_6_viv__parameterized60
reg__1560: reg__1560
logic__1383: logic__1383
logic__3406: logic__3406
reg__393: reg__393
reg__550: reg__550
case__636: case__636
logic__4255: logic__4255
logic__3226: logic__3226
logic__4563: logic__4563
xbip_pipe_v3_0_6_viv__parameterized55__7: xbip_pipe_v3_0_6_viv__parameterized55
logic__3630: logic__3630
case__1267: case__1267
muxpart__134: muxpart__134
reg__809: reg__809
logic__249: logic__249
reg__70: reg__70
logic__3191: logic__3191
xbip_pipe_v3_0_6_viv__parameterized68__2: xbip_pipe_v3_0_6_viv__parameterized68
logic__2630: logic__2630
delay__parameterized29__6: delay__parameterized29
reg__220: reg__220
carry_chain__parameterized8__1: carry_chain__parameterized8
datapath__89: datapath__89
reg__1363: reg__1363
reg__1489: reg__1489
case__778: case__778
logic__4495: logic__4495
xbip_pipe_v3_0_6_viv__parameterized1__18: xbip_pipe_v3_0_6_viv__parameterized1
datapath__204: datapath__204
case__66: case__66
case__319: case__319
case__582: case__582
case__485: case__485
reg__398: reg__398
case__732: case__732
case__1473: case__1473
reg__1285: reg__1285
case__927: case__927
case__1468: case__1468
case__1607: case__1061
logic__2837: logic__2837
logic__5971: logic__5652
logic__6088: logic__4667
case__1459: case__1459
reg__247: reg__247
reg__448: reg__448
logic__2737: logic__2737
case__793: case__793
reg__293: reg__293
reg__1564: reg__1564
conv_kernel__GB0: conv_kernel__GB0
case__337: case__337
datapath__308: datapath__308
mult_32_32_32__21: mult_32_32_32
logic__5466: logic__5466
reg__1418: reg__1418
reg__533: reg__533
xbip_pipe_v3_0_6_viv__parameterized78: xbip_pipe_v3_0_6_viv__parameterized78
case__736: case__736
reg__133: reg__133
case__477: case__477
reg__1485: reg__1485
keep__57: keep__12
reg__642: reg__642
reg__1357: reg__1357
special_detect__1: special_detect
logic__4429: logic__4429
datapath__142: datapath__142
xbip_pipe_v3_0_6_viv__parameterized41__4: xbip_pipe_v3_0_6_viv__parameterized41
datapath__131: datapath__131
datapath__449: datapath__254
logic__1370: logic__1370
logic__4700: logic__4700
case__913: case__913
delay__parameterized0__65: delay__parameterized0
datapath__407: datapath__40
logic__2455: logic__2455
logic__2536: logic__2536
case__3: case__3
case__171: case__171
reg__880: reg__880
case__702: case__702
delay__parameterized39__14: delay__parameterized39
logic__2293: logic__2293
flt_div_mant: flt_div_mant
case__5: case__5
reg__264: reg__264
xbip_pipe_v3_0_6_viv__parameterized23__3: xbip_pipe_v3_0_6_viv__parameterized23
muxpart__17: muxpart__17
logic__4094: logic__4094
reg__14: reg__14
datapath__128: datapath__128
logic__3728: logic__3728
case__926: case__926
reg__644: reg__644
datapath__106: datapath__106
xbip_pipe_v3_0_6_viv__parameterized19__3: xbip_pipe_v3_0_6_viv__parameterized19
flt_div_mant_addsub__parameterized0__4: flt_div_mant_addsub__parameterized0
delay__10: delay
reg__366: reg__366
reg__1724: reg__1108
case__845: case__845
logic__3418: logic__3418
logic__5675: logic__5675
logic__3107: logic__3107
delay__parameterized0__69: delay__parameterized0
reg__1573: reg__1573
case__524: case__524
reg__921: reg__921
logic__4847: logic__4847
logic__3704: logic__3704
logic__4636: logic__4636
case__1321: case__1321
case__20: case__20
case__165: case__165
case__1451: case__1451
logic__4015: logic__4015
reg__807: reg__807
mult_32_32_32__2: mult_32_32_32
reg__570: reg__570
logic__4732: logic__4732
extram__1: extram__1
logic__4908: logic__4908
case__1219: case__1219
reg__784: reg__784
datapath__84: datapath__84
xbip_pipe_v3_0_6_viv__parameterized3__19: xbip_pipe_v3_0_6_viv__parameterized3
case__1349: case__1349
reg__595: reg__595
reg__325: reg__325
delay__parameterized0__19: delay__parameterized0
delay__parameterized20__3: delay__parameterized20
logic__4361: logic__4361
conv_kernel_mul_32s_32s_32_1_1__11: conv_kernel_mul_32s_32s_32_1_1
logic__3568: logic__3568
logic__5693: logic__5693
conv_kernel_mul_32s_32s_32_1_1__10: conv_kernel_mul_32s_32s_32_1_1
reg__159: reg__159
case__451: case__451
reg__1628: reg__402
delay__parameterized47: delay__parameterized47
reg__1709: reg__1115
reg__53: reg__53
logic__2279: logic__2279
reg__392: reg__392
logic__2621: logic__2621
reg__18: reg__18
mult_32_32_32__14: mult_32_32_32
reg__1417: reg__1417
case__883: case__883
delay__parameterized0__35: delay__parameterized0
reg__219: reg__219
logic__4753: logic__4753
logic__2452: logic__2452
case__1116: case__1116
datapath__458: datapath__247
xbip_pipe_v3_0_6_viv__parameterized1__5: xbip_pipe_v3_0_6_viv__parameterized1
conv_kernel_PE_Pipeline_pe_loop20_pe_loop21: conv_kernel_PE_Pipeline_pe_loop20_pe_loop21
case__608: case__608
case__943: case__943
logic__5000: logic__5000
reg__1396: reg__1396
reg__1112: reg__1112
datapath__324: datapath__324
xbip_pipe_v3_0_6_viv__parameterized105: xbip_pipe_v3_0_6_viv__parameterized105
reg__812: reg__812
xbip_pipe_v3_0_6_viv__parameterized29__3: xbip_pipe_v3_0_6_viv__parameterized29
reg__1699: reg__1113
delay__parameterized0__24: delay__parameterized0
case__289: case__289
logic__1167: logic__1167
logic__3723: logic__3723
xbip_pipe_v3_0_6_viv__parameterized37__2: xbip_pipe_v3_0_6_viv__parameterized37
delay__parameterized39: delay__parameterized39
case__529: case__529
conv_kernel_mul_30ns_100ns_134_1_1: conv_kernel_mul_30ns_100ns_134_1_1
logic__2519: logic__2519
reg__1718: reg__1110
reg__476: reg__476
case__1490: case__1490
reg__496: reg__496
logic__5932: logic__5647
datapath__323: datapath__323
mult_32_32_32__29: mult_32_32_32
case__1295: case__1295
reg__1575: reg__1575
conv_kernel_fifo_w32_d9_S_shiftReg: conv_kernel_fifo_w32_d9_S_shiftReg
case__1221: case__1221
case__908: case__908
reg__356: reg__356
xbip_pipe_v3_0_6_viv__parameterized9: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized6__8: delay__parameterized6
case__1366: case__1366
reg__1602: reg__1602
case__325: case__325
reg__1292: reg__1292
datapath__430: datapath__2
conv_kernel_mux_73_32_1_1__13: conv_kernel_mux_73_32_1_1
conv_kernel_mux_73_32_1_1__12: conv_kernel_mux_73_32_1_1
delay__parameterized66: delay__parameterized66
case__454: case__454
logic__3518: logic__3518
flt_div_mant_addsub__7: flt_div_mant_addsub
reg__1036: reg__1036
mult_32_32_32__15: mult_32_32_32
logic__3038: logic__3038
reg__147: reg__147
case__439: case__439
logic__3346: logic__3346
case__19: case__19
reg__1671: reg__613
logic__2628: logic__2628
logic__31: logic__31
reg__1190: reg__1190
case__532: case__532
compare_eq_im__parameterized2__1: compare_eq_im__parameterized2
case__413: case__413
xbip_pipe_v3_0_6_viv__parameterized60__5: xbip_pipe_v3_0_6_viv__parameterized60
case__1482: case__1482
datapath__97: datapath__97
case__31: case__31
reg__858: reg__858
delay__parameterized33__1: delay__parameterized33
case__915: case__915
reg__1020: reg__1020
logic__7: logic__7
case__905: case__905
carry_chain__parameterized4__1: carry_chain__parameterized4
logic__1376: logic__1376
logic__5356: logic__5356
logic__2288: logic__2288
reg__503: reg__503
logic__4268: logic__4268
logic__5186: logic__5186
special_detect__2: special_detect
logic__3632: logic__3632
logic__5731: logic__5731
datapath__94: datapath__94
case__1497: case__1497
xbip_pipe_v3_0_6_viv__parameterized3__6: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__24: muxpart__24
logic__3164: logic__3164
reg__65: reg__65
keep__50: keep__15
logic__5748: logic__5748
case__752: case__752
mult_33_39_70__1: mult_33_39_70
muxpart__66: muxpart__66
logic__4524: logic__4524
reg__1538: reg__1538
delay__parameterized36__2: delay__parameterized36
signinv__3: signinv__3
logic__3096: logic__3096
reg__855: reg__855
case__87: case__87
logic__5721: logic__5721
reg__868: reg__868
logic__4646: logic__4646
case__1487: case__1487
logic__5855: logic__5855
delay__parameterized3__1: delay__parameterized3
case__782: case__782
delay__parameterized24__5: delay__parameterized24
logic__2516: logic__2516
reg__970: reg__970
case__557: case__557
muxpart__133: muxpart__133
case__507: case__507
logic__2426: logic__2426
reg__176: reg__176
case__1410: case__1410
logic__2999: logic__2999
logic__5003: logic__5003
reg__925: reg__925
case__1149: case__1149
reg__1097: reg__1097
reg__560: reg__560
reg__1384: reg__1384
logic__2842: logic__2842
logic__3516: logic__3516
datapath__86: datapath__86
xbip_pipe_v3_0_6_viv__parameterized97: xbip_pipe_v3_0_6_viv__parameterized97
conv_kernel_mul_32ns_64ns_96_1_1: conv_kernel_mul_32ns_64ns_96_1_1
datapath__383: datapath__2
case__834: case__834
case__18: case__18
reg__412: reg__412
case__101: case__101
logic__5577: logic__5577
reg__36: reg__36
logic__2620: logic__2620
logic__4967: logic__4967
logic__5734: logic__5734
case__744: case__744
case__401: case__401
reg__676: reg__676
logic__4173: logic__4173
logic__4725: logic__4725
reg__630: reg__630
datapath__297: datapath__297
case__1654: case__1260
reg__1049: reg__1049
mult_32_32_32__6: mult_32_32_32
logic__2424: logic__2424
case__971: case__971
logic__3655: logic__3655
logic__5380: logic__5380
logic__5823: logic__5823
logic__2500: logic__2500
case__347: case__347
logic__217: logic__217
xbip_pipe_v3_0_6_viv__parameterized64__8: xbip_pipe_v3_0_6_viv__parameterized64
case__1018: case__1018
case__1426: case__1426
reg__1661: reg__607
logic__4499: logic__4499
muxpart__76: muxpart__76
logic__5927: logic__5660
reg__1079: reg__1079
reg__1069: reg__1069
reg__400: reg__400
case__1486: case__1486
delay__parameterized6__11: delay__parameterized6
case__998: case__998
logic__3517: logic__3517
logic__2397: logic__2397
reg__1748: reg__1384
xbip_pipe_v3_0_6_viv__parameterized21: xbip_pipe_v3_0_6_viv__parameterized21
logic__3659: logic__3659
case__154: case__154
delay__parameterized8__13: delay__parameterized8
logic__2283: logic__2283
logic__2517: logic__2517
logic__4968: logic__4968
logic__4178: logic__4178
xbip_pipe_v3_0_6_viv__parameterized11__5: xbip_pipe_v3_0_6_viv__parameterized11
keep__30: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__96: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__4: xbip_pipe_v3_0_6_viv__parameterized7
reg__681: reg__681
logic__49: logic__49
alignment: alignment
logic__4215: logic__4215
logic__5057: logic__5057
case__240: case__240
case__558: case__558
reg__1497: reg__1497
keep__44: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__43: xbip_pipe_v3_0_6_viv__parameterized3
reg__388: reg__388
reg__1484: reg__1484
reg__711: reg__711
datapath__384: datapath__2
xbip_pipe_v3_0_6_viv__parameterized3__66: xbip_pipe_v3_0_6_viv__parameterized3
logic__2287: logic__2287
case__828: case__828
datapath__100: datapath__100
logic__3550: logic__3550
delay__parameterized48: delay__parameterized48
case__1049: case__1049
conv_kernel_gmem0_m_axi_fifo__1: conv_kernel_gmem0_m_axi_fifo
conv_kernel_mul_32s_32s_32_1_1__22: conv_kernel_mul_32s_32s_32_1_1
case__1541: case__1459
datapath__227: datapath__227
logic__3847: logic__3847
logic__3119: logic__3119
datapath__74: datapath__74
logic__2342: logic__2342
logic__2701: logic__2701
case__204: case__204
logic__4104: logic__4104
xbip_pipe_v3_0_6_viv__parameterized9__3: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized35__4: xbip_pipe_v3_0_6_viv__parameterized35
logic__3602: logic__3602
xbip_pipe_v3_0_6_viv__parameterized62__3: xbip_pipe_v3_0_6_viv__parameterized62
mult_33_61_94: mult_33_61_94
muxpart__11: muxpart__11
case__404: case__404
logic__3340: logic__3340
delay__parameterized19__2: delay__parameterized19
delay__parameterized0__47: delay__parameterized0
datapath__228: datapath__228
case__656: case__656
reg__967: reg__967
logic__2853: logic__2853
case__53: case__53
case__1599: case__599
datapath__195: datapath__195
logic__4576: logic__4576
logic__3601: logic__3601
case__110: case__110
dsrl__3: dsrl__3
case__763: case__763
logic__155: logic__155
logic__4578: logic__4578
reg__1669: reg__613
logic__2524: logic__2524
case__937: case__937
reg__490: reg__490
logic__2642: logic__2642
flt_round_bit__1: flt_round_bit
reg__290: reg__290
reg__319: reg__319
logic__5189: logic__5189
reg__1336: reg__1336
case__140: case__140
logic__4197: logic__4197
datapath__364: datapath__364
case__585: case__585
datapath__173: datapath__173
reg__1450: reg__1450
logic__4: logic__4
logic__5956: logic__2836
logic__3816: logic__3816
delay__parameterized36__1: delay__parameterized36
case__405: case__405
reg__852: reg__852
logic__3171: logic__3171
delay__parameterized9__4: delay__parameterized9
reg__1629: reg__403
reg__498: reg__498
logic__3007: logic__3007
case__1014: case__1014
conv_kernel__GB2: conv_kernel__GB2
logic__3686: logic__3686
counter__31: counter__27
reg__119: reg__119
case__951: case__951
datapath__459: datapath__246
datapath__184: datapath__184
logic__5929: logic__5653
delay__parameterized0__85: delay__parameterized0
conv_kernel_mul_31ns_7ns_39_1_1: conv_kernel_mul_31ns_7ns_39_1_1
logic__3887: logic__3887
reg__1026: reg__1026
case__309: case__309
case__256: case__256
case__321: case__321
datapath__109: datapath__109
xbip_pipe_v3_0_6_viv__parameterized11__20: xbip_pipe_v3_0_6_viv__parameterized11
logic__3081: logic__3081
logic__3374: logic__3374
case__33: case__33
logic__2588: logic__2588
logic__5509: logic__5509
reg__440: reg__440
logic__3108: logic__3108
reg__1425: reg__1425
logic__4784: logic__4784
logic__5224: logic__5224
reg__1753: reg__1346
logic__2347: logic__2347
xbip_pipe_v3_0_6_viv__parameterized3__59: xbip_pipe_v3_0_6_viv__parameterized3
reg__317: reg__317
case__1453: case__1453
logic__3169: logic__3169
logic__4596: logic__4596
logic__5916: logic__5647
reg__1116: reg__1116
reg__561: reg__561
logic__3936: logic__3936
datapath__98: datapath__98
logic__2719: logic__2719
logic__4204: logic__4204
logic__3521: logic__3521
delay__parameterized6__4: delay__parameterized6
keep__61: keep__12
logic__1353: logic__1353
datapath__34: datapath__34
reg__1642: reg__403
logic__1372: logic__1372
xbip_pipe_v3_0_6_viv__parameterized41__3: xbip_pipe_v3_0_6_viv__parameterized41
compare_eq_im__parameterized3: compare_eq_im__parameterized3
datapath__49: datapath__49
logic__3049: logic__3049
delay__parameterized0__77: delay__parameterized0
case__896: case__896
logic__5491: logic__5491
logic__4511: logic__4511
reg__944: reg__944
logic__4415: logic__4415
logic__5254: logic__5254
delay__parameterized27__1: delay__parameterized27
logic__5953: logic__2839
reg__1029: reg__1029
logic__3059: logic__3059
logic__1485: logic__1485
logic__3933: logic__3933
delay__parameterized0__40: delay__parameterized0
datapath__19: datapath__19
delay__parameterized1__4: delay__parameterized1
reg__822: reg__822
logic__91: logic__91
case__1550: case__599
xbip_pipe_v3_0_6_viv__parameterized41: xbip_pipe_v3_0_6_viv__parameterized41
flt_div_mant_addsub__13: flt_div_mant_addsub
reg__148: reg__148
reg__1310: reg__1310
datapath__423: datapath__64
logic__5271: logic__5271
logic__6091: logic__4657
reg__395: reg__395
logic__3221: logic__3221
datapath__232: datapath__232
reg__728: reg__728
delay__parameterized39__20: delay__parameterized39
case__1470: case__1470
reg__1080: reg__1080
xbip_pipe_v3_0_6_viv__parameterized11__25: xbip_pipe_v3_0_6_viv__parameterized11
logic__5854: logic__5854
case__297: case__297
delay__parameterized36__4: delay__parameterized36
case__1319: case__1319
case__486: case__486
muxpart__15: muxpart__15
logic__4351: logic__4351
delay__parameterized43__1: delay__parameterized43
delay__parameterized0__4: delay__parameterized0
logic__2660: logic__2660
logic__5710: logic__5710
logic__5301: logic__5301
case__42: case__42
datapath__69: datapath__69
delay__parameterized23__2: delay__parameterized23
datapath__235: datapath__235
case__458: case__458
logic__3938: logic__3938
datapath__332: datapath__332
logic__2436: logic__2436
logic__3845: logic__3845
delay__parameterized2__6: delay__parameterized2
reg__1554: reg__1554
datapath__93: datapath__93
case__1436: case__1436
case__682: case__682
datapath__455: datapath__254
logic__5994: logic__2821
mux4: mux4
logic__5216: logic__5216
reg__106: reg__106
case__783: case__783
reg__281: reg__281
logic__6100: logic__4646
logic__3043: logic__3043
logic__5960: logic__2255
datapath__438: datapath__2
logic__5828: logic__5828
case__839: case__839
xbip_pipe_v3_0_6_viv__parameterized19__5: xbip_pipe_v3_0_6_viv__parameterized19
case__1098: case__1098
logic__5853: logic__5853
logic__4363: logic__4363
logic__3720: logic__3720
xbip_pipe_v3_0_6_viv__parameterized33: xbip_pipe_v3_0_6_viv__parameterized33
reg__146: reg__146
conv_kernel__GB4: conv_kernel__GB4
logic__4105: logic__4105
case__1474: case__1474
datapath__9: datapath__9
case__813: case__813
case__168: case__168
xbip_pipe_v3_0_6_viv__parameterized17__23: xbip_pipe_v3_0_6_viv__parameterized17
case__794: case__794
datapath__328: datapath__328
reg__1487: reg__1487
reg__30: reg__30
reg__125: reg__125
reg__514: reg__514
datapath__114: datapath__114
reg__225: reg__225
xbip_pipe_v3_0_6_viv__parameterized7__7: xbip_pipe_v3_0_6_viv__parameterized7
case__606: case__606
reg__870: reg__870
logic__2343: logic__2343
reg__777: reg__777
case__1521: case__1521
delay__parameterized0__29: delay__parameterized0
case__275: case__275
logic__5691: logic__5691
reg__1094: reg__1094
case__332: case__332
logic__2843: logic__2843
datapath__369: datapath__369
logic__4393: logic__4393
case__387: case__387
keep__8: keep__8
reg__259: reg__259
reg__258: reg__258
xbip_pipe_v3_0_6_viv__parameterized13__17: xbip_pipe_v3_0_6_viv__parameterized13
case__729: case__729
reg__1063: reg__1063
reg__279: reg__279
carry_chain__parameterized11__6: carry_chain__parameterized11
logic__3591: logic__3591
logic__2341: logic__2341
reg__1182: reg__1182
logic__4140: logic__4140
case__806: case__806
datapath__288: datapath__288
reg__639: reg__639
logic__6094: logic__4654
align_add_dsp48e1_sgl: align_add_dsp48e1_sgl
logic__2706: logic__2706
case__1423: case__1423
floating_point_v7_1_14: floating_point_v7_1_14
reg__1377: reg__1377
reg__794: reg__794
case__1115: case__1115
reg__1217: reg__1217
logic__4063: logic__4063
logic__154: logic__154
logic__3487: logic__3487
muxpart__33: muxpart__33
delay__parameterized8__21: delay__parameterized8
logic__2547: logic__2547
logic__5923: logic__2251
case__816: case__816
xbip_pipe_v3_0_6_viv__parameterized106: xbip_pipe_v3_0_6_viv__parameterized106
xbip_pipe_v3_0_6_viv__parameterized3__33: xbip_pipe_v3_0_6_viv__parameterized3
logic__5030: logic__5030
reg__1584: reg__1584
logic__3854: logic__3854
case__635: case__635
xbip_pipe_v3_0_6_viv__parameterized87: xbip_pipe_v3_0_6_viv__parameterized87
reg__941: reg__941
carry_chain__parameterized11__16: carry_chain__parameterized11
logic__5951: logic__2841
muxpart__42: muxpart__42
logic__2374: logic__2374
logic__4251: logic__4251
reg__1617: reg__1617
case__1524: case__1524
logic__2349: logic__2349
logic__4062: logic__4062
logic__2593: logic__2593
case__1135: case__1135
delay__parameterized0__57: delay__parameterized0
case__1068: case__1068
logic__4272: logic__4272
logic__2882: logic__2882
case__1649: case__1209
logic__3941: logic__3941
reg__189: reg__189
flt_mult_exp: flt_mult_exp
logic__5209: logic__5209
logic__4525: logic__4525
datapath__254: datapath__254
reg__613: reg__613
addsub: addsub
reg__1031: reg__1031
reg__1272: reg__1272
datapath__295: datapath__295
logic__5950: logic__2842
logic__2841: logic__2841
logic__4061: logic__4061
case__1150: case__1150
case__133: case__133
logic__5614: logic__5614
logic__3177: logic__3177
logic__4879: logic__4879
logic__3103: logic__3103
logic__100: logic__100
reg__1728: reg__1361
case__336: case__336
datapath__99: datapath__99
reg__1211: reg__1211
case__1040: case__1040
reg__922: reg__922
reg__1192: reg__1192
reg__931: reg__931
datapath__374: datapath__374
case__1661: case__1252
reg__1023: reg__1023
logic__3783: logic__3783
case__821: case__821
xbip_pipe_v3_0_6_viv__parameterized3__38: xbip_pipe_v3_0_6_viv__parameterized3
logic__4356: logic__4356
reg__1306: reg__1306
case__1448: case__1448
case__630: case__630
reg__998: reg__998
reg__1703: reg__1115
carry_chain__parameterized11__1: carry_chain__parameterized11
signinv__17: signinv__17
reg__538: reg__538
reg__1754: reg__1345
logic__4229: logic__4229
delay__parameterized9__3: delay__parameterized9
reg__372: reg__372
case__1632: case__1212
delay__parameterized36__9: delay__parameterized36
logic__4977: logic__4977
xbip_pipe_v3_0_6_viv__parameterized19: xbip_pipe_v3_0_6_viv__parameterized19
case__1001: case__1001
reg__1545: reg__1545
datapath__421: datapath__66
reg__577: reg__577
extladd: extladd
delay__parameterized2__4: delay__parameterized2
reg__829: reg__829
conv_kernel_mul_32s_32s_32_1_1__15: conv_kernel_mul_32s_32s_32_1_1
logic__4572: logic__4572
case__1145: case__1145
reg__1108: reg__1108
logic__4940: logic__4940
case__1485: case__1485
carry_chain__parameterized11__20: carry_chain__parameterized11
case__13: case__13
datapath__417: datapath__70
case__187: case__187
case__98: case__98
reg__795: reg__795
case__496: case__496
logic__4377: logic__4377
logic__1361: logic__1361
reg__1441: reg__1441
reg__1743: reg__1358
logic__3899: logic__3899
logic__2557: logic__2557
delay__parameterized7__1: delay__parameterized7
case__159: case__159
reg__477: reg__477
reg__510: reg__510
logic__85: logic__85
logic__4564: logic__4564
datapath__451: datapath__255
logic__3170: logic__3170
logic__4404: logic__4404
reg__696: reg__696
case__663: case__663
reg__1167: reg__1167
case__1475: case__1475
reg__730: reg__730
logic__2832: logic__2832
muxpart__35: muxpart__35
reg__255: reg__255
delay__parameterized1__3: delay__parameterized1
xbip_pipe_v3_0_6_viv__parameterized13__15: xbip_pipe_v3_0_6_viv__parameterized13
datapath__433: datapath__2
case__1146: case__1146
case__199: case__199
case__1217: case__1217
case__40: case__40
case__505: case__505
case__16: case__16
reg__1013: reg__1013
logic__3559: logic__3559
fp_cmp: fp_cmp
logic__4201: logic__4201
case__1401: case__1401
reg__1579: reg__1579
datapath__361: datapath__361
delay__parameterized12__6: delay__parameterized12
case__1476: case__1476
case__1159: case__1159
mult_33_69_102__1: mult_33_69_102
mult_31_38_69__1: mult_31_38_69
logic__4129: logic__4129
logic__235: logic__235
datapath__301: datapath__301
case__642: case__642
logic__4023: logic__4023
reg__516: reg__516
reg__589: reg__589
case__740: case__740
delay__parameterized10__1: delay__parameterized10
logic__3190: logic__3190
muxpart__2: muxpart__2
signinv__24: signinv__24
datapath__340: datapath__340
case__236: case__236
case__755: case__755
case__156: case__156
case__772: case__772
logic__3574: logic__3574
logic__2607: logic__2607
xbip_pipe_v3_0_6_viv__parameterized17__11: xbip_pipe_v3_0_6_viv__parameterized17
case__1429: case__1429
logic__3076: logic__3076
reg__747: reg__747
logic__4586: logic__4586
logic__3149: logic__3149
reg__1176: reg__1176
delay__parameterized38: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized3__63: xbip_pipe_v3_0_6_viv__parameterized3
case__661: case__661
conv_kernel_mul_32s_32s_32_1_1__1: conv_kernel_mul_32s_32s_32_1_1
logic__4999: logic__4999
flt_div_exp: flt_div_exp
logic__5930: logic__5652
xbip_pipe_v3_0_6_viv__parameterized11__1: xbip_pipe_v3_0_6_viv__parameterized11
case__214: case__214
logic__4348: logic__4348
compare__parameterized0: compare__parameterized0
case__135: case__135
xbip_pipe_v3_0_6_viv__parameterized64__5: xbip_pipe_v3_0_6_viv__parameterized64
case__1064: case__1064
xbip_pipe_v3_0_6_viv__parameterized3__91: xbip_pipe_v3_0_6_viv__parameterized3
reg__1268: reg__1268
case__1066: case__1066
delay__parameterized0__78: delay__parameterized0
logic__3503: logic__3503
logic__3831: logic__3831
delay__parameterized65__1: delay__parameterized65
logic__2725: logic__2725
delay__parameterized9__1: delay__parameterized9
datapath__333: datapath__333
datapath__439: datapath__2
reg__415: reg__415
reg__1471: reg__1471
datapath__360: datapath__360
delay__parameterized49: delay__parameterized49
logic__5918: logic__2255
carry_chain__parameterized11__10: carry_chain__parameterized11
datapath__366: datapath__366
case__1562: case__732
reg__92: reg__92
case__1519: case__1519
reg__268: reg__268
logic__2370: logic__2370
case__533: case__533
case__429: case__429
datapath__129: datapath__129
datapath__392: datapath__37
xbip_pipe_v3_0_6_viv__parameterized53__2: xbip_pipe_v3_0_6_viv__parameterized53
case__617: case__617
logic__4412: logic__4412
reg__1103: reg__1103
reg__973: reg__973
case__753: case__753
logic__5948: logic__2844
xbip_pipe_v3_0_6_viv__parameterized60__8: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized4__1: delay__parameterized4
reg__196: reg__196
case__917: case__917
logic__2375: logic__2375
reg__46: reg__46
logic__4253: logic__4253
reg__1157: reg__1157
reg__163: reg__163
logic__3671: logic__3671
datapath__21: datapath__21
xbip_pipe_v3_0_6_viv__parameterized13__6: xbip_pipe_v3_0_6_viv__parameterized13
reg__1691: reg__1115
delay__parameterized40: delay__parameterized40
logic__5618: logic__5618
delay__parameterized4__27: delay__parameterized4
case__1418: case__1418
conv_kernel_mux_73_32_1_1__7: conv_kernel_mux_73_32_1_1
logic__6079: logic__4819
reg__1638: reg__403
logic__2371: logic__2371
xbip_pipe_v3_0_6_viv__parameterized47__2: xbip_pipe_v3_0_6_viv__parameterized47
logic__4944: logic__4944
case__4: case__4
logic__2664: logic__2664
case__859: case__859
xbip_pipe_v3_0_6_viv__parameterized43__7: xbip_pipe_v3_0_6_viv__parameterized43
logic__4054: logic__4054
reg__1460: reg__1460
logic__4273: logic__4273
reg__1392: reg__1392
logic__4202: logic__4202
dummy_verilog_module: dummy_verilog_module
logic__2464: logic__2464
reg__478: reg__478
case__994: case__994
logic__1128: logic__1128
case__810: case__810
case__1492: case__1492
xbip_pipe_v3_0_6_viv__parameterized39__4: xbip_pipe_v3_0_6_viv__parameterized39
logic__4358: logic__4358
logic__2673: logic__2673
logic__5543: logic__5543
reg__1241: reg__1241
case__361: case__361
logic__3309: logic__3309
case__1525: case__1525
logic__4724: logic__4724
logic__3148: logic__3148
logic__5617: logic__5617
logic__2851: logic__2851
delay__parameterized27__4: delay__parameterized27
datapath__413: datapath__74
logic__5110: logic__5110
logic__2619: logic__2619
reg__157: reg__157
case__1256: case__1256
reg__94: reg__94
reg__871: reg__871
reg__1437: reg__1437
xbip_pipe_v3_0_6_viv__parameterized3__68: xbip_pipe_v3_0_6_viv__parameterized3
case__201: case__201
case__114: case__114
reg__1046: reg__1046
keep__35: keep__6
reg__636: reg__636
mult_32_32_32__20: mult_32_32_32
delay__7: delay
delay__parameterized14__1: delay__parameterized14
case__619: case__619
xbip_pipe_v3_0_6_viv__parameterized23__4: xbip_pipe_v3_0_6_viv__parameterized23
muxpart__139: muxpart__139
case__1316: case__1316
muxpart__4: muxpart__4
conv_kernel_gmem0_m_axi_throttle: conv_kernel_gmem0_m_axi_throttle
delay__parameterized8__3: delay__parameterized8
case__1353: case__1353
xbip_pipe_v3_0_6_viv__parameterized62__5: xbip_pipe_v3_0_6_viv__parameterized62
logic__4731: logic__4731
case__406: case__406
reg__768: reg__768
datapath__71: datapath__71
logic__3168: logic__3168
delay__parameterized43__3: delay__parameterized43
case__1362: case__1362
delay__parameterized52__2: delay__parameterized52
reg__135: reg__135
case__400: case__400
datapath__75: datapath__75
case__640: case__640
reg__1137: reg__1137
reg__57: reg__57
logic__2418: logic__2418
delay__parameterized55__3: delay__parameterized55
case__1326: case__1326
floating_point_v7_1_14__parameterized2: floating_point_v7_1_14__parameterized2
reg__1068: reg__1068
xbip_pipe_v3_0_6_viv__parameterized15__9: xbip_pipe_v3_0_6_viv__parameterized15
logic__3910: logic__3910
logic__2355: logic__2355
reg__695: reg__695
case__283: case__283
logic__4704: logic__4704
logic__1405: logic__1405
signinv__37: signinv__33
mult_33_35_65__5: mult_33_35_65
reg__1001: reg__1001
reg__218: reg__218
logic__3126: logic__3126
logic__5326: logic__5326
xbip_pipe_v3_0_6_viv__parameterized11__37: xbip_pipe_v3_0_6_viv__parameterized11
datapath__273: datapath__273
logic__5223: logic__5223
datapath__90: datapath__90
xbip_pipe_v3_0_6_viv__parameterized17__14: xbip_pipe_v3_0_6_viv__parameterized17
logic__3186: logic__3186
reg__1243: reg__1243
reg__1667: reg__608
logic__2875: logic__2875
delay__parameterized46: delay__parameterized46
logic__4206: logic__4206
reg__524: reg__524
case__437: case__437
reg__652: reg__652
logic__4371: logic__4371
reg__1389: reg__1389
case__1195: case__1195
logic__2267: logic__2267
reg__1379: reg__1379
reg__1697: reg__1115
keep__27: keep__27
logic__3956: logic__3956
case__1054: case__1054
reg__707: reg__707
logic__2390: logic__2390
case__759: case__759
logic__2943: logic__2943
reg__224: reg__224
reg__1361: reg__1361
muxpart__120: muxpart__120
case__354: case__354
datapath__239: datapath__239
case__330: case__330
case__509: case__509
carry_chain__parameterized11__19: carry_chain__parameterized11
datapath__348: datapath__348
reg__81: reg__81
logic__4781: logic__4781
case__1025: case__1025
reg__815: reg__815
logic__2501: logic__2501
delay__17: delay
flt_round_bit: flt_round_bit
delay__parameterized46__1: delay__parameterized46
case__694: case__694
case__767: case__767
logic__2617: logic__2617
reg__489: reg__489
reg__1343: reg__1343
xbip_pipe_v3_0_6_viv__parameterized3__104: xbip_pipe_v3_0_6_viv__parameterized3
case__1203: case__1203
reg__210: reg__210
case__646: case__646
case__1099: case__1099
logic__3988: logic__3988
logic__5568: logic__5568
reg__946: reg__946
case__742: case__742
reg__1413: reg__1413
delay__parameterized0__63: delay__parameterized0
logic__4112: logic__4112
logic__2419: logic__2419
logic__48: logic__48
reg__1738: reg__1357
logic__2894: logic__2894
reg__91: reg__91
logic__4231: logic__4231
logic__4788: logic__4788
reg__606: reg__606
reg__420: reg__420
datapath__410: datapath__77
delay__parameterized41__4: delay__parameterized41
logic__4169: logic__4169
case__879: case__879
logic__3046: logic__3046
reg__1311: reg__1311
reg__296: reg__296
case__1229: case__1229
case__261: case__261
logic__5925: logic__2251
logic__4680: logic__4680
datapath__236: datapath__236
case__1479: case__1479
reg__118: reg__118
logic__6004: logic__4048
reg__1405: reg__1405
reg__1496: reg__1496
reg__734: reg__734
reg__409: reg__409
logic__5969: logic__5657
logic__2417: logic__2417
delay__parameterized45__5: delay__parameterized45
reg__1463: reg__1463
logic__3104: logic__3104
case__1104: case__1104
datapath__257: datapath__257
reg__974: reg__974
xbip_pipe_v3_0_6_viv__parameterized17__7: xbip_pipe_v3_0_6_viv__parameterized17
logic__4716: logic__4716
reg__289: reg__289
mult_33_131_164: mult_33_131_164
case__1621: case__1061
logic__4620: logic__4620
datapath__403: datapath__37
reg__197: reg__197
case__826: case__826
case__561: case__561
muxpart__52: muxpart__52
reg__887: reg__887
reg__982: reg__982
logic__2406: logic__2406
case__712: case__712
case__455: case__455
delay__parameterized0__10: delay__parameterized0
logic__5503: logic__5503
logic__79: logic__79
reg__457: reg__457
reg__1736: reg__1359
case__1294: case__1294
case__1210: case__1210
reg__124: reg__124
logic__3791: logic__3791
carry_chain__parameterized6: carry_chain__parameterized6
logic__2692: logic__2692
datapath__211: datapath__211
datapath__453: datapath__256
logic__3144: logic__3144
muxpart__94: muxpart__94
reg__495: reg__495
case__1531: case__1531
reg__1636: reg__403
datapath__77: datapath__77
xbip_pipe_v3_0_6_viv__parameterized3__5: xbip_pipe_v3_0_6_viv__parameterized3
logic__1479: logic__1479
case__1101: case__1101
datapath__281: datapath__281
reg__267: reg__267
logic__3244: logic__3244
reg__1238: reg__1238
case__310: case__310
reg__389: reg__389
case__1373: case__1373
logic__4497: logic__4497
logic__4161: logic__4161
delay__parameterized19__4: delay__parameterized19
xbip_pipe_v3_0_6_viv__parameterized3__47: xbip_pipe_v3_0_6_viv__parameterized3
case__645: case__645
datapath__327: datapath__327
logic__4374: logic__4374
datapath__452: datapath__254
logic__4787: logic__4787
flt_round_dsp_opt_full: flt_round_dsp_opt_full
logic__5919: logic__2251
reg__1266: reg__1266
special_detect__3: special_detect
reg__1228: reg__1228
logic__6080: logic__4816
reg__1231: reg__1231
case__1026: case__1026
logic__5236: logic__5236
logic__199: logic__199
conv_kernel_mux_73_32_1_1__4: conv_kernel_mux_73_32_1_1
delay__parameterized3__3: delay__parameterized3
case__1114: case__1114
logic__5561: logic__5561
logic__5989: logic__2794
logic__4613: logic__4613
xbip_pipe_v3_0_6_viv__parameterized1__8: xbip_pipe_v3_0_6_viv__parameterized1
logic__5997: logic__5478
case__462: case__462
reg__1323: reg__1323
logic__3175: logic__3175
reg__607: reg__607
logic__3451: logic__3451
conv_kernel_gmem0_m_axi_fifo__parameterized3: conv_kernel_gmem0_m_axi_fifo__parameterized3
reg__1712: reg__1112
datapath__277: datapath__277
xbip_pipe_v3_0_6_viv__parameterized3__27: xbip_pipe_v3_0_6_viv__parameterized3
logic__1399: logic__1399
case__191: case__191
reg__322: reg__322
logic__20: logic__20
logic__3775: logic__3775
case__213: case__213
logic__3014: logic__3014
logic__2451: logic__2451
reg__549: reg__549
case__311: case__311
logic__4303: logic__4303
logic__5733: logic__5733
conv_kernel_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l: conv_kernel_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l
logic__4762: logic__4762
case__1220: case__1220
logic__2971: logic__2971
reg__853: reg__853
reg__663: reg__663
logic__4867: logic__4867
logic__5723: logic__5723
reg__1355: reg__1355
special_detect__parameterized0: special_detect__parameterized0
delay__parameterized4__13: delay__parameterized4
case__351: case__351
reg__971: reg__971
case__1085: case__1085
logic__4942: logic__4942
logic__5385: logic__5385
logic__3027: logic__3027
reg__1348: reg__1348
reg__1596: reg__1596
reg__754: reg__754
dummy_verilog_module__2: dummy_verilog_module
mult_32_32_32__33: mult_32_32_32
reg__1734: reg__1361
delay__parameterized24__2: delay__parameterized24
delay__parameterized21__3: delay__parameterized21
logic__2871: logic__2871
case__38: case__38
case__1365: case__1365
case__420: case__420
logic__168: logic__168
reg__1501: reg__1501
logic__3166: logic__3166
datapath__409: datapath__78
reg__234: reg__234
reg__66: reg__66
case__709: case__709
datapath__432: datapath__2
logic__3565: logic__3565
case__1593: case__1460
logic__92: logic__92
conv_kernel_mul_32s_32s_32_1_1__33: conv_kernel_mul_32s_32s_32_1_1
datapath__296: datapath__296
logic__2582: logic__2582
logic__4226: logic__4226
logic__4212: logic__4212
reg__1444: reg__1444
delay__parameterized40__5: delay__parameterized40
reg__465: reg__465
logic__2626: logic__2626
logic__3260: logic__3260
case__1312: case__1312
case__1305: case__1305
conv_kernel_gmem0_m_axi_srl__parameterized0: conv_kernel_gmem0_m_axi_srl__parameterized0
reg__878: reg__878
reg__252: reg__252
logic__4384: logic__4384
logic__184: logic__184
case__552: case__552
logic__3525: logic__3525
datapath__178: datapath__178
dsrl__12: dsrl__1
reg__532: reg__532
case__195: case__195
case__791: case__791
case__1450: case__1450
reg__286: reg__286
datapath__336: datapath__336
logic__6: logic__6
logic__4128: logic__4128
logic__6072: logic__4700
case__1671: case__1193
reg__1303: reg__1303
case__1044: case__1044
reg__32: reg__32
case__644: case__644
floating_point_v7_1_14__parameterized0: floating_point_v7_1_14__parameterized0
logic__4913: logic__4913
reg__1679: reg__613
case__626: case__626
datapath__445: datapath__2
case__78: case__78
logic__3183: logic__3183
delay__parameterized25__2: delay__parameterized25
reg__1443: reg__1443
datapath__363: datapath__363
reg__1491: reg__1491
logic__238: logic__238
case__383: case__383
reg__244: reg__244
conv_kernel_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no: conv_kernel_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no
reg__1158: reg__1158
carry_chain__parameterized21__1: carry_chain__parameterized21
logic__3192: logic__3192
delay__parameterized2__2: delay__parameterized2
counter__33: counter__19
reg__1475: reg__1475
case__743: case__743
logic__4802: logic__4802
datapath__224: datapath__224
logic__5332: logic__5332
reg__995: reg__995
reg__1064: reg__1064
conv_kernel_mul_32s_32s_32_1_1: conv_kernel_mul_32s_32s_32_1_1
reg__1209: reg__1209
logic__4238: logic__4238
signinv__20: signinv__20
case__1528: case__1528
case__108: case__108
reg__452: reg__452
case__650: case__650
case__479: case__479
reg__358: reg__358
datapath__111: datapath__111
reg__943: reg__943
carry_chain__parameterized11__11: carry_chain__parameterized11
reg__1019: reg__1019
reg__12: reg__12
case__573: case__573
case__1612: case__1061
reg__1704: reg__1114
logic__2420: logic__2420
case__370: case__370
logic__4730: logic__4730
case__632: case__632
logic__2976: logic__2976
reg__612: reg__612
case__323: case__323
reg__715: reg__715
case__1588: case__1459
reg__1710: reg__1114
reg__1422: reg__1422
reg__1208: reg__1208
reg__251: reg__251
logic__3365: logic__3365
reg__1608: reg__1608
reg__87: reg__87
reg__1277: reg__1277
reg__988: reg__988
delay__parameterized29: delay__parameterized29
muxpart__135: muxpart__135
logic__4505: logic__4505
logic__2616: logic__2616
case__792: case__792
conv_kernel_mul_32s_32s_32_1_1__5: conv_kernel_mul_32s_32s_32_1_1
logic__4510: logic__4510
datapath__91: datapath__91
reg__1495: reg__1495
case__572: case__572
xbip_pipe_v3_0_6_viv__parameterized29__2: xbip_pipe_v3_0_6_viv__parameterized29
logic__3178: logic__3178
keep__3: keep__3
case__37: case__37
delay__parameterized4__25: delay__parameterized4
logic__2280: logic__2280
logic__1374: logic__1374
logic__6001: logic__2251
reg__84: reg__84
reg__926: reg__926
datapath__250: datapath__250
reg__803: reg__803
logic__3554: logic__3554
logic__6063: logic__4718
signinv__15: signinv__15
counter__24: counter__24
logic__5035: logic__5035
delay__parameterized4__11: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized89: xbip_pipe_v3_0_6_viv__parameterized89
muxpart__130: muxpart__130
logic__5679: logic__5679
conv_kernel_gmem0_m_axi: conv_kernel_gmem0_m_axi
case__483: case__483
datapath__289: datapath__289
logic__4566: logic__4566
logic__3106: logic__3106
reg__847: reg__847
reg__518: reg__518
reg__1722: reg__1109
case__551: case__551
logic__2461: logic__2461
reg__655: reg__655
logic__3990: logic__3990
logic__2522: logic__2522
reg__425: reg__425
conv_kernel_controller: conv_kernel_controller
logic__4809: logic__4809
datapath__139: datapath__139
case__350: case__350
logic__4456: logic__4456
case__856: case__856
reg__594: reg__594
reg__274: reg__274
datapath__447: datapath__256
case__1218: case__1218
reg__1098: reg__1098
reg__513: reg__513
logic__3876: logic__3876
muxpart__57: muxpart__57
reg__529: reg__529
logic__2360: logic__2360
counter__19: counter__19
reg__382: reg__382
reg__213: reg__213
carry_chain__parameterized11__17: carry_chain__parameterized11
case__76: case__76
logic__5954: logic__2838
datapath__388: datapath__2
reg__5: reg__5
xbip_pipe_v3_0_6_viv__parameterized55__8: xbip_pipe_v3_0_6_viv__parameterized55
logic__15: logic__15
reg__773: reg__773
logic__4540: logic__4540
case__1614: case__1061
logic__2274: logic__2274
xbip_pipe_v3_0_6_viv__parameterized11__22: xbip_pipe_v3_0_6_viv__parameterized11
case__684: case__684
logic__4477: logic__4477
reg__1514: reg__1514
case__99: case__99
conv_kernel_mul_30ns_7ns_38_1_1__2: conv_kernel_mul_30ns_7ns_38_1_1
case__1627: case__1062
logic__5795: logic__5795
case__1566: case__732
logic__3648: logic__3648
logic__5190: logic__5190
logic__4408: logic__4408
logic__5535: logic__5535
logic__4331: logic__4331
delay__parameterized28: delay__parameterized28
logic__5322: logic__5322
xbip_pipe_v3_0_6_viv__parameterized3__57: xbip_pipe_v3_0_6_viv__parameterized3
case__723: case__723
logic__1318: logic__1318
logic__3512: logic__3512
reg__25: reg__25
reg__1597: reg__1597
conv_kernel_avg_pool_Pipeline_avg_pool_loop1: conv_kernel_avg_pool_Pipeline_avg_pool_loop1
xbip_pipe_v3_0_6_viv__parameterized19__2: xbip_pipe_v3_0_6_viv__parameterized19
logic__2496: logic__2496
reg__1446: reg__1446
delay__parameterized52__3: delay__parameterized52
keep__31: keep__2
reg__893: reg__893
logic__2251: logic__2251
case__145: case__145
case__808: case__808
conv_kernel_gmem0_m_axi_srl__parameterized0__2: conv_kernel_gmem0_m_axi_srl__parameterized0
logic__3703: logic__3703
logic__5628: logic__5628
delay__parameterized18__2: delay__parameterized18
logic__1338: logic__1338
case__1471: case__1471
logic__5113: logic__5113
reg__1407: reg__1407
delay__parameterized6__2: delay__parameterized6
logic__5903: logic__5903
reg__658: reg__658
reg__879: reg__879
reg__1752: reg__1347
delay__parameterized7__5: delay__parameterized7
logic__5977: logic__5657
datapath__136: datapath__136
reg__1723: reg__1108
delay: delay
datapath__200: datapath__200
reg__472: reg__472
reg__1091: reg__1091
case__1046: case__1046
logic__2351: logic__2351
reg__121: reg__121
flt_add_logic: flt_add_logic
delay__parameterized8__14: delay__parameterized8
case__1602: case__600
case__1517: case__1517
delay__20: delay
reg__548: reg__548
reg__1234: reg__1234
reg__751: reg__751
reg__906: reg__906
reg__1331: reg__1331
logic__4223: logic__4223
logic__4939: logic__4939
reg__654: reg__654
keep__19: keep__19
case__848: case__848
flt_mult_round: flt_mult_round
muxpart__129: muxpart__129
conv_kernel_mux_73_32_1_1__11: conv_kernel_mux_73_32_1_1
conv_kernel_mul_32s_32s_32_1_1__30: conv_kernel_mul_32s_32s_32_1_1
reg__1612: reg__1612
reg__691: reg__691
delay__parameterized0__86: delay__parameterized0
delay__parameterized0__64: delay__parameterized0
case__633: case__633
reg__1262: reg__1262
xbip_pipe_v3_0_6_viv__parameterized17__19: xbip_pipe_v3_0_6_viv__parameterized17
reg__1502: reg__1502
reg__1426: reg__1426
muxpart__36: muxpart__36
logic__5365: logic__5365
logic__6013: logic__4030
xbip_pipe_v3_0_6_viv__parameterized15__1: xbip_pipe_v3_0_6_viv__parameterized15
logic__4857: logic__4857
reg__814: reg__814
logic__4127: logic__4127
case__253: case__253
logic__4046: logic__4046
case__1584: case__1463
datapath__427: datapath__41
case__481: case__481
logic__4259: logic__4259
reg__433: reg__433
case__885: case__885
reg__598: reg__598
case__408: case__408
case__809: case__809
reg__1455: reg__1455
logic__2868: logic__2868
logic__4349: logic__4349
reg__1287: reg__1287
reg__1511: reg__1511
fix_mult: fix_mult
logic__4386: logic__4386
logic__4737: logic__4737
muxpart__79: muxpart__79
reg__491: reg__491
datapath__331: datapath__331
case__1592: case__1461
conv_kernel_mul_30ns_30ns_64_1_1: conv_kernel_mul_30ns_30ns_64_1_1
conv_kernel_mul_32ns_34ns_65_1_1__3: conv_kernel_mul_32ns_34ns_65_1_1
delay__parameterized7__7: delay__parameterized7
reg__187: reg__187
case__1417: case__1417
logic__4601: logic__4601
logic__4945: logic__4945
logic__4812: logic__4812
logic__2577: logic__2577
logic__2686: logic__2686
keep: keep
delay__parameterized27__6: delay__parameterized27
case__69: case__69
delay__parameterized45__2: delay__parameterized45
case__747: case__747
reg__492: reg__492
case__858: case__858
datapath__221: datapath__221
logic__252: logic__252
reg__1039: reg__1039
case__285: case__285
delay__parameterized0__67: delay__parameterized0
logic__1331: logic__1331
xbip_pipe_v3_0_6_viv__parameterized35__3: xbip_pipe_v3_0_6_viv__parameterized35
reg__954: reg__954
reg__790: reg__790
logic__24: logic__24
logic__5391: logic__5391
reg__1278: reg__1278
reg__1649: reg__1484
case__480: case__480
reg__1725: reg__1108
reg__850: reg__850
reg__581: reg__581
datapath__48: datapath__48
muxpart: muxpart
case__890: case__890
logic__6062: logic__4721
case__987: case__987
reg__942: reg__942
reg__26: reg__26
logic__1354: logic__1354
logic__3028: logic__3028
xbip_pipe_v3_0_6_viv__parameterized3__51: xbip_pipe_v3_0_6_viv__parameterized3
flt_add__parameterized0: flt_add__parameterized0
reg__1270: reg__1270
reg__369: reg__369
xbip_pipe_v3_0_6_viv__parameterized3__48: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized43__2: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized17__1: xbip_pipe_v3_0_6_viv__parameterized17
logic__5625: logic__5625
reg__1634: reg__1483
signinv__13: signinv__13
case__1356: case__1356
reg__1354: reg__1354
reg__1350: reg__1350
case__832: case__832
reg__1621: reg__1621
reg__1615: reg__1615
logic__3710: logic__3710
logic__4754: logic__4754
reg__1522: reg__1522
reg__959: reg__959
xbip_pipe_v3_0_6_viv__parameterized72__3: xbip_pipe_v3_0_6_viv__parameterized72
reg__1430: reg__1430
reg__188: reg__188
keep__21: keep__21
delay__parameterized10: delay__parameterized10
reg__1645: reg__402
logic__5109: logic__5109
datapath__245: datapath__245
logic__2269: logic__2269
reg__446: reg__446
xbip_pipe_v3_0_6_viv__parameterized53__1: xbip_pipe_v3_0_6_viv__parameterized53
reg__378: reg__378
reg__625: reg__625
reg__800: reg__800
logic__4068: logic__4068
conv_kernel_mux_73_32_1_1__9: conv_kernel_mux_73_32_1_1
reg__989: reg__989
reg__1451: reg__1451
xbip_pipe_v3_0_6_viv__parameterized55__5: xbip_pipe_v3_0_6_viv__parameterized55
reg__521: reg__521
delay__parameterized0__48: delay__parameterized0
reg__354: reg__354
delay__parameterized0__72: delay__parameterized0
logic__4647: logic__4647
case__1495: case__1495
