--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
addr_out<0> |        10.102(R)|      SLOW  |         4.523(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<1> |         9.761(R)|      SLOW  |         4.355(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<2> |         9.718(R)|      SLOW  |         4.160(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<3> |        10.318(R)|      SLOW  |         4.465(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<4> |        10.177(R)|      SLOW  |         4.540(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<5> |        10.121(R)|      SLOW  |         4.517(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<6> |         9.999(R)|      SLOW  |         4.737(R)|      FAST  |clk_BUFGP         |   0.000|
addr_out<7> |         9.838(R)|      SLOW  |         4.640(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<6>  |        11.764(R)|      SLOW  |         6.861(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<7>  |        11.793(R)|      SLOW  |         6.805(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<0> |         8.037(R)|      SLOW  |         4.281(R)|      FAST  |clk_BUFGP         |   0.000|
step_out<1> |         7.919(R)|      SLOW  |         4.215(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.183|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May  7 18:56:16 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 435 MB



