{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401478717439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401478717440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 16:38:37 2014 " "Processing started: Fri May 30 16:38:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401478717440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401478717440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401478717440 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1401478717806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478717868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478717868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/addsub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478717872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478717872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478717875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478717875 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part5.v " "Can't analyze file -- file part5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1401478717880 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part4.v " "Can't analyze file -- file part4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1401478717885 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part2.v " "Can't analyze file -- file part2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1401478717889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexd.v 1 1 " "Found 1 design units, including 1 entities, in source file hexd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexD " "Found entity 1: hexD" {  } { { "hexD.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/hexD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478717892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478717892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2dd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2dD " "Found entity 1: b2dD" {  } { { "b2dD.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/b2dD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478717895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478717895 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part3.v " "Can't analyze file -- file part3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1401478717899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478717902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478717902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermodk.v 1 1 " "Found 1 design units, including 1 entities, in source file countermodk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterModK " "Found entity 1: counterModK" {  } { { "counterModK.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/counterModK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478717905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478717905 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part1v1.v " "Can't analyze file -- file part1v1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1401478717910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16bits " "Found entity 1: ram16bits" {  } { { "ram16bits.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/ram16bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478717914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478717914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm16bits4.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm16bits4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm16bits4 " "Found entity 1: ramlpm16bits4" {  } { { "ramlpm16bits4.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/ramlpm16bits4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478717917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478717917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1port.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom1Port " "Found entity 1: Rom1Port" {  } { { "Rom1Port.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/Rom1Port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478717921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478717921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MClock part1.v(23) " "Verilog HDL Implicit Net warning at part1.v(23): created implicit net for \"MClock\"" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401478717921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PClock part1.v(24) " "Verilog HDL Implicit Net warning at part1.v(24): created implicit net for \"PClock\"" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401478717921 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part1.v(53) " "Verilog HDL Instantiation warning at part1.v(53): instance has no name" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1401478717922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401478718084 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSDen part1.v(12) " "Verilog HDL or VHDL warning at part1.v(12): object \"SSDen\" assigned a value but never read" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401478719290 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 part1.v(31) " "Verilog HDL assignment warning at part1.v(31): truncated value with size 16 to match size of target (9)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1401478719290 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 part1.v(33) " "Verilog HDL assignment warning at part1.v(33): truncated value with size 16 to match size of target (9)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1401478719290 "|part1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part1.v(44) " "Verilog HDL Case Statement warning at part1.v(44): incomplete case statement has no default case item" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1401478719291 "|part1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DIN part1.v(40) " "Verilog HDL Always Construct warning at part1.v(40): inferring latch(es) for variable \"DIN\", which holds its previous value in one or more paths through the always construct" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1401478719291 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[0\] part1.v(40) " "Inferred latch for \"DIN\[0\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719291 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[1\] part1.v(40) " "Inferred latch for \"DIN\[1\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719291 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[2\] part1.v(40) " "Inferred latch for \"DIN\[2\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719292 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[3\] part1.v(40) " "Inferred latch for \"DIN\[3\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719292 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[4\] part1.v(40) " "Inferred latch for \"DIN\[4\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719292 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[5\] part1.v(40) " "Inferred latch for \"DIN\[5\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719292 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[6\] part1.v(40) " "Inferred latch for \"DIN\[6\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719293 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[7\] part1.v(40) " "Inferred latch for \"DIN\[7\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719293 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[8\] part1.v(40) " "Inferred latch for \"DIN\[8\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719293 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[9\] part1.v(40) " "Inferred latch for \"DIN\[9\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719293 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[10\] part1.v(40) " "Inferred latch for \"DIN\[10\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719294 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[11\] part1.v(40) " "Inferred latch for \"DIN\[11\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719294 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[12\] part1.v(40) " "Inferred latch for \"DIN\[12\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719294 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[13\] part1.v(40) " "Inferred latch for \"DIN\[13\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719295 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[14\] part1.v(40) " "Inferred latch for \"DIN\[14\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719295 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIN\[15\] part1.v(40) " "Inferred latch for \"DIN\[15\]\" at part1.v(40)" {  } { { "part1.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719295 "|part1"}
{ "Warning" "WSGN_SEARCH_FILE" "proc.v 3 3 " "Using design file proc.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478719368 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcount " "Found entity 2: upcount" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478719368 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478719368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1401478719368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:P0 " "Elaborating entity \"proc\" for hierarchy \"proc:P0\"" {  } { { "part1.v" "P0" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478719371 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc.v(94) " "Verilog HDL Always Construct warning at proc.v(94): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719372 "|part1|proc:P0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(58) " "Verilog HDL Case Statement warning at proc.v(58): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1401478719373 "|part1|proc:P0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(102) " "Verilog HDL Case Statement warning at proc.v(102): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1401478719373 "|part1|proc:P0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(128) " "Verilog HDL Case Statement warning at proc.v(128): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 128 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1401478719374 "|part1|proc:P0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(45) " "Verilog HDL Case Statement warning at proc.v(45): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1401478719374 "|part1|proc:P0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc.v(176) " "Verilog HDL Always Construct warning at proc.v(176): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719375 "|part1|proc:P0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc.v(177) " "Verilog HDL Always Construct warning at proc.v(177): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719375 "|part1|proc:P0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc.v(178) " "Verilog HDL Always Construct warning at proc.v(178): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719376 "|part1|proc:P0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc.v(179) " "Verilog HDL Always Construct warning at proc.v(179): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719376 "|part1|proc:P0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc.v(180) " "Verilog HDL Always Construct warning at proc.v(180): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719376 "|part1|proc:P0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc.v(181) " "Verilog HDL Always Construct warning at proc.v(181): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719376 "|part1|proc:P0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc.v(182) " "Verilog HDL Always Construct warning at proc.v(182): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719376 "|part1|proc:P0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc.v(183) " "Verilog HDL Always Construct warning at proc.v(183): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719376 "|part1|proc:P0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc.v(184) " "Verilog HDL Always Construct warning at proc.v(184): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719376 "|part1|proc:P0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc.v(185) " "Verilog HDL Always Construct warning at proc.v(185): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401478719376 "|part1|proc:P0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(175) " "Verilog HDL Case Statement warning at proc.v(175): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 175 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1401478719376 "|part1|proc:P0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.v(175) " "Verilog HDL Case Statement information at proc.v(175): all case item expressions in this case statement are onehot" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 175 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1401478719377 "|part1|proc:P0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires proc.v(169) " "Verilog HDL Always Construct warning at proc.v(169): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1401478719377 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] proc.v(169) " "Inferred latch for \"BusWires\[0\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719379 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] proc.v(169) " "Inferred latch for \"BusWires\[1\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719379 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] proc.v(169) " "Inferred latch for \"BusWires\[2\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719379 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] proc.v(169) " "Inferred latch for \"BusWires\[3\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719379 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] proc.v(169) " "Inferred latch for \"BusWires\[4\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719379 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] proc.v(169) " "Inferred latch for \"BusWires\[5\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719379 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] proc.v(169) " "Inferred latch for \"BusWires\[6\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719379 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] proc.v(169) " "Inferred latch for \"BusWires\[7\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719380 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] proc.v(169) " "Inferred latch for \"BusWires\[8\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719380 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[9\] proc.v(169) " "Inferred latch for \"BusWires\[9\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719380 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[10\] proc.v(169) " "Inferred latch for \"BusWires\[10\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719380 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[11\] proc.v(169) " "Inferred latch for \"BusWires\[11\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719380 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[12\] proc.v(169) " "Inferred latch for \"BusWires\[12\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719380 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[13\] proc.v(169) " "Inferred latch for \"BusWires\[13\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719380 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[14\] proc.v(169) " "Inferred latch for \"BusWires\[14\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719380 "|part1|proc:P0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[15\] proc.v(169) " "Inferred latch for \"BusWires\[15\]\" at proc.v(169)" {  } { { "proc.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401478719381 "|part1|proc:P0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount proc:P0\|upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"proc:P0\|upcount:Tstep\"" {  } { { "proc.v" "Tstep" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478719425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:P0\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:P0\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478719452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub proc:P0\|addsub:AS " "Elaborating entity \"addsub\" for hierarchy \"proc:P0\|addsub:AS\"" {  } { { "proc.v" "AS" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478719571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub proc:P0\|addsub:AS\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"proc:P0\|addsub:AS\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addsub.v" "lpm_add_sub_component" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/addsub.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478720889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:P0\|addsub:AS\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"proc:P0\|addsub:AS\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addsub.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/addsub.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401478720948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:P0\|addsub:AS\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"proc:P0\|addsub:AS\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721003 ""}  } { { "addsub.v" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/addsub.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1401478721003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ng " "Found entity 1: add_sub_3ng" {  } { { "db/add_sub_3ng.tdf" "" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/db/add_sub_3ng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401478721553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401478721553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3ng proc:P0\|addsub:AS\|lpm_add_sub:lpm_add_sub_component\|add_sub_3ng:auto_generated " "Elaborating entity \"add_sub_3ng\" for hierarchy \"proc:P0\|addsub:AS\|lpm_add_sub:lpm_add_sub_component\|add_sub_3ng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721554 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "C_new counter_modk " "Node instance \"C_new\" instantiates undefined entity \"counter_modk\"" {  } { { "part1.v" "C_new" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 18 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_0 counterlpm " "Node instance \"reg_0\" instantiates undefined entity \"counterlpm\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 147 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_1 regn " "Node instance \"reg_1\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_1" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_2 regn " "Node instance \"reg_2\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_2" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 149 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_3 regn " "Node instance \"reg_3\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_3" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 150 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_4 regn " "Node instance \"reg_4\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_4" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 151 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_5 regn " "Node instance \"reg_5\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_5" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 152 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_6 regn " "Node instance \"reg_6\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_6" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 153 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_7 regn " "Node instance \"reg_7\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_7" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_IR regn " "Node instance \"reg_IR\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_IR" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 156 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_A regn " "Node instance \"reg_A\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_A" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 158 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_G regn " "Node instance \"reg_G\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_G" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 159 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_ADDR regn " "Node instance \"reg_ADDR\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_ADDR" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 161 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_DOUT regn " "Node instance \"reg_DOUT\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_DOUT" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 162 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg_W regn " "Node instance \"reg_W\" instantiates undefined entity \"regn\"" {  } { { "proc.v" "reg_W" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/proc.v" 163 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "LEDs regn " "Node instance \"LEDs\" instantiates undefined entity \"regn\"" {  } { { "part1.v" "LEDs" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Memory ramlpm " "Node instance \"Memory\" instantiates undefined entity \"ramlpm\"" {  } { { "part1.v" "Memory" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_77 port_n " "Node instance \"comb_77\" instantiates undefined entity \"port_n\"" {  } { { "part1.v" "comb_77" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 53 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H0 hex_ssd " "Node instance \"H0\" instantiates undefined entity \"hex_ssd\"" {  } { { "part1.v" "H0" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H1 hex_ssd " "Node instance \"H1\" instantiates undefined entity \"hex_ssd\"" {  } { { "part1.v" "H1" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 56 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H2 hex_ssd " "Node instance \"H2\" instantiates undefined entity \"hex_ssd\"" {  } { { "part1.v" "H2" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H3 hex_ssd " "Node instance \"H3\" instantiates undefined entity \"hex_ssd\"" {  } { { "part1.v" "H3" { Text "C:/Users/Judah/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício10/part5.Verilog/part1.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401478721607 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 22 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 22 errors, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401478721911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 30 16:38:41 2014 " "Processing ended: Fri May 30 16:38:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401478721911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401478721911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401478721911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401478721911 ""}
