{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 30 09:50:56 2012 " "Info: Processing started: Thu Aug 30 09:50:56 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cc -c cc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cc -c cc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cc " "Info: Found entity 1: cc" {  } { { "cc.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/cc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dd-a " "Info: Found design unit 1: dd-a" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dd " "Info: Found entity 1: dd" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cc " "Info: Elaborating entity \"cc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dd dd:inst " "Info: Elaborating entity \"dd\" for hierarchy \"dd:inst\"" {  } { { "cc.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/cc.bdf" { { 136 560 728 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check_ck dd.vhd(35) " "Warning (10492): VHDL Process Statement warning at dd.vhd(35): signal \"check_ck\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_ck dd.vhd(46) " "Warning (10492): VHDL Process Statement warning at dd.vhd(46): signal \"rec_ck\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st dd.vhd(47) " "Warning (10492): VHDL Process Statement warning at dd.vhd(47): signal \"rec_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st dd.vhd(48) " "Warning (10492): VHDL Process Statement warning at dd.vhd(48): signal \"rec_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxd_in dd.vhd(49) " "Warning (10492): VHDL Process Statement warning at dd.vhd(49): signal \"rxd_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_sig dd.vhd(49) " "Warning (10492): VHDL Process Statement warning at dd.vhd(49): signal \"rec_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_stt dd.vhd(51) " "Warning (10492): VHDL Process Statement warning at dd.vhd(51): signal \"rec_stt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_stt dd.vhd(52) " "Warning (10492): VHDL Process Statement warning at dd.vhd(52): signal \"rec_stt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_sig dd.vhd(53) " "Warning (10492): VHDL Process Statement warning at dd.vhd(53): signal \"rec_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec_sig dd.vhd(28) " "Warning (10631): VHDL Process Statement warning at dd.vhd(28): inferring latch(es) for signal or variable \"rec_sig\", which holds its previous value in one or more paths through the process" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec_stt dd.vhd(28) " "Warning (10631): VHDL Process Statement warning at dd.vhd(28): inferring latch(es) for signal or variable \"rec_stt\", which holds its previous value in one or more paths through the process" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rxd_out dd.vhd(28) " "Warning (10631): VHDL Process Statement warning at dd.vhd(28): inferring latch(es) for signal or variable \"rxd_out\", which holds its previous value in one or more paths through the process" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[0\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[0\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[1\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[1\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[2\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[2\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[3\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[3\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[4\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[4\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[5\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[5\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[6\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[6\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxd_out\[7\] dd.vhd(28) " "Info (10041): Inferred latch for \"rxd_out\[7\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_stt\[0\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_stt\[0\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_stt\[1\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_stt\[1\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_stt\[2\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_stt\[2\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_stt\[3\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_stt\[3\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[0\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[0\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[1\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[1\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[2\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[2\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[3\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[3\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[4\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[4\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[5\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[5\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[6\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[6\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[7\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[7\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_sig\[8\] dd.vhd(28) " "Info (10041): Inferred latch for \"rec_sig\[8\]\" at dd.vhd(28)" {  } { { "dd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/dd.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock.vhd 2 1 " "Warning: Using design file clock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-a " "Info: Found design unit 1: clock-a" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst1 " "Info: Elaborating entity \"clock\" for hierarchy \"clock:inst1\"" {  } { { "cc.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/cc.bdf" { { 136 264 408 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in " "Warning (15610): No output dependent on input pin \"clk_in\"" {  } { { "cc.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/cc.bdf" { { 160 72 240 176 "clk_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Info: Implemented 33 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 30 09:50:56 2012 " "Info: Processing ended: Thu Aug 30 09:50:56 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
