#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c5d171b080 .scope module, "tb_Multiplicador" "tb_Multiplicador" 2 3;
 .timescale -9 -12;
v0x55c5d1747790_0 .var "Clock", 0 0;
v0x55c5d1747960_0 .var "Multiplicador", 7 0;
v0x55c5d1747a20_0 .var "Multiplicando", 7 0;
v0x55c5d1747ac0_0 .net "Producto", 16 0, L_0x55c5d1748f90;  1 drivers
v0x55c5d1747bd0_0 .net "Ready", 0 0, L_0x55c5d1748660;  1 drivers
v0x55c5d1747d10_0 .var "Reset", 0 0;
v0x55c5d1747db0_0 .var "Start", 0 0;
S_0x55c5d171fb30 .scope module, "DUT" "Multiplicador_KCA_MMP" 2 15, 3 4 0, S_0x55c5d171b080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Start"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 8 "Multiplicando"
    .port_info 4 /INPUT 8 "Multiplicador"
    .port_info 5 /OUTPUT 17 "Producto"
    .port_info 6 /OUTPUT 1 "Ready"
v0x55c5d1746a00_0 .net "Add_regs", 0 0, L_0x55c5d17487e0;  1 drivers
v0x55c5d1746ac0_0 .net "Clock", 0 0, v0x55c5d1747790_0;  1 drivers
v0x55c5d1746b80_0 .net "Decr_P", 0 0, L_0x55c5d1748700;  1 drivers
v0x55c5d1746c70_0 .net "Load_regs", 0 0, L_0x55c5d1748970;  1 drivers
v0x55c5d1746d60_0 .net "Multiplicador", 7 0, v0x55c5d1747960_0;  1 drivers
v0x55c5d1746ea0_0 .net "Multiplicando", 7 0, v0x55c5d1747a20_0;  1 drivers
v0x55c5d1746f90_0 .net "Producto", 16 0, L_0x55c5d1748f90;  alias, 1 drivers
v0x55c5d1747050_0 .net "Q0", 0 0, L_0x55c5d17490c0;  1 drivers
v0x55c5d1747140_0 .net "Ready", 0 0, L_0x55c5d1748660;  alias, 1 drivers
v0x55c5d1747270_0 .net "Reset", 0 0, v0x55c5d1747d10_0;  1 drivers
v0x55c5d1747310_0 .net "Shift_regs", 0 0, L_0x55c5d1748880;  1 drivers
v0x55c5d1747400_0 .net "Start", 0 0, v0x55c5d1747db0_0;  1 drivers
v0x55c5d17474a0_0 .net "Zero", 0 0, v0x55c5d1746740_0;  1 drivers
v0x55c5d1747590_0 .net "salida5", 0 0, L_0x55c5d17485c0;  1 drivers
v0x55c5d1747630_0 .net "salida6", 0 0, L_0x55c5d17484d0;  1 drivers
v0x55c5d17476d0_0 .net "salida7", 0 0, L_0x55c5d17483e0;  1 drivers
S_0x55c5d171ef50 .scope module, "TheController" "Controlador" 3 25, 4 60 0, S_0x55c5d171fb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "Start"
    .port_info 3 /INPUT 1 "Q0"
    .port_info 4 /INPUT 1 "Zero"
    .port_info 5 /INPUT 1 "Condicion4"
    .port_info 6 /INPUT 1 "Condicion5"
    .port_info 7 /INPUT 1 "Condicion6"
    .port_info 8 /OUTPUT 1 "Load_regs"
    .port_info 9 /OUTPUT 1 "Shift_regs"
    .port_info 10 /OUTPUT 1 "Add_regs"
    .port_info 11 /OUTPUT 1 "Decr_P"
    .port_info 12 /OUTPUT 1 "ready"
    .port_info 13 /OUTPUT 1 "salida5"
    .port_info 14 /OUTPUT 1 "salida6"
    .port_info 15 /OUTPUT 1 "salida7"
P_0x55c5d171ce80 .param/l "ANCHO_CONTADOR" 0 4 79, +C4<00000000000000000000000000001000>;
P_0x55c5d171cec0 .param/l "ANCHO_MEMORIA" 0 4 81, +C4<00000000000000000000000000000010100>;
P_0x55c5d171cf00 .param/l "BITS_SELECCION_SALTO" 0 4 80, +C4<00000000000000000000000000000011>;
v0x55c5d173ec40_0 .net "Add_regs", 0 0, L_0x55c5d17487e0;  alias, 1 drivers
L_0x7ffbb49630f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c5d173ed00_0 .net "Condicion4", 0 0, L_0x7ffbb49630f0;  1 drivers
L_0x7ffbb4963138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c5d173edc0_0 .net "Condicion5", 0 0, L_0x7ffbb4963138;  1 drivers
L_0x7ffbb4963180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c5d173ee60_0 .net "Condicion6", 0 0, L_0x7ffbb4963180;  1 drivers
v0x55c5d173ef20_0 .net "Cuenta_Direccion_Memoria", 7 0, v0x55c5d173e130_0;  1 drivers
v0x55c5d173f080_0 .net "Decr_P", 0 0, L_0x55c5d1748700;  alias, 1 drivers
v0x55c5d173f140_0 .net "Direccion_Salto", 7 0, L_0x55c5d17482a0;  1 drivers
v0x55c5d173f200_0 .net "Load_regs", 0 0, L_0x55c5d1748970;  alias, 1 drivers
v0x55c5d173f2a0_0 .net "Q0", 0 0, L_0x55c5d17490c0;  alias, 1 drivers
v0x55c5d173f360_0 .net "Seleccion_De_Condicion_Salto", 2 0, L_0x55c5d1748b10;  1 drivers
v0x55c5d173f420_0 .net "Senal_De_Carga_Contador", 0 0, v0x55c5d171a9b0_0;  1 drivers
v0x55c5d173f4c0_0 .net "Shift_regs", 0 0, L_0x55c5d1748880;  alias, 1 drivers
v0x55c5d173f560_0 .net "Start", 0 0, v0x55c5d1747db0_0;  alias, 1 drivers
v0x55c5d173f620_0 .net "Zero", 0 0, v0x55c5d1746740_0;  alias, 1 drivers
L_0x7ffbb4963060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c5d173f6e0_0 .net/2u *"_s12", 0 0, L_0x7ffbb4963060;  1 drivers
L_0x7ffbb49630a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c5d173f7c0_0 .net/2u *"_s14", 0 0, L_0x7ffbb49630a8;  1 drivers
v0x55c5d173f8a0_0 .net "clk", 0 0, v0x55c5d1747790_0;  alias, 1 drivers
v0x55c5d173f940_0 .net "ready", 0 0, L_0x55c5d1748660;  alias, 1 drivers
v0x55c5d173f9e0_0 .net "rst", 0 0, v0x55c5d1747d10_0;  alias, 1 drivers
v0x55c5d173fab0_0 .net "salida5", 0 0, L_0x55c5d17485c0;  alias, 1 drivers
v0x55c5d173fb50_0 .net "salida6", 0 0, L_0x55c5d17484d0;  alias, 1 drivers
v0x55c5d173fc10_0 .net "salida7", 0 0, L_0x55c5d17483e0;  alias, 1 drivers
v0x55c5d173fcd0_0 .net "tmp0", 0 0, L_0x55c5d1748a10;  1 drivers
L_0x55c5d17482a0 .part L_0x55c5d1709bd0, 12, 8;
L_0x55c5d17483e0 .part L_0x55c5d1709bd0, 11, 1;
L_0x55c5d17484d0 .part L_0x55c5d1709bd0, 10, 1;
L_0x55c5d17485c0 .part L_0x55c5d1709bd0, 9, 1;
L_0x55c5d1748660 .part L_0x55c5d1709bd0, 8, 1;
L_0x55c5d1748700 .part L_0x55c5d1709bd0, 7, 1;
L_0x55c5d17487e0 .part L_0x55c5d1709bd0, 6, 1;
L_0x55c5d1748880 .part L_0x55c5d1709bd0, 5, 1;
L_0x55c5d1748970 .part L_0x55c5d1709bd0, 4, 1;
L_0x55c5d1748a10 .part L_0x55c5d1709bd0, 3, 1;
L_0x55c5d1748b10 .part L_0x55c5d1709bd0, 0, 3;
LS_0x55c5d1748bb0_0_0 .concat [ 1 1 1 1], L_0x7ffbb49630a8, v0x55c5d1747db0_0, L_0x55c5d17490c0, v0x55c5d1746740_0;
LS_0x55c5d1748bb0_0_4 .concat [ 1 1 1 1], L_0x7ffbb49630f0, L_0x7ffbb4963138, L_0x7ffbb4963180, L_0x7ffbb4963060;
L_0x55c5d1748bb0 .concat [ 4 4 0 0], LS_0x55c5d1748bb0_0_0, LS_0x55c5d1748bb0_0_4;
S_0x55c5d171f240 .scope module, "MUX" "MuxCondiciones" 4 116, 4 6 0, S_0x55c5d171ef50;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "sel"
    .port_info 1 /INPUT 8 "in_bits"
    .port_info 2 /OUTPUT 1 "out"
P_0x55c5d170e620 .param/l "SEL_BITS" 0 4 6, +C4<00000000000000000000000000000011>;
v0x55c5d1721b50_0 .net "in_bits", 7 0, L_0x55c5d1748bb0;  1 drivers
v0x55c5d171a9b0_0 .var "out", 0 0;
v0x55c5d171e700_0 .net "sel", 2 0, L_0x55c5d1748b10;  alias, 1 drivers
E_0x55c5d16fb8e0 .event edge, v0x55c5d171e700_0, v0x55c5d1721b50_0;
S_0x55c5d173dba0 .scope module, "Uconta" "CounterWithLoad" 4 91, 4 19 0, S_0x55c5d171ef50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "LD_C"
    .port_info 3 /INPUT 8 "CuentaEntrada"
    .port_info 4 /OUTPUT 8 "cuenta"
P_0x55c5d173dd70 .param/l "ANCHO" 0 4 19, +C4<00000000000000000000000000001000>;
v0x55c5d171c670_0 .net "CuentaEntrada", 7 0, L_0x55c5d17482a0;  alias, 1 drivers
v0x55c5d173df70_0 .net "LD_C", 0 0, v0x55c5d171a9b0_0;  alias, 1 drivers
v0x55c5d173e060_0 .net "clk", 0 0, v0x55c5d1747790_0;  alias, 1 drivers
v0x55c5d173e130_0 .var "cuenta", 7 0;
v0x55c5d173e1d0_0 .net "rst", 0 0, v0x55c5d1747d10_0;  alias, 1 drivers
E_0x55c5d16fbae0 .event posedge, v0x55c5d173e060_0;
S_0x55c5d173e380 .scope module, "Umem" "SimpleRom" 4 99, 4 40 0, S_0x55c5d171ef50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /OUTPUT 20 "Do"
P_0x55c5d171b940 .param/l "ANCHO" 0 4 40, +C4<00000000000000000000000000000010100>;
P_0x55c5d171b980 .param/l "ANCHO_DIR" 0 4 40, +C4<00000000000000000000000000001000>;
L_0x55c5d1709bd0/d .functor BUFZ 20, L_0x55c5d1747ea0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x55c5d1709bd0 .delay 20 (5000,5000,5000) L_0x55c5d1709bd0/d;
v0x55c5d173e5a0_0 .net "A", 7 0, v0x55c5d173e130_0;  alias, 1 drivers
v0x55c5d173e760_0 .net "Do", 19 0, L_0x55c5d1709bd0;  1 drivers
v0x55c5d173e820 .array "MATRIX", 255 0, 19 0;
v0x55c5d173e8f0_0 .net *"_s0", 19 0, L_0x55c5d1747ea0;  1 drivers
v0x55c5d173e9d0_0 .net *"_s2", 9 0, L_0x55c5d1747f60;  1 drivers
L_0x7ffbb4963018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c5d173eb00_0 .net *"_s5", 1 0, L_0x7ffbb4963018;  1 drivers
L_0x55c5d1747ea0 .array/port v0x55c5d173e820, L_0x55c5d1747f60;
L_0x55c5d1747f60 .concat [ 8 2 0 0], v0x55c5d173e130_0, L_0x7ffbb4963018;
S_0x55c5d173ff90 .scope module, "TheDatapath" "Datapath" 3 45, 5 3 0, S_0x55c5d171fb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Load_regs"
    .port_info 2 /INPUT 1 "Shift_regs"
    .port_info 3 /INPUT 1 "Add_regs"
    .port_info 4 /INPUT 1 "Decr_P"
    .port_info 5 /INPUT 8 "Multiplicando"
    .port_info 6 /INPUT 8 "Multiplicador"
    .port_info 7 /OUTPUT 17 "Producto"
    .port_info 8 /OUTPUT 1 "Zero"
    .port_info 9 /OUTPUT 1 "Q_Cero"
P_0x55c5d1740180 .param/l "ANCHO" 0 5 3, +C4<00000000000000000000000000001000>;
v0x55c5d1745a70_0 .net "Add_regs", 0 0, L_0x55c5d17487e0;  alias, 1 drivers
v0x55c5d1745b60_0 .net "Contador", 3 0, v0x55c5d1743750_0;  1 drivers
v0x55c5d1745c30_0 .var "Control", 3 0;
v0x55c5d1745d00_0 .net "Decr_P", 0 0, L_0x55c5d1748700;  alias, 1 drivers
v0x55c5d1745dd0_0 .net "Load_regs", 0 0, L_0x55c5d1748970;  alias, 1 drivers
v0x55c5d1745e70_0 .net "Multiplicador", 7 0, v0x55c5d1747960_0;  alias, 1 drivers
v0x55c5d1745f40_0 .net "Multiplicando", 7 0, v0x55c5d1747a20_0;  alias, 1 drivers
v0x55c5d1746010_0 .net "OUT_REGA_IN_SUMA", 7 0, v0x55c5d17411b0_0;  1 drivers
v0x55c5d1746100_0 .net "OUT_REGB_IN_SUMA", 7 0, v0x55c5d17424a0_0;  1 drivers
v0x55c5d1746230_0 .net "OUT_REGQ", 7 0, v0x55c5d1744a90_0;  1 drivers
v0x55c5d1746320_0 .net "OUT_SUMADOR_IN_REGA", 7 0, v0x55c5d1745800_0;  1 drivers
v0x55c5d1746430_0 .net "Producto", 16 0, L_0x55c5d1748f90;  alias, 1 drivers
v0x55c5d1746510_0 .net "Q_Cero", 0 0, L_0x55c5d17490c0;  alias, 1 drivers
v0x55c5d17465b0_0 .net "Shift_regs", 0 0, L_0x55c5d1748880;  alias, 1 drivers
v0x55c5d1746650_0 .net "Suma_MSB", 0 0, v0x55c5d1745710_0;  1 drivers
v0x55c5d1746740_0 .var "Zero", 0 0;
v0x55c5d17467e0_0 .net "clk", 0 0, v0x55c5d1747790_0;  alias, 1 drivers
o0x7ffbb49acb58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c5d1746880_0 .net "rst", 0 0, o0x7ffbb49acb58;  0 drivers
E_0x55c5d1721e60 .event edge, v0x55c5d1743750_0;
E_0x55c5d1722270 .event edge, v0x55c5d173ec40_0, v0x55c5d173f4c0_0, v0x55c5d173f080_0, v0x55c5d173f200_0;
L_0x55c5d1748ef0 .part v0x55c5d17411b0_0, 0, 1;
L_0x55c5d1748f90 .concat [ 8 8 1 0], v0x55c5d1744a90_0, v0x55c5d17411b0_0, v0x55c5d1745710_0;
L_0x55c5d17490c0 .part v0x55c5d1744a90_0, 0, 1;
S_0x55c5d17403a0 .scope module, "REGISTRO_A" "RegistroUniversal" 5 34, 6 3 0, S_0x55c5d173ff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x55c5d1740590 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55c5d17405d0 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x55c5d1740610 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x55c5d1740650 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x55c5d1740690 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x55c5d17406d0 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x55c5d1740e20_0 .net "Control", 3 0, v0x55c5d1745c30_0;  1 drivers
L_0x7ffbb4963210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d1740f20_0 .net "EntradaParalela", 7 0, L_0x7ffbb4963210;  1 drivers
v0x55c5d1741000_0 .net "InHaciaDerecha", 0 0, v0x55c5d1745710_0;  alias, 1 drivers
v0x55c5d17410d0_0 .net "ResultadoSuma", 7 0, v0x55c5d1745800_0;  alias, 1 drivers
v0x55c5d17411b0_0 .var "Salida", 7 0;
v0x55c5d17412e0_0 .net "clk", 0 0, v0x55c5d1747790_0;  alias, 1 drivers
v0x55c5d17413d0_0 .var "next_state", 7 0;
v0x55c5d17414b0_0 .net "rst", 0 0, o0x7ffbb49acb58;  alias, 0 drivers
v0x55c5d1741570_0 .var "state", 7 0;
E_0x55c5d1740ae0 .event edge, v0x55c5d1741570_0;
E_0x55c5d1740b40 .event negedge, v0x55c5d173e060_0;
S_0x55c5d1740ba0 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x55c5d17403a0;
 .timescale -9 -12;
E_0x55c5d1740d90/0 .event edge, v0x55c5d1740e20_0, v0x55c5d1741570_0, v0x55c5d17410d0_0, v0x55c5d1741000_0;
E_0x55c5d1740d90/1 .event edge, v0x55c5d1740f20_0;
E_0x55c5d1740d90 .event/or E_0x55c5d1740d90/0, E_0x55c5d1740d90/1;
S_0x55c5d1741770 .scope module, "REGISTRO_B" "RegistroUniversal" 5 54, 6 3 0, S_0x55c5d173ff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x55c5d1741910 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55c5d1741950 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x55c5d1741990 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x55c5d17419d0 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x55c5d1741a10 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x55c5d1741a50 .param/l "Shift_regs" 0 6 13, C4<0100>;
L_0x7ffbb4963258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55c5d1742140_0 .net "Control", 3 0, L_0x7ffbb4963258;  1 drivers
v0x55c5d1742240_0 .net "EntradaParalela", 7 0, v0x55c5d1747a20_0;  alias, 1 drivers
L_0x7ffbb49632a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c5d1742320_0 .net "InHaciaDerecha", 0 0, L_0x7ffbb49632a0;  1 drivers
L_0x7ffbb49632e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55c5d17423c0_0 .net "ResultadoSuma", 7 0, L_0x7ffbb49632e8;  1 drivers
v0x55c5d17424a0_0 .var "Salida", 7 0;
v0x55c5d17425d0_0 .net "clk", 0 0, v0x55c5d1747790_0;  alias, 1 drivers
v0x55c5d1742670_0 .var "next_state", 7 0;
v0x55c5d1742750_0 .net "rst", 0 0, o0x7ffbb49acb58;  alias, 0 drivers
v0x55c5d17427f0_0 .var "state", 7 0;
E_0x55c5d1741e60 .event edge, v0x55c5d17427f0_0;
S_0x55c5d1741ec0 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x55c5d1741770;
 .timescale -9 -12;
E_0x55c5d17420b0/0 .event edge, v0x55c5d1742140_0, v0x55c5d17427f0_0, v0x55c5d17423c0_0, v0x55c5d1742320_0;
E_0x55c5d17420b0/1 .event edge, v0x55c5d1742240_0;
E_0x55c5d17420b0 .event/or E_0x55c5d17420b0/0, E_0x55c5d17420b0/1;
S_0x55c5d17429d0 .scope module, "REGISTRO_P" "RegistroUniversal" 5 64, 6 3 0, S_0x55c5d173ff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 4 "ResultadoSuma"
    .port_info 5 /INPUT 4 "EntradaParalela"
    .port_info 6 /OUTPUT 4 "Salida"
P_0x55c5d1742b80 .param/l "ANCHO" 0 6 3, +C4<000000000000000000000000000000100>;
P_0x55c5d1742bc0 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x55c5d1742c00 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x55c5d1742c40 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x55c5d1742c80 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x55c5d1742cc0 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x55c5d17433d0_0 .net "Control", 3 0, v0x55c5d1745c30_0;  alias, 1 drivers
L_0x7ffbb49633c0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55c5d17434e0_0 .net "EntradaParalela", 3 0, L_0x7ffbb49633c0;  1 drivers
L_0x7ffbb4963330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c5d17435a0_0 .net "InHaciaDerecha", 0 0, L_0x7ffbb4963330;  1 drivers
L_0x7ffbb4963378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c5d1743670_0 .net "ResultadoSuma", 3 0, L_0x7ffbb4963378;  1 drivers
v0x55c5d1743750_0 .var "Salida", 3 0;
v0x55c5d1743880_0 .net "clk", 0 0, v0x55c5d1747790_0;  alias, 1 drivers
v0x55c5d1743920_0 .var "next_state", 3 0;
v0x55c5d1743a00_0 .net "rst", 0 0, o0x7ffbb49acb58;  alias, 0 drivers
v0x55c5d1743aa0_0 .var "state", 3 0;
E_0x55c5d1743100 .event edge, v0x55c5d1743aa0_0;
S_0x55c5d1743160 .scope generate, "genblk2" "genblk2" 6 22, 6 22 0, S_0x55c5d17429d0;
 .timescale -9 -12;
E_0x55c5d1743350 .event edge, v0x55c5d1740e20_0, v0x55c5d1743aa0_0, v0x55c5d17434e0_0;
S_0x55c5d1743d30 .scope module, "REGISTRO_Q" "RegistroUniversal" 5 44, 6 3 0, S_0x55c5d173ff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x55c5d1743eb0 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x55c5d1743ef0 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x55c5d1743f30 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x55c5d1743f70 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x55c5d1743fb0 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x55c5d1743ff0 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x55c5d1744700_0 .net "Control", 3 0, v0x55c5d1745c30_0;  alias, 1 drivers
v0x55c5d1744830_0 .net "EntradaParalela", 7 0, v0x55c5d1747960_0;  alias, 1 drivers
v0x55c5d1744910_0 .net "InHaciaDerecha", 0 0, L_0x55c5d1748ef0;  1 drivers
v0x55c5d17449b0_0 .net "ResultadoSuma", 7 0, v0x55c5d1744a90_0;  alias, 1 drivers
v0x55c5d1744a90_0 .var "Salida", 7 0;
v0x55c5d1744ba0_0 .net "clk", 0 0, v0x55c5d1747790_0;  alias, 1 drivers
v0x55c5d1744c40_0 .var "next_state", 7 0;
v0x55c5d1744d00_0 .net "rst", 0 0, o0x7ffbb49acb58;  alias, 0 drivers
v0x55c5d1744da0_0 .var "state", 7 0;
E_0x55c5d1744420 .event edge, v0x55c5d1744da0_0;
S_0x55c5d1744480 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x55c5d1743d30;
 .timescale -9 -12;
E_0x55c5d1744670/0 .event edge, v0x55c5d1740e20_0, v0x55c5d1744da0_0, v0x55c5d17449b0_0, v0x55c5d1744910_0;
E_0x55c5d1744670/1 .event edge, v0x55c5d1744830_0;
E_0x55c5d1744670 .event/or E_0x55c5d1744670/0, E_0x55c5d1744670/1;
S_0x55c5d1744fa0 .scope module, "SUMA" "Sumador" 5 32, 7 3 0, S_0x55c5d173ff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 4 "Control"
    .port_info 4 /OUTPUT 8 "sum"
    .port_info 5 /OUTPUT 1 "cout"
P_0x55c5d1745170 .param/l "ANCHO" 0 7 3, +C4<00000000000000000000000000001000>;
v0x55c5d17453d0_0 .net "Control", 3 0, v0x55c5d1745c30_0;  alias, 1 drivers
v0x55c5d17454b0_0 .net "a", 7 0, v0x55c5d17411b0_0;  alias, 1 drivers
v0x55c5d1745570_0 .net "b", 7 0, v0x55c5d17424a0_0;  alias, 1 drivers
L_0x7ffbb49631c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c5d1745670_0 .net "cin", 0 0, L_0x7ffbb49631c8;  1 drivers
v0x55c5d1745710_0 .var "cout", 0 0;
v0x55c5d1745800_0 .var "sum", 7 0;
v0x55c5d17458d0_0 .var "sumita", 8 0;
E_0x55c5d1745340 .event edge, v0x55c5d17411b0_0, v0x55c5d17424a0_0, v0x55c5d1740e20_0, v0x55c5d17458d0_0;
    .scope S_0x55c5d173dba0;
T_0 ;
    %wait E_0x55c5d16fbae0;
    %load/vec4 v0x55c5d173e1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c5d173e130_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c5d173df70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c5d171c670_0;
    %assign/vec4 v0x55c5d173e130_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55c5d173e130_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55c5d173e130_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c5d173e380;
T_1 ;
    %vpi_call 4 52 "$readmemh", "rom_content_t.mem", v0x55c5d173e820 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55c5d171f240;
T_2 ;
    %wait E_0x55c5d16fb8e0;
    %load/vec4 v0x55c5d1721b50_0;
    %load/vec4 v0x55c5d171e700_0;
    %part/u 1;
    %store/vec4 v0x55c5d171a9b0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c5d1744fa0;
T_3 ;
    %wait E_0x55c5d1745340;
    %load/vec4 v0x55c5d17454b0_0;
    %pad/u 9;
    %load/vec4 v0x55c5d1745570_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x55c5d17458d0_0, 0, 9;
    %load/vec4 v0x55c5d17453d0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55c5d17458d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55c5d1745800_0, 0, 8;
    %load/vec4 v0x55c5d17458d0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x55c5d1745710_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x55c5d17453d0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5d1745800_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d1745710_0, 0, 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c5d1740ba0;
T_4 ;
    %wait E_0x55c5d1740d90;
    %load/vec4 v0x55c5d1740e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %load/vec4 v0x55c5d1741570_0;
    %store/vec4 v0x55c5d17413d0_0, 0, 8;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x55c5d1741570_0;
    %store/vec4 v0x55c5d17413d0_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x55c5d17410d0_0;
    %store/vec4 v0x55c5d17413d0_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x55c5d1741000_0;
    %load/vec4 v0x55c5d1741570_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5d17413d0_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x55c5d1741570_0;
    %store/vec4 v0x55c5d17413d0_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x55c5d1740f20_0;
    %store/vec4 v0x55c5d17413d0_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c5d17403a0;
T_5 ;
    %wait E_0x55c5d1740b40;
    %load/vec4 v0x55c5d17414b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c5d1741570_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c5d17413d0_0;
    %assign/vec4 v0x55c5d1741570_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c5d17403a0;
T_6 ;
    %wait E_0x55c5d1740ae0;
    %load/vec4 v0x55c5d1741570_0;
    %store/vec4 v0x55c5d17411b0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c5d1744480;
T_7 ;
    %wait E_0x55c5d1744670;
    %load/vec4 v0x55c5d1744700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %load/vec4 v0x55c5d1744da0_0;
    %store/vec4 v0x55c5d1744c40_0, 0, 8;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x55c5d1744da0_0;
    %store/vec4 v0x55c5d1744c40_0, 0, 8;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x55c5d17449b0_0;
    %store/vec4 v0x55c5d1744c40_0, 0, 8;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x55c5d1744910_0;
    %load/vec4 v0x55c5d1744da0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5d1744c40_0, 0, 8;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x55c5d1744da0_0;
    %store/vec4 v0x55c5d1744c40_0, 0, 8;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x55c5d1744830_0;
    %store/vec4 v0x55c5d1744c40_0, 0, 8;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c5d1743d30;
T_8 ;
    %wait E_0x55c5d1740b40;
    %load/vec4 v0x55c5d1744d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c5d1744da0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c5d1744c40_0;
    %assign/vec4 v0x55c5d1744da0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c5d1743d30;
T_9 ;
    %wait E_0x55c5d1744420;
    %load/vec4 v0x55c5d1744da0_0;
    %store/vec4 v0x55c5d1744a90_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c5d1741ec0;
T_10 ;
    %wait E_0x55c5d17420b0;
    %load/vec4 v0x55c5d1742140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %load/vec4 v0x55c5d17427f0_0;
    %store/vec4 v0x55c5d1742670_0, 0, 8;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x55c5d17427f0_0;
    %store/vec4 v0x55c5d1742670_0, 0, 8;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x55c5d17423c0_0;
    %store/vec4 v0x55c5d1742670_0, 0, 8;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x55c5d1742320_0;
    %load/vec4 v0x55c5d17427f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5d1742670_0, 0, 8;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x55c5d17427f0_0;
    %store/vec4 v0x55c5d1742670_0, 0, 8;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x55c5d1742240_0;
    %store/vec4 v0x55c5d1742670_0, 0, 8;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55c5d1741770;
T_11 ;
    %wait E_0x55c5d1740b40;
    %load/vec4 v0x55c5d1742750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c5d17427f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55c5d1742670_0;
    %assign/vec4 v0x55c5d17427f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c5d1741770;
T_12 ;
    %wait E_0x55c5d1741e60;
    %load/vec4 v0x55c5d17427f0_0;
    %store/vec4 v0x55c5d17424a0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55c5d1743160;
T_13 ;
    %wait E_0x55c5d1743350;
    %load/vec4 v0x55c5d17433d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %load/vec4 v0x55c5d1743aa0_0;
    %store/vec4 v0x55c5d1743920_0, 0, 4;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x55c5d1743aa0_0;
    %store/vec4 v0x55c5d1743920_0, 0, 4;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x55c5d1743aa0_0;
    %store/vec4 v0x55c5d1743920_0, 0, 4;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x55c5d1743aa0_0;
    %store/vec4 v0x55c5d1743920_0, 0, 4;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x55c5d1743aa0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55c5d1743920_0, 0, 4;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x55c5d17434e0_0;
    %store/vec4 v0x55c5d1743920_0, 0, 4;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55c5d17429d0;
T_14 ;
    %wait E_0x55c5d1740b40;
    %load/vec4 v0x55c5d1743a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5d1743aa0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55c5d1743920_0;
    %assign/vec4 v0x55c5d1743aa0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c5d17429d0;
T_15 ;
    %wait E_0x55c5d1743100;
    %load/vec4 v0x55c5d1743aa0_0;
    %store/vec4 v0x55c5d1743750_0, 0, 4;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55c5d173ff90;
T_16 ;
    %wait E_0x55c5d1722270;
    %load/vec4 v0x55c5d1745a70_0;
    %load/vec4 v0x55c5d17465b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5d1745d00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5d1745dd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5d1745c30_0, 0, 4;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55c5d173ff90;
T_17 ;
    %wait E_0x55c5d1721e60;
    %load/vec4 v0x55c5d1745b60_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d1746740_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d1746740_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55c5d171b080;
T_18 ;
    %vpi_call 2 23 "$dumpfile", "Multiplicador.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c5d171b080 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x55c5d171b080;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d1747790_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x55c5d171b080;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x55c5d1747790_0;
    %inv;
    %store/vec4 v0x55c5d1747790_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55c5d171b080;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d1747d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d1747db0_0, 0, 1;
    %pushi/vec4 215, 0, 8;
    %store/vec4 v0x55c5d1747960_0, 0, 8;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x55c5d1747a20_0, 0, 8;
    %wait E_0x55c5d1740b40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d1747d10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d1747db0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d1747db0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x55c5d1747960_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x55c5d1747a20_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5d1747db0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5d1747db0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_Multiplicador.v";
    "Multiplicador.v";
    "Controller.v";
    "Datapath.v";
    "RegistroUniversal.v";
    "Sumador.v";
