--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml MIL_RXD.twx MIL_RXD.ncd -o MIL_RXD.twr MIL_RXD.pcf

Design file:              MIL_RXD.ncd
Physical constraint file: MIL_RXD.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
In_N        |   -0.369(R)|    1.714(R)|clk_BUFGP         |   0.000|
In_P        |    2.999(R)|    1.079(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
D_RXN       |    7.026(R)|clk_BUFGP         |   0.000|
D_RXP       |    6.587(R)|clk_BUFGP         |   0.000|
FT_cp       |    7.034(R)|clk_BUFGP         |   0.000|
RXN         |    6.845(R)|clk_BUFGP         |   0.000|
RXP         |    8.115(R)|clk_BUFGP         |   0.000|
T_dat_rx    |    7.644(R)|clk_BUFGP         |   0.000|
T_end       |    8.815(R)|clk_BUFGP         |   0.000|
cb_tact<0>  |    7.281(R)|clk_BUFGP         |   0.000|
cb_tact<1>  |    8.262(R)|clk_BUFGP         |   0.000|
cb_tact<2>  |    7.772(R)|clk_BUFGP         |   0.000|
cb_tact<3>  |    7.145(R)|clk_BUFGP         |   0.000|
cb_tact<4>  |    6.605(R)|clk_BUFGP         |   0.000|
cb_tact<5>  |    7.537(R)|clk_BUFGP         |   0.000|
cb_tact<6>  |    7.522(R)|clk_BUFGP         |   0.000|
ce_bit      |    9.683(R)|clk_BUFGP         |   0.000|
ce_tact     |    8.853(R)|clk_BUFGP         |   0.000|
dRXPN       |    7.772(R)|clk_BUFGP         |   0.000|
data<0>     |    7.223(R)|clk_BUFGP         |   0.000|
data<1>     |    7.407(R)|clk_BUFGP         |   0.000|
data<2>     |    7.333(R)|clk_BUFGP         |   0.000|
data<3>     |    7.564(R)|clk_BUFGP         |   0.000|
data<4>     |    6.562(R)|clk_BUFGP         |   0.000|
data<5>     |    7.293(R)|clk_BUFGP         |   0.000|
data<6>     |    7.805(R)|clk_BUFGP         |   0.000|
data<7>     |    7.736(R)|clk_BUFGP         |   0.000|
data<8>     |    7.626(R)|clk_BUFGP         |   0.000|
data<9>     |    7.021(R)|clk_BUFGP         |   0.000|
data<10>    |    6.520(R)|clk_BUFGP         |   0.000|
data<11>    |    7.208(R)|clk_BUFGP         |   0.000|
data<12>    |    7.788(R)|clk_BUFGP         |   0.000|
data<13>    |    7.829(R)|clk_BUFGP         |   0.000|
data<14>    |    7.797(R)|clk_BUFGP         |   0.000|
data<15>    |    7.326(R)|clk_BUFGP         |   0.000|
en_rx       |    7.052(R)|clk_BUFGP         |   0.000|
en_wr       |    8.672(R)|clk_BUFGP         |   0.000|
ok_SY_CW    |    8.988(R)|clk_BUFGP         |   0.000|
ok_SY_DW    |    8.801(R)|clk_BUFGP         |   0.000|
ok_rx       |    9.797(R)|clk_BUFGP         |   0.000|
sr_dat      |    7.479(R)|clk_BUFGP         |   0.000|
we_bit      |    8.833(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.758|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
In_P           |ce_bit         |    7.136|
In_P           |dRXPN          |    5.826|
---------------+---------------+---------+


Analysis completed Thu Mar 22 11:29:36 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 99 MB



