#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jun 19 19:30:52 2017
# Process ID: 8144
# Current directory: C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.runs/synth_1
# Command line: vivado.exe -log lab_6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_6.tcl
# Log file: C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.runs/synth_1/lab_6.vds
# Journal file: C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab_6.tcl -notrace
Command: synth_design -top lab_6 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13284 
WARNING: [Synth 8-992] kbs_tot is already implicitly declared earlier [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/lab_6.v:37]
WARNING: [Synth 8-992] data is already implicitly declared earlier [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/lab_6.v:38]
WARNING: [Synth 8-992] data_type is already implicitly declared earlier [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/lab_6.v:39]
WARNING: [Synth 8-992] parity_error is already implicitly declared earlier [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/lab_6.v:40]
WARNING: [Synth 8-2292] literal value truncated to fit in 12 bits [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/lab_6.v:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 293.125 ; gain = 83.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_6' [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/lab_6.v:1]
	Parameter CUADRILLA_XI bound to: 212 - type: integer 
	Parameter CUADRILLA_XF bound to: 812 - type: integer 
	Parameter CUADRILLA_YI bound to: 184 - type: integer 
	Parameter CUADRILLA_YF bound to: 584 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.runs/synth_1/.Xil/Vivado-8144-LaptopDiewo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.runs/synth_1/.Xil/Vivado-8144-LaptopDiewo/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'inst' of module 'clk_wiz_0' requires 4 connections, but only 3 given [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/lab_6.v:23]
INFO: [Synth 8-638] synthesizing module 'driver_vga_640x480' [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/driver_vga.v:15]
	Parameter hpixels bound to: 11'b10101010000 
	Parameter vlines bound to: 11'b01100100101 
	Parameter hfp bound to: 11'b00001000000 
	Parameter hsc bound to: 11'b00001101000 
	Parameter hbp bound to: 11'b00010101000 
	Parameter vfp bound to: 11'b00000000011 
	Parameter vsc bound to: 11'b00000000100 
	Parameter vbp bound to: 11'b00000011110 
INFO: [Synth 8-256] done synthesizing module 'driver_vga_640x480' (2#1) [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/driver_vga.v:15]
INFO: [Synth 8-638] synthesizing module 'kbd_ms' [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/kbd_ms.v:38]
INFO: [Synth 8-638] synthesizing module 'ps2_read_ms' [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/kbd_ms.v:174]
INFO: [Synth 8-256] done synthesizing module 'ps2_read_ms' (3#1) [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/kbd_ms.v:174]
INFO: [Synth 8-256] done synthesizing module 'kbd_ms' (4#1) [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/kbd_ms.v:38]
INFO: [Synth 8-638] synthesizing module 'template_6x4_600x400' [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/templates.v:29]
	Parameter d_col bound to: 8'b00011001 
	Parameter d_row bound to: 7'b0011001 
	Parameter zeros_col bound to: 2'b00 
	Parameter zeros_row bound to: 2'b00 
	Parameter CUADRILLA_XI bound to: 212 - type: integer 
	Parameter CUADRILLA_XF bound to: 812 - type: integer 
	Parameter CUADRILLA_YI bound to: 184 - type: integer 
	Parameter CUADRILLA_YF bound to: 584 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'template_6x4_600x400' (5#1) [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/templates.v:29]
INFO: [Synth 8-638] synthesizing module 'hello_world_text_square' [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/hello_world.v:34]
	Parameter ancho_pixel bound to: 2'b11 
	Parameter MENU_X_LOCATION bound to: 11'b00001000110 
	Parameter MENU_Y_LOCATION bound to: 11'b00000110010 
	Parameter CHARACTER_WIDTH bound to: 8'b00000101 
	Parameter CHARACTER_HEIGHT bound to: 8'b00001000 
	Parameter MAX_CHARACTER_LINE bound to: 10 - type: integer 
	Parameter MAX_NUMBER_LINES bound to: 2 - type: integer 
	Parameter MENU_WIDTH bound to: 180 - type: integer 
	Parameter MENU_HEIGHT bound to: 48 - type: integer 
	Parameter MENU_X_TOP bound to: 250 - type: integer 
	Parameter MENU_Y_TOP bound to: 98 - type: integer 
INFO: [Synth 8-638] synthesizing module 'characters' [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:21]
WARNING: [Synth 8-3848] Net vect_num_5 in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:59]
WARNING: [Synth 8-3848] Net vect_num_6 in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:60]
WARNING: [Synth 8-3848] Net vect_num_7 in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:61]
WARNING: [Synth 8-3848] Net vect_num_8 in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:62]
WARNING: [Synth 8-3848] Net vect_num_9 in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:63]
WARNING: [Synth 8-3848] Net vect_num_p in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:64]
WARNING: [Synth 8-3848] Net vect_char_space in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:52]
WARNING: [Synth 8-3848] Net vect_char_p in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:40]
WARNING: [Synth 8-3848] Net vect_char_q in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:41]
WARNING: [Synth 8-3848] Net vect_char_r in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:42]
WARNING: [Synth 8-3848] Net vect_char_s in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:43]
WARNING: [Synth 8-3848] Net vect_char_t in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:44]
WARNING: [Synth 8-3848] Net vect_char_u in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:45]
WARNING: [Synth 8-3848] Net vect_char_v in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:46]
WARNING: [Synth 8-3848] Net vect_char_w in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:47]
WARNING: [Synth 8-3848] Net vect_char_x in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:48]
WARNING: [Synth 8-3848] Net vect_char_y in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:49]
WARNING: [Synth 8-3848] Net vect_char_z in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:50]
WARNING: [Synth 8-3848] Net vect_char_nn in module/entity characters does not have driver. [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:51]
INFO: [Synth 8-256] done synthesizing module 'characters' (6#1) [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/characters.v:21]
INFO: [Synth 8-256] done synthesizing module 'hello_world_text_square' (7#1) [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/hello_world.v:34]
INFO: [Synth 8-256] done synthesizing module 'lab_6' (8#1) [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/lab_6.v:1]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[15]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[14]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[13]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[12]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[11]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[10]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[9]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[8]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[7]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[6]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[5]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[4]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[3]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[2]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[1]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 313.797 ; gain = 104.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 313.797 ; gain = 104.293
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'inst' [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/sources_1/imports/Lab6_PS2_VGA_reference/lab_6.v:23]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.runs/synth_1/.Xil/Vivado-8144-LaptopDiewo/dcp/clk_wiz_0_in_context.xdc] for cell 'inst'
Finished Parsing XDC File [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.runs/synth_1/.Xil/Vivado-8144-LaptopDiewo/dcp/clk_wiz_0_in_context.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]
Finished Parsing XDC File [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab_6_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab_6_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 636.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 636.547 ; gain = 427.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 636.547 ; gain = 427.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.runs/synth_1/.Xil/Vivado-8144-LaptopDiewo/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.runs/synth_1/.Xil/Vivado-8144-LaptopDiewo/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 636.547 ; gain = 427.043
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "kds_state_machine_next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "kds_state_machine_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kds_state_machine_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_data_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_type_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kbs_tot_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "contador_pixels_verticales_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "push_menu_minimat_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "push_menu_minimat_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "menu_character_position_y_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 636.547 ; gain = 427.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
Module driver_vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 5     
Module ps2_read_ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module kbd_ms 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module template_6x4_600x400 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module hello_world_text_square 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "m_kd/kds_state_machine_next0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[15]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[14]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[13]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[12]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[11]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[10]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[9]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[8]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[7]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[6]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[5]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[4]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[3]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[2]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[1]
WARNING: [Synth 8-3331] design lab_6 has unconnected port SW[0]
WARNING: [Synth 8-3332] Sequential element (m_hw/menu_character_position_y_reg[5]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_hw/menu_character_position_y_reg[4]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_hw/menu_character_position_y_reg[3]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_hw/menu_character_position_y_reg[2]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_hw/menu_character_position_y_reg[1]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/kc_s_reg[1]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/kc_s_reg[0]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_in_counter_reg[3]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_in_counter_reg[2]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_in_counter_reg[1]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_in_counter_reg[0]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/parity_error_reg) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/kd_s_reg[1]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/kd_s_reg[0]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/shift_reg[10]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/shift_reg[9]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/shift_reg[8]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/shift_reg[7]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/shift_reg[6]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/shift_reg[5]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/shift_reg[4]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/shift_reg[3]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/shift_reg[2]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/new_data_available_reg) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/kbs_0_reg) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_reg[7]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_reg[6]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_reg[5]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_reg[4]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_reg[3]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_reg[2]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_reg[1]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/m_ps2read/data_reg[0]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/kds_state_machine_reg[3]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/kds_state_machine_reg[2]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/kds_state_machine_reg[1]) is unused and will be removed from module lab_6.
WARNING: [Synth 8-3332] Sequential element (m_kd/kds_state_machine_reg[0]) is unused and will be removed from module lab_6.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 636.547 ; gain = 427.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/clk_out1' to pin 'inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 636.547 ; gain = 427.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 652.836 ; gain = 443.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 660.699 ; gain = 451.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 660.699 ; gain = 451.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 660.699 ; gain = 451.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 660.699 ; gain = 451.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 660.699 ; gain = 451.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 660.699 ; gain = 451.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 660.699 ; gain = 451.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     6|
|3     |LUT1      |    12|
|4     |LUT2      |    28|
|5     |LUT3      |    26|
|6     |LUT4      |    48|
|7     |LUT5      |    45|
|8     |LUT6      |   132|
|9     |MUXF7     |     5|
|10    |MUXF8     |     1|
|11    |FDRE      |    77|
|12    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+-------------+------------------------+------+
|      |Instance     |Module                  |Cells |
+------+-------------+------------------------+------+
|1     |top          |                        |   396|
|2     |  m_driver   |driver_vga_640x480      |   200|
|3     |  m_hw       |hello_world_text_square |   123|
|4     |  template_1 |template_6x4_600x400    |    57|
+------+-------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 660.699 ; gain = 451.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 660.699 ; gain = 128.098
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 660.699 ; gain = 451.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 660.699 ; gain = 451.195
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/LabDigitales2017/Lab6_Prev_Preg9/Lab6_Prev_Preg9.runs/synth_1/lab_6.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 660.699 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 19 19:32:02 2017...
