{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675534938066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675534938067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 04 21:52:17 2023 " "Processing started: Sat Feb 04 21:52:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675534938067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675534938067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675534938067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1675534938608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938701 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sram_Controller.v(42) " "Verilog HDL information at Sram_Controller.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1675534938711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sram_Controller.v(137) " "Verilog HDL warning at Sram_Controller.v(137): extended using \"x\" or \"z\"" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1675534938712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sram_Controller " "Found entity 1: Sram_Controller" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938713 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(11) " "Verilog HDL warning at SRAM.v(11): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/SRAM.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1675534938718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 5 5 " "Found 5 design units, including 5 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938743 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/IF.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938743 ""} { "Info" "ISGN_ENTITY_NAME" "3 inst_mem " "Found entity 3: inst_mem" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/IF.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938743 ""} { "Info" "ISGN_ENTITY_NAME" "4 IF_MUX " "Found entity 4: IF_MUX" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/IF.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938743 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_reg " "Found entity 5: PC_reg" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/IF.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "ID_EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938748 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ID.v(194) " "Verilog HDL Expression warning at ID.v(194): truncated literal to match 4 bits" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 194 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675534938754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 8 8 " "Found 8 design units, including 8 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938757 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938757 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID_controlUnit " "Found entity 3: ID_controlUnit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938757 ""} { "Info" "ISGN_ENTITY_NAME" "4 Condition_Check " "Found entity 4: Condition_Check" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938757 ""} { "Info" "ISGN_ENTITY_NAME" "5 Not_1_bit " "Found entity 5: Not_1_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938757 ""} { "Info" "ISGN_ENTITY_NAME" "6 Or_1_bit " "Found entity 6: Or_1_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938757 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux2_4_bit " "Found entity 7: Mux2_4_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938757 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mux2_9_bit " "Found entity 8: Mux2_9_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_Detection_Unit " "Found entity 1: hazard_Detection_Unit" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "Forwarding_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Forwarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM " "Found entity 1: EXE_MEM" {  } { { "EXE_MEM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe.v 7 7 " "Found 7 design units, including 7 entities, in source file exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938778 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938778 ""} { "Info" "ISGN_ENTITY_NAME" "3 Status_Register " "Found entity 3: Status_Register" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938778 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder_32_EXE " "Found entity 4: Adder_32_EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938778 ""} { "Info" "ISGN_ENTITY_NAME" "5 Or_1_bit_EXE " "Found entity 5: Or_1_bit_EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938778 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_32_bit_3_to_1 " "Found entity 6: mux_32_bit_3_to_1" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938778 ""} { "Info" "ISGN_ENTITY_NAME" "7 Val_2Generate " "Found entity 7: Val_2Generate" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675534938791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675534938791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_exe_in ARM.v(226) " "Verilog HDL Implicit Net warning at ARM.v(226): created implicit net for \"s_exe_in\"" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675534938791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675534938869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"IF:if_stage\"" {  } { { "ARM.v" "if_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534938897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder IF:if_stage\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"IF:if_stage\|Adder:adder\"" {  } { { "IF.v" "adder" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/IF.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534938905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem IF:if_stage\|inst_mem:mem " "Elaborating entity \"inst_mem\" for hierarchy \"IF:if_stage\|inst_mem:mem\"" {  } { { "IF.v" "mem" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/IF.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534938911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_MUX IF:if_stage\|IF_MUX:mux " "Elaborating entity \"IF_MUX\" for hierarchy \"IF:if_stage\|IF_MUX:mux\"" {  } { { "IF.v" "mux" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/IF.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534938924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg IF:if_stage\|PC_reg:pc_reg " "Elaborating entity \"PC_reg\" for hierarchy \"IF:if_stage\|PC_reg:pc_reg\"" {  } { { "IF.v" "pc_reg" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/IF.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534938931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:if_id " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:if_id\"" {  } { { "ARM.v" "if_id" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534938940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_Detection_Unit hazard_Detection_Unit:HazardDetectionUnit " "Elaborating entity \"hazard_Detection_Unit\" for hierarchy \"hazard_Detection_Unit:HazardDetectionUnit\"" {  } { { "ARM.v" "HazardDetectionUnit" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534938959 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hazard_detected hazard_Detection_Unit.v(20) " "Verilog HDL Always Construct warning at hazard_Detection_Unit.v(20): inferring latch(es) for variable \"hazard_detected\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/hazard_Detection_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675534938961 "|ARM|hazard_Detection_Unit:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hazard_detected hazard_Detection_Unit.v(31) " "Inferred latch for \"hazard_detected\" at hazard_Detection_Unit.v(31)" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/hazard_Detection_Unit.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534938961 "|ARM|hazard_Detection_Unit:HazardDetectionUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"ID:id_stage\"" {  } { { "ARM.v" "id_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534938967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file ID:id_stage\|reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"ID:id_stage\|reg_file:RF\"" {  } { { "ID.v" "RF" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534938978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_controlUnit ID:id_stage\|ID_controlUnit:ID_CU " "Elaborating entity \"ID_controlUnit\" for hierarchy \"ID:id_stage\|ID_controlUnit:ID_CU\"" {  } { { "ID.v" "ID_CU" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939001 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ID.v(211) " "Verilog HDL Case Statement warning at ID.v(211): case item expression covers a value already covered by a previous case item" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 211 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675534939003 "|ARM|ID:id_stage|ID_controlUnit:ID_CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check ID:id_stage\|Condition_Check:cond_check " "Elaborating entity \"Condition_Check\" for hierarchy \"ID:id_stage\|Condition_Check:cond_check\"" {  } { { "ID.v" "cond_check" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_1_bit ID:id_stage\|Not_1_bit:not_1 " "Elaborating entity \"Not_1_bit\" for hierarchy \"ID:id_stage\|Not_1_bit:not_1\"" {  } { { "ID.v" "not_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_1_bit ID:id_stage\|Or_1_bit:or_1 " "Elaborating entity \"Or_1_bit\" for hierarchy \"ID:id_stage\|Or_1_bit:or_1\"" {  } { { "ID.v" "or_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_9_bit ID:id_stage\|Mux2_9_bit:mux_1 " "Elaborating entity \"Mux2_9_bit\" for hierarchy \"ID:id_stage\|Mux2_9_bit:mux_1\"" {  } { { "ID.v" "mux_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_4_bit ID:id_stage\|Mux2_4_bit:mux_2 " "Elaborating entity \"Mux2_4_bit\" for hierarchy \"ID:id_stage\|Mux2_4_bit:mux_2\"" {  } { { "ID.v" "mux_2" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ID.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ID_EXE:id_exe " "Elaborating entity \"ID_EXE\" for hierarchy \"ID_EXE:id_exe\"" {  } { { "ARM.v" "id_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE EXE:exec_stage " "Elaborating entity \"EXE\" for hierarchy \"EXE:exec_stage\"" {  } { { "ARM.v" "exec_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE:exec_stage\|ALU:alu_exe " "Elaborating entity \"ALU\" for hierarchy \"EXE:exec_stage\|ALU:alu_exe\"" {  } { { "EXE.v" "alu_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Register EXE:exec_stage\|Status_Register:status_reg " "Elaborating entity \"Status_Register\" for hierarchy \"EXE:exec_stage\|Status_Register:status_reg\"" {  } { { "EXE.v" "status_reg" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_EXE EXE:exec_stage\|Adder_32_EXE:adder_32 " "Elaborating entity \"Adder_32_EXE\" for hierarchy \"EXE:exec_stage\|Adder_32_EXE:adder_32\"" {  } { { "EXE.v" "adder_32" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_1_bit_EXE EXE:exec_stage\|Or_1_bit_EXE:or_1 " "Elaborating entity \"Or_1_bit_EXE\" for hierarchy \"EXE:exec_stage\|Or_1_bit_EXE:or_1\"" {  } { { "EXE.v" "or_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_bit_3_to_1 EXE:exec_stage\|mux_32_bit_3_to_1:mux1_exe " "Elaborating entity \"mux_32_bit_3_to_1\" for hierarchy \"EXE:exec_stage\|mux_32_bit_3_to_1:mux1_exe\"" {  } { { "EXE.v" "mux1_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val_2Generate EXE:exec_stage\|Val_2Generate:Val_2Gen " "Elaborating entity \"Val_2Generate\" for hierarchy \"EXE:exec_stage\|Val_2Generate:Val_2Gen\"" {  } { { "EXE.v" "Val_2Gen" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939146 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp EXE.v(164) " "Verilog HDL Always Construct warning at EXE.v(164): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675534939149 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Val_2 EXE.v(164) " "Verilog HDL Always Construct warning at EXE.v(164): inferring latch(es) for variable \"Val_2\", which holds its previous value in one or more paths through the always construct" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675534939149 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[0\] EXE.v(182) " "Inferred latch for \"Val_2\[0\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939150 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[1\] EXE.v(182) " "Inferred latch for \"Val_2\[1\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939150 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[2\] EXE.v(182) " "Inferred latch for \"Val_2\[2\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939150 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[3\] EXE.v(182) " "Inferred latch for \"Val_2\[3\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939150 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[4\] EXE.v(182) " "Inferred latch for \"Val_2\[4\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939150 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[5\] EXE.v(182) " "Inferred latch for \"Val_2\[5\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939150 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[6\] EXE.v(182) " "Inferred latch for \"Val_2\[6\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939151 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[7\] EXE.v(182) " "Inferred latch for \"Val_2\[7\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939151 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[8\] EXE.v(182) " "Inferred latch for \"Val_2\[8\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939151 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[9\] EXE.v(182) " "Inferred latch for \"Val_2\[9\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939151 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[10\] EXE.v(182) " "Inferred latch for \"Val_2\[10\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939151 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[11\] EXE.v(182) " "Inferred latch for \"Val_2\[11\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939151 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[12\] EXE.v(182) " "Inferred latch for \"Val_2\[12\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939151 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[13\] EXE.v(182) " "Inferred latch for \"Val_2\[13\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939151 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[14\] EXE.v(182) " "Inferred latch for \"Val_2\[14\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939151 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[15\] EXE.v(182) " "Inferred latch for \"Val_2\[15\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939151 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[16\] EXE.v(182) " "Inferred latch for \"Val_2\[16\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939152 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[17\] EXE.v(182) " "Inferred latch for \"Val_2\[17\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939152 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[18\] EXE.v(182) " "Inferred latch for \"Val_2\[18\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939152 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[19\] EXE.v(182) " "Inferred latch for \"Val_2\[19\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939152 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[20\] EXE.v(182) " "Inferred latch for \"Val_2\[20\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939152 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[21\] EXE.v(182) " "Inferred latch for \"Val_2\[21\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939152 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[22\] EXE.v(182) " "Inferred latch for \"Val_2\[22\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939152 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[23\] EXE.v(182) " "Inferred latch for \"Val_2\[23\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939153 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[24\] EXE.v(182) " "Inferred latch for \"Val_2\[24\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939153 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[25\] EXE.v(182) " "Inferred latch for \"Val_2\[25\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939153 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[26\] EXE.v(182) " "Inferred latch for \"Val_2\[26\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939153 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[27\] EXE.v(182) " "Inferred latch for \"Val_2\[27\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939153 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[28\] EXE.v(182) " "Inferred latch for \"Val_2\[28\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939153 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[29\] EXE.v(182) " "Inferred latch for \"Val_2\[29\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939154 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[30\] EXE.v(182) " "Inferred latch for \"Val_2\[30\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939154 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[31\] EXE.v(182) " "Inferred latch for \"Val_2\[31\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939154 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM EXE_MEM:exe_mem " "Elaborating entity \"EXE_MEM\" for hierarchy \"EXE_MEM:exe_mem\"" {  } { { "ARM.v" "exe_mem" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"MEM:mem_stage\"" {  } { { "ARM.v" "mem_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_controller MEM:mem_stage\|cache_controller:CACHE_CONTROLLER " "Elaborating entity \"cache_controller\" for hierarchy \"MEM:mem_stage\|cache_controller:CACHE_CONTROLLER\"" {  } { { "MEM.v" "CACHE_CONTROLLER" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/MEM.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939173 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cacheAddress cache_controller.v(36) " "Verilog HDL or VHDL warning at cache_controller.v(36): object \"cacheAddress\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675534939178 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 cache_controller.v(40) " "Verilog HDL assignment warning at cache_controller.v(40): truncated value with size 32 to match size of target (17)" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675534939178 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i cache_controller.v(107) " "Verilog HDL Always Construct warning at cache_controller.v(107): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675534939179 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[0\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[0\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939179 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[0\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[0\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939179 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[1\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[1\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939179 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[1\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[1\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939179 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[2\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[2\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939179 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[2\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[2\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939179 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[3\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[3\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939180 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[3\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[3\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939180 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[4\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[4\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939180 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[4\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[4\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939180 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[5\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[5\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939180 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[5\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[5\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939181 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[6\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[6\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939181 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[6\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[6\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939181 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[7\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[7\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939181 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[7\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[7\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939181 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[8\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[8\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939181 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[8\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[8\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939181 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[9\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[9\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[9\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[9\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[10\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[10\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[10\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[10\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[11\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[11\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[11\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[11\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[12\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[12\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[12\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[12\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[13\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[13\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[13\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[13\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[14\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[14\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939182 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[14\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[14\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939183 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[15\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[15\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939183 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[15\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[15\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939183 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[16\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[16\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939183 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[16\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[16\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939183 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[17\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[17\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939183 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[17\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[17\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939183 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[18\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[18\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939183 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[18\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[18\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939183 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[19\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[19\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[19\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[19\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[20\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[20\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[20\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[20\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[21\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[21\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[21\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[21\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[22\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[22\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[22\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[22\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[23\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[23\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[23\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[23\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[24\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[24\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[24\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[24\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939184 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[25\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[25\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939185 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[25\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[25\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939185 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[26\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[26\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939185 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[26\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[26\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939185 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[27\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[27\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939185 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[27\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[27\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939185 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[28\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[28\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939185 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[28\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[28\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939185 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[29\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[29\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939185 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[29\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[29\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939186 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[30\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[30\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939186 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[30\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[30\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939186 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[31\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[31\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939186 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[31\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[31\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939186 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[32\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[32\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939186 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[32\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[32\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939186 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[33\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[33\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939186 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[33\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[33\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939187 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[34\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[34\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939187 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[34\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[34\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939187 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[35\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[35\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939187 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[35\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[35\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939187 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[36\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[36\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939187 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[36\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[36\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939188 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[37\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[37\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939188 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[37\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[37\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939188 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[38\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[38\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939188 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[38\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[38\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939188 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[39\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[39\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939188 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[39\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[39\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939188 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[40\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[40\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939188 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[40\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[40\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939189 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[41\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[41\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939189 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[41\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[41\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939189 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[42\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[42\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939189 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[42\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[42\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939189 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[43\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[43\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939189 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[43\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[43\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939189 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[44\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[44\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939190 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[44\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[44\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939190 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[45\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[45\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939190 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[45\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[45\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939190 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[46\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[46\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939190 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[46\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[46\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939190 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[47\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[47\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939191 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[47\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[47\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939191 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[48\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[48\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939191 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[48\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[48\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939191 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[49\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[49\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939191 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[49\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[49\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939191 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[50\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[50\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939191 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[50\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[50\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939192 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[51\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[51\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939192 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[51\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[51\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939192 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[52\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[52\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939192 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[52\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[52\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939192 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[53\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[53\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939192 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[53\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[53\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939193 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[54\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[54\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939193 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[54\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[54\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939193 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[55\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[55\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939193 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[55\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[55\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939193 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[56\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[56\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939193 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[56\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[56\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939193 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[57\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[57\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939193 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[57\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[57\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939193 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[58\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[58\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939193 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[58\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[58\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[59\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[59\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[59\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[59\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[60\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[60\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[60\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[60\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[61\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[61\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[61\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[61\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[62\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[62\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[62\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[62\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[63\]\[150..77\] 0 cache_controller.v(33) " "Net \"cache\[63\]\[150..77\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cache\[63\]\[75..2\] 0 cache_controller.v(33) " "Net \"cache\[63\]\[75..2\]\" at cache_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/cache_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675534939194 "|ARM|MEM:mem_stage|cache_controller:CACHE_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sram_Controller MEM:mem_stage\|Sram_Controller:SRAM_CONTROLLER " "Elaborating entity \"Sram_Controller\" for hierarchy \"MEM:mem_stage\|Sram_Controller:SRAM_CONTROLLER\"" {  } { { "MEM.v" "SRAM_CONTROLLER" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/MEM.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939197 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address Sram_Controller.v(73) " "Verilog HDL Always Construct warning at Sram_Controller.v(73): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675534939200 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sram_Controller.v(73) " "Verilog HDL assignment warning at Sram_Controller.v(73): truncated value with size 32 to match size of target (18)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675534939200 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address Sram_Controller.v(79) " "Verilog HDL Always Construct warning at Sram_Controller.v(79): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675534939200 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sram_Controller.v(79) " "Verilog HDL assignment warning at Sram_Controller.v(79): truncated value with size 32 to match size of target (18)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675534939201 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address Sram_Controller.v(89) " "Verilog HDL Always Construct warning at Sram_Controller.v(89): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675534939201 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sram_Controller.v(89) " "Verilog HDL assignment warning at Sram_Controller.v(89): truncated value with size 32 to match size of target (18)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675534939201 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address Sram_Controller.v(95) " "Verilog HDL Always Construct warning at Sram_Controller.v(95): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675534939201 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sram_Controller.v(95) " "Verilog HDL assignment warning at Sram_Controller.v(95): truncated value with size 32 to match size of target (18)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675534939201 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_DQ Sram_Controller.v(97) " "Verilog HDL Always Construct warning at Sram_Controller.v(97): variable \"SRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675534939201 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address Sram_Controller.v(106) " "Verilog HDL Always Construct warning at Sram_Controller.v(106): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675534939201 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sram_Controller.v(106) " "Verilog HDL assignment warning at Sram_Controller.v(106): truncated value with size 32 to match size of target (18)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675534939202 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_DQ Sram_Controller.v(108) " "Verilog HDL Always Construct warning at Sram_Controller.v(108): variable \"SRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675534939202 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address Sram_Controller.v(117) " "Verilog HDL Always Construct warning at Sram_Controller.v(117): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675534939202 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sram_Controller.v(117) " "Verilog HDL assignment warning at Sram_Controller.v(117): truncated value with size 32 to match size of target (18)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675534939202 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_DQ Sram_Controller.v(119) " "Verilog HDL Always Construct warning at Sram_Controller.v(119): variable \"SRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675534939202 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_DQ Sram_Controller.v(127) " "Verilog HDL Always Construct warning at Sram_Controller.v(127): variable \"SRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675534939202 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_ADDR Sram_Controller.v(54) " "Verilog HDL Always Construct warning at Sram_Controller.v(54): inferring latch(es) for variable \"SRAM_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675534939202 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData Sram_Controller.v(54) " "Verilog HDL Always Construct warning at Sram_Controller.v(54): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675534939203 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] Sram_Controller.v(54) " "Inferred latch for \"readData\[0\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939203 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] Sram_Controller.v(54) " "Inferred latch for \"readData\[1\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939203 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] Sram_Controller.v(54) " "Inferred latch for \"readData\[2\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939203 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] Sram_Controller.v(54) " "Inferred latch for \"readData\[3\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939203 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] Sram_Controller.v(54) " "Inferred latch for \"readData\[4\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939203 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] Sram_Controller.v(54) " "Inferred latch for \"readData\[5\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939204 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] Sram_Controller.v(54) " "Inferred latch for \"readData\[6\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939204 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] Sram_Controller.v(54) " "Inferred latch for \"readData\[7\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939204 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] Sram_Controller.v(54) " "Inferred latch for \"readData\[8\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939204 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] Sram_Controller.v(54) " "Inferred latch for \"readData\[9\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939204 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] Sram_Controller.v(54) " "Inferred latch for \"readData\[10\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939204 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] Sram_Controller.v(54) " "Inferred latch for \"readData\[11\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939204 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] Sram_Controller.v(54) " "Inferred latch for \"readData\[12\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939205 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] Sram_Controller.v(54) " "Inferred latch for \"readData\[13\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939205 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] Sram_Controller.v(54) " "Inferred latch for \"readData\[14\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939205 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] Sram_Controller.v(54) " "Inferred latch for \"readData\[15\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939205 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] Sram_Controller.v(54) " "Inferred latch for \"readData\[16\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939205 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] Sram_Controller.v(54) " "Inferred latch for \"readData\[17\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939205 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] Sram_Controller.v(54) " "Inferred latch for \"readData\[18\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939205 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] Sram_Controller.v(54) " "Inferred latch for \"readData\[19\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939206 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] Sram_Controller.v(54) " "Inferred latch for \"readData\[20\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939206 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] Sram_Controller.v(54) " "Inferred latch for \"readData\[21\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939206 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] Sram_Controller.v(54) " "Inferred latch for \"readData\[22\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939206 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] Sram_Controller.v(54) " "Inferred latch for \"readData\[23\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939206 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] Sram_Controller.v(54) " "Inferred latch for \"readData\[24\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939206 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] Sram_Controller.v(54) " "Inferred latch for \"readData\[25\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939206 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] Sram_Controller.v(54) " "Inferred latch for \"readData\[26\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939207 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] Sram_Controller.v(54) " "Inferred latch for \"readData\[27\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939207 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] Sram_Controller.v(54) " "Inferred latch for \"readData\[28\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939207 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] Sram_Controller.v(54) " "Inferred latch for \"readData\[29\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939207 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] Sram_Controller.v(54) " "Inferred latch for \"readData\[30\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939207 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] Sram_Controller.v(54) " "Inferred latch for \"readData\[31\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939207 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[32\] Sram_Controller.v(54) " "Inferred latch for \"readData\[32\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939207 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[33\] Sram_Controller.v(54) " "Inferred latch for \"readData\[33\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939208 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[34\] Sram_Controller.v(54) " "Inferred latch for \"readData\[34\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939208 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[35\] Sram_Controller.v(54) " "Inferred latch for \"readData\[35\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939208 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[36\] Sram_Controller.v(54) " "Inferred latch for \"readData\[36\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939208 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[37\] Sram_Controller.v(54) " "Inferred latch for \"readData\[37\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939208 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[38\] Sram_Controller.v(54) " "Inferred latch for \"readData\[38\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939208 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[39\] Sram_Controller.v(54) " "Inferred latch for \"readData\[39\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939208 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[40\] Sram_Controller.v(54) " "Inferred latch for \"readData\[40\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939209 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[41\] Sram_Controller.v(54) " "Inferred latch for \"readData\[41\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939209 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[42\] Sram_Controller.v(54) " "Inferred latch for \"readData\[42\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939209 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[43\] Sram_Controller.v(54) " "Inferred latch for \"readData\[43\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939209 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[44\] Sram_Controller.v(54) " "Inferred latch for \"readData\[44\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939209 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[45\] Sram_Controller.v(54) " "Inferred latch for \"readData\[45\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939211 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[46\] Sram_Controller.v(54) " "Inferred latch for \"readData\[46\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939211 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[47\] Sram_Controller.v(54) " "Inferred latch for \"readData\[47\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939212 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[48\] Sram_Controller.v(54) " "Inferred latch for \"readData\[48\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939212 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[49\] Sram_Controller.v(54) " "Inferred latch for \"readData\[49\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939213 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[50\] Sram_Controller.v(54) " "Inferred latch for \"readData\[50\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939213 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[51\] Sram_Controller.v(54) " "Inferred latch for \"readData\[51\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939213 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[52\] Sram_Controller.v(54) " "Inferred latch for \"readData\[52\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939213 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[53\] Sram_Controller.v(54) " "Inferred latch for \"readData\[53\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939213 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[54\] Sram_Controller.v(54) " "Inferred latch for \"readData\[54\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939213 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[55\] Sram_Controller.v(54) " "Inferred latch for \"readData\[55\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939213 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[56\] Sram_Controller.v(54) " "Inferred latch for \"readData\[56\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939214 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[57\] Sram_Controller.v(54) " "Inferred latch for \"readData\[57\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939214 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[58\] Sram_Controller.v(54) " "Inferred latch for \"readData\[58\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939214 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[59\] Sram_Controller.v(54) " "Inferred latch for \"readData\[59\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939214 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[60\] Sram_Controller.v(54) " "Inferred latch for \"readData\[60\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939214 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[61\] Sram_Controller.v(54) " "Inferred latch for \"readData\[61\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939214 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[62\] Sram_Controller.v(54) " "Inferred latch for \"readData\[62\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939214 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[63\] Sram_Controller.v(54) " "Inferred latch for \"readData\[63\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939215 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[0\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[0\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939215 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[1\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[1\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939215 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[2\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[2\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939215 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[3\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[3\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939215 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[4\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[4\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939215 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[5\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[5\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939215 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[6\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[6\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939215 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[7\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[7\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939216 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[8\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[8\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939216 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[9\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[9\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939216 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[10\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[10\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939216 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[11\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[11\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939216 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[12\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[12\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939216 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[13\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[13\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939216 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[14\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[14\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939216 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[15\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[15\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939217 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[16\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[16\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939217 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[17\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[17\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675534939217 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:sram " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:sram\"" {  } { { "ARM.v" "sram" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:mem_wb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:mem_wb\"" {  } { { "ARM.v" "mem_wb" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:forwardingUnit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:forwardingUnit\"" {  } { { "ARM.v" "forwardingUnit" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"WB:wb_stage\"" {  } { { "ARM.v" "wb_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675534939238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hazard_Detection_Unit:HazardDetectionUnit\|hazard_detected " "LATCH primitive \"hazard_Detection_Unit:HazardDetectionUnit\|hazard_detected\" is permanently enabled" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/hazard_Detection_Unit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1675534939664 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SRAM:sram\|memory " "RAM logic \"SRAM:sram\|memory\" is uninferred due to asynchronous read logic" {  } { { "SRAM.v" "memory" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/SRAM.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1675534940277 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1675534940277 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1675534943118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "855 " "855 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675534943161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/output_files/ARM.map.smsg " "Generated suppressed messages file C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1675534943304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675534943449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675534943449 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675534943527 "|ARM|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675534943527 "|ARM|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1675534943527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675534943528 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675534943528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675534943528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675534943624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 04 21:52:23 2023 " "Processing ended: Sat Feb 04 21:52:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675534943624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675534943624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675534943624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675534943624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675534945533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675534945534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 04 21:52:24 2023 " "Processing started: Sat Feb 04 21:52:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675534945534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1675534945534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARM -c ARM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1675534945535 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1675534945671 ""}
{ "Info" "0" "" "Project  = ARM" {  } {  } 0 0 "Project  = ARM" 0 0 "Fitter" 0 0 1675534945671 ""}
{ "Info" "0" "" "Revision = ARM" {  } {  } 0 0 "Revision = ARM" 0 0 "Fitter" 0 0 1675534945672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1675534945786 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARM EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ARM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675534945794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675534945828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675534945828 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675534945906 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675534945920 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675534946763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675534946763 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1675534946763 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675534946765 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675534946765 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675534946765 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1675534946765 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675534946884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/ARM.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1675534946884 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1675534946884 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARM.sdc " "Synopsys Design Constraints File file not found: 'ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1675534947002 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1675534947003 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1675534947003 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1675534947004 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1675534947004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675534947006 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675534947006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675534947006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675534947007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675534947007 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675534947007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675534947008 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675534947008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675534947008 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1675534947008 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675534947008 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1675534947010 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1675534947010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1675534947010 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675534947012 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675534947012 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675534947012 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675534947012 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675534947012 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675534947012 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675534947012 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1675534947012 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1675534947012 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1675534947012 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675534947017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675534948321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675534948401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675534948414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675534948499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675534948499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675534948563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1675534949189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675534949189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675534949291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1675534949294 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1675534949294 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1675534949294 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1675534949301 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675534949303 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675534949390 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675534949399 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675534949499 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675534949869 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1675534949968 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/output_files/ARM.fit.smsg " "Generated suppressed messages file C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM-WithCache_FPGA/output_files/ARM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675534950051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5019 " "Peak virtual memory: 5019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675534950238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 04 21:52:30 2023 " "Processing ended: Sat Feb 04 21:52:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675534950238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675534950238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675534950238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675534950238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1675534951464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675534951465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 04 21:52:31 2023 " "Processing started: Sat Feb 04 21:52:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675534951465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1675534951465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARM -c ARM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1675534951465 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1675534953156 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1675534953213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675534953865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 04 21:52:33 2023 " "Processing ended: Sat Feb 04 21:52:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675534953865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675534953865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675534953865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1675534953865 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1675534954489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1675534955587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675534955588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 04 21:52:34 2023 " "Processing started: Sat Feb 04 21:52:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675534955588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675534955588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARM -c ARM " "Command: quartus_sta ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675534955588 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1675534955712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1675534955954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1675534955997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1675534955997 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARM.sdc " "Synopsys Design Constraints File file not found: 'ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1675534956094 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1675534956095 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1675534956096 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1675534956096 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1675534956098 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1675534956108 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1675534956110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956129 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1675534956136 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1675534956137 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1675534956142 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1675534956143 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1675534956143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1675534956160 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1675534956167 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1675534956194 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1675534956194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675534956275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 04 21:52:36 2023 " "Processing ended: Sat Feb 04 21:52:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675534956275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675534956275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675534956275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675534956275 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 168 s " "Quartus II Full Compilation was successful. 0 errors, 168 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675534956949 ""}
