
*** Running vivado
    with args -log central_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source central_design_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source central_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.cache/ip 
Command: synth_design -top central_design_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1217.770 ; gain = 55.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'central_design_wrapper' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/hdl/central_design_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'central_design' declared at 'c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:1836' bound to instance 'central_design_i' of component 'central_design' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/hdl/central_design_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'central_design' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:1852]
INFO: [Synth 8-3491] module 'central_design_myip_0_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_myip_0_0_stub.vhdl:5' bound to instance 'DCC_Core' of component 'central_design_myip_0_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:2221]
INFO: [Synth 8-638] synthesizing module 'central_design_myip_0_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_myip_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'central_design_clk_wiz_1_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'central_design_clk_wiz_1_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:2247]
INFO: [Synth 8-638] synthesizing module 'central_design_clk_wiz_1_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'central_design_axi_gpio_0_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_axi_gpio_0_0_stub.vhdl:5' bound to instance 'gpio_inputs' of component 'central_design_axi_gpio_0_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:2254]
INFO: [Synth 8-638] synthesizing module 'central_design_axi_gpio_0_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'central_design_axi_gpio_1_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_axi_gpio_1_0_stub.vhdl:5' bound to instance 'gpio_outputs' of component 'central_design_axi_gpio_1_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:2279]
INFO: [Synth 8-638] synthesizing module 'central_design_axi_gpio_1_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_axi_gpio_1_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'central_design_mdm_1_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'central_design_mdm_1_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:2304]
INFO: [Synth 8-638] synthesizing module 'central_design_mdm_1_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'central_design_microblaze_0_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'central_design_microblaze_0_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:2317]
INFO: [Synth 8-638] synthesizing module 'central_design_microblaze_0_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'central_design_microblaze_0_axi_intc_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'central_design_microblaze_0_axi_intc_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:2403]
INFO: [Synth 8-638] synthesizing module 'central_design_microblaze_0_axi_intc_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'central_design_microblaze_0_axi_periph_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:1203]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RZ4X72' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RZ4X72' (1#1) [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_SRZYND' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_SRZYND' (2#1) [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_HNW1S1' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_HNW1S1' (3#1) [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GVBWO6' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GVBWO6' (4#1) [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:364]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ALQ8OR' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:1033]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ALQ8OR' (5#1) [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:1033]
INFO: [Synth 8-3491] module 'central_design_xbar_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'central_design_xbar_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:1735]
INFO: [Synth 8-638] synthesizing module 'central_design_xbar_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'central_design_microblaze_0_axi_periph_0' (6#1) [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:1203]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1T72SFY' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:454]
INFO: [Synth 8-3491] module 'central_design_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'central_design_dlmb_bram_if_cntlr_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:668]
INFO: [Synth 8-638] synthesizing module 'central_design_dlmb_bram_if_cntlr_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'central_design_dlmb_v10_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'central_design_dlmb_v10_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:722]
INFO: [Synth 8-638] synthesizing module 'central_design_dlmb_v10_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'central_design_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'central_design_ilmb_bram_if_cntlr_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:750]
INFO: [Synth 8-638] synthesizing module 'central_design_ilmb_bram_if_cntlr_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'central_design_ilmb_v10_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'central_design_ilmb_v10_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:804]
INFO: [Synth 8-638] synthesizing module 'central_design_ilmb_v10_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'central_design_lmb_bram_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'central_design_lmb_bram_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:832]
INFO: [Synth 8-638] synthesizing module 'central_design_lmb_bram_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1T72SFY' (7#1) [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:454]
INFO: [Synth 8-3491] module 'central_design_microblaze_0_xlconcat_0' declared at 'c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_microblaze_0_xlconcat_0/synth/central_design_microblaze_0_xlconcat_0.v:60' bound to instance 'microblaze_0_xlconcat' of component 'central_design_microblaze_0_xlconcat_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:2560]
INFO: [Synth 8-6157] synthesizing module 'central_design_microblaze_0_xlconcat_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_microblaze_0_xlconcat_0/synth/central_design_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (8#1) [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'central_design_microblaze_0_xlconcat_0' (9#1) [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_microblaze_0_xlconcat_0/synth/central_design_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-3491] module 'central_design_rst_clk_wiz_1_100M_0' declared at 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'central_design_rst_clk_wiz_1_100M_0' [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:2566]
INFO: [Synth 8-638] synthesizing module 'central_design_rst_clk_wiz_1_100M_0' [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/.Xil/Vivado-15004-DESKTOP-TAM71LD/realtime/central_design_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'central_design' (10#1) [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/synth/central_design.vhd:1852]
INFO: [Synth 8-256] done synthesizing module 'central_design_wrapper' (11#1) [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/hdl/central_design_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.484 ; gain = 115.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.484 ; gain = 115.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.484 ; gain = 115.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1278.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_microblaze_0_0/central_design_microblaze_0_0/central_design_microblaze_0_0_in_context.xdc] for cell 'central_design_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_microblaze_0_0/central_design_microblaze_0_0/central_design_microblaze_0_0_in_context.xdc] for cell 'central_design_i/microblaze_0'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_dlmb_v10_0/central_design_dlmb_v10_0/central_design_ilmb_v10_0_in_context.xdc] for cell 'central_design_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_dlmb_v10_0/central_design_dlmb_v10_0/central_design_ilmb_v10_0_in_context.xdc] for cell 'central_design_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_ilmb_v10_0/central_design_ilmb_v10_0/central_design_ilmb_v10_0_in_context.xdc] for cell 'central_design_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_ilmb_v10_0/central_design_ilmb_v10_0/central_design_ilmb_v10_0_in_context.xdc] for cell 'central_design_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_dlmb_bram_if_cntlr_0/central_design_dlmb_bram_if_cntlr_0/central_design_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'central_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_dlmb_bram_if_cntlr_0/central_design_dlmb_bram_if_cntlr_0/central_design_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'central_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_ilmb_bram_if_cntlr_0/central_design_ilmb_bram_if_cntlr_0/central_design_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'central_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_ilmb_bram_if_cntlr_0/central_design_ilmb_bram_if_cntlr_0/central_design_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'central_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_lmb_bram_0/central_design_lmb_bram_0/central_design_lmb_bram_0_in_context.xdc] for cell 'central_design_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_lmb_bram_0/central_design_lmb_bram_0/central_design_lmb_bram_0_in_context.xdc] for cell 'central_design_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_xbar_0/central_design_xbar_0/central_design_xbar_0_in_context.xdc] for cell 'central_design_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_xbar_0/central_design_xbar_0/central_design_xbar_0_in_context.xdc] for cell 'central_design_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_microblaze_0_axi_intc_0/central_design_microblaze_0_axi_intc_0/central_design_microblaze_0_axi_intc_0_in_context.xdc] for cell 'central_design_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_microblaze_0_axi_intc_0/central_design_microblaze_0_axi_intc_0/central_design_microblaze_0_axi_intc_0_in_context.xdc] for cell 'central_design_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_mdm_1_0/central_design_mdm_1_0/central_design_mdm_1_0_in_context.xdc] for cell 'central_design_i/mdm_1'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_mdm_1_0/central_design_mdm_1_0/central_design_mdm_1_0_in_context.xdc] for cell 'central_design_i/mdm_1'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_clk_wiz_1_0/central_design_clk_wiz_1_0/central_design_clk_wiz_1_0_in_context.xdc] for cell 'central_design_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_clk_wiz_1_0/central_design_clk_wiz_1_0/central_design_clk_wiz_1_0_in_context.xdc] for cell 'central_design_i/clk_wiz_1'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_rst_clk_wiz_1_100M_0/central_design_rst_clk_wiz_1_100M_0/central_design_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'central_design_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_rst_clk_wiz_1_100M_0/central_design_rst_clk_wiz_1_100M_0/central_design_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'central_design_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_axi_gpio_0_0/central_design_axi_gpio_0_0/central_design_axi_gpio_0_0_in_context.xdc] for cell 'central_design_i/gpio_inputs'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_axi_gpio_0_0/central_design_axi_gpio_0_0/central_design_axi_gpio_0_0_in_context.xdc] for cell 'central_design_i/gpio_inputs'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_axi_gpio_1_0/central_design_axi_gpio_1_0/central_design_axi_gpio_1_0_in_context.xdc] for cell 'central_design_i/gpio_outputs'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_axi_gpio_1_0/central_design_axi_gpio_1_0/central_design_axi_gpio_1_0_in_context.xdc] for cell 'central_design_i/gpio_outputs'
Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_myip_0_0/central_design_myip_0_0/central_design_myip_0_0_in_context.xdc] for cell 'central_design_i/DCC_Core'
Finished Parsing XDC File [c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_myip_0_0/central_design_myip_0_0/central_design_myip_0_0_in_context.xdc] for cell 'central_design_i/DCC_Core'
Parsing XDC File [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.srcs/constrs_1/imports/projet/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.srcs/constrs_1/imports/projet/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.srcs/constrs_1/imports/projet/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/central_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/central_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1309.609 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'central_design_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1313.547 ; gain = 150.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1313.547 ; gain = 150.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_clk_wiz_1_0/central_design_clk_wiz_1_0/central_design_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_clk_wiz_1_0/central_design_clk_wiz_1_0/central_design_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/gpio_inputs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/gpio_outputs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for central_design_i/DCC_Core. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1313.547 ; gain = 150.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1313.547 ; gain = 150.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1313.547 ; gain = 150.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1344.492 ; gain = 181.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1344.789 ; gain = 182.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1363.902 ; gain = 201.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.637 ; gain = 208.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.637 ; gain = 208.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.637 ; gain = 208.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.637 ; gain = 208.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.637 ; gain = 208.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.637 ; gain = 208.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |central_design_xbar_0                  |         1|
|2     |central_design_myip_0_0                |         1|
|3     |central_design_clk_wiz_1_0             |         1|
|4     |central_design_axi_gpio_0_0            |         1|
|5     |central_design_axi_gpio_1_0            |         1|
|6     |central_design_mdm_1_0                 |         1|
|7     |central_design_microblaze_0_0          |         1|
|8     |central_design_microblaze_0_axi_intc_0 |         1|
|9     |central_design_rst_clk_wiz_1_100M_0    |         1|
|10    |central_design_dlmb_bram_if_cntlr_0    |         1|
|11    |central_design_dlmb_v10_0              |         1|
|12    |central_design_ilmb_bram_if_cntlr_0    |         1|
|13    |central_design_ilmb_v10_0              |         1|
|14    |central_design_lmb_bram_0              |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |central_design_axi_gpio_0_0_bbox            |     1|
|2     |central_design_axi_gpio_1_0_bbox            |     1|
|3     |central_design_clk_wiz_1_0_bbox             |     1|
|4     |central_design_dlmb_bram_if_cntlr_0_bbox    |     1|
|5     |central_design_dlmb_v10_0_bbox              |     1|
|6     |central_design_ilmb_bram_if_cntlr_0_bbox    |     1|
|7     |central_design_ilmb_v10_0_bbox              |     1|
|8     |central_design_lmb_bram_0_bbox              |     1|
|9     |central_design_mdm_1_0_bbox                 |     1|
|10    |central_design_microblaze_0_0_bbox          |     1|
|11    |central_design_microblaze_0_axi_intc_0_bbox |     1|
|12    |central_design_myip_0_0_bbox                |     1|
|13    |central_design_rst_clk_wiz_1_100M_0_bbox    |     1|
|14    |central_design_xbar_0_bbox                  |     1|
|15    |IBUF                                        |    21|
|16    |OBUF                                        |    25|
+------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.637 ; gain = 208.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1370.637 ; gain = 172.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1370.637 ; gain = 208.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1382.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1383.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1383.699 ; gain = 221.086
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rockefeller157/Desktop/VHDL/FPGA-M1/Central_DCC/Central_DCC/Central_DCC.runs/synth_1/central_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file central_design_wrapper_utilization_synth.rpt -pb central_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 13:23:05 2025...
