<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     1305, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    81190, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    22524, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    22915, user inline pragmas are applied</column>
            <column name="">(4) simplification,    22655, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1951846 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    53147, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    53148, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    53378, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    50806, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    50012, loop and instruction simplification</column>
            <column name="">(2) parallelization,    50003, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    50003, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    50003, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    50032, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    50133, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:146" col2="1305" col3="22655" col4="50806" col5="50003" col6="50133">
                    <row id="3" col0="load_C" col1="code_generated.cpp:12" col2="335" col3="99" col4="3357" col5="3356" col6="3390"/>
                    <row id="4" col0="load_B" col1="code_generated.cpp:37" col2="335" col3="99" col4="757" col5="756" col6="790"/>
                    <row id="5" col0="load_A" col1="code_generated.cpp:62" col2="107" col3="39" col4="9449" col5="9448" col6="9458"/>
                    <row id="6" col0="task0" col1="code_generated.cpp:102" col2="57" col3="1677" col4="3211" col5="3211" col6="3218"/>
                    <row id="1" col0="task1" col1="code_generated.cpp:121" col2="90" col3="20612" col4="24438" col5="23638" col6="23648"/>
                    <row id="2" col0="store_C" col1="code_generated.cpp:75" col2="335" col3="99" col4="1736" col5="1736" col6="1767"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

