{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669757896121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669757896121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 00:38:15 2022 " "Processing started: Wed Nov 30 00:38:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669757896121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669757896121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST_PROJECT_1 -c TEST_PROJECT_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_PROJECT_1 -c TEST_PROJECT_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669757896122 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669757896906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 EDGE_CODER " "Found entity 1: EDGE_CODER" {  } { { "EDGE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/EDGE_CODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897054 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "register register.v(9) " "Verilog Module Declaration warning at register.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"register\"" {  } { { "register.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/register.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669757897061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rle_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file rle_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLE_CODER " "Found entity 1: RLE_CODER" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897068 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RLE_CODER_CODER.v(126) " "Verilog HDL information at RLE_CODER_CODER.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669757897073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rle_coder_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file rle_coder_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLE_CODER_CODER " "Found entity 1: RLE_CODER_CODER" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayer.v 1 1 " "Found 1 design units, including 1 entities, in source file delayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayer " "Found entity 1: delayer" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/priority_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lz77_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file lz77_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LZ77_CODER " "Found entity 1: LZ77_CODER" {  } { { "LZ77_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/LZ77_CODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cutter.v 1 1 " "Found 1 design units, including 1 entities, in source file cutter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cutter " "Found entity 1: cutter" {  } { { "cutter.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/cutter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_archivaor.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_archivaor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ARCHIVAOR " "Found entity 1: FIFO_ARCHIVAOR" {  } { { "FIFO_ARCHIVAOR.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/FIFO_ARCHIVAOR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "archivator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file archivator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARCHIVATOR " "Found entity 1: ARCHIVATOR" {  } { { "ARCHIVATOR.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/ARCHIVATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897110 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte usart_tx.v(28) " "Verilog HDL Declaration warning at usart_tx.v(28): \"byte\" is SystemVerilog-2005 keyword" {  } { { "usart_tx.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart_tx.v" 28 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1669757897115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file usart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 usart_tx " "Found entity 1: usart_tx" {  } { { "usart_tx.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file usart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 usart_rx " "Found entity 1: usart_rx" {  } { { "usart_rx.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897122 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "usart usart.v(23) " "Verilog Module Declaration warning at usart.v(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"usart\"" {  } { { "usart.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart.v" 23 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669757897127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usart.v 1 1 " "Found 1 design units, including 1 entities, in source file usart.v" { { "Info" "ISGN_ENTITY_NAME" "1 usart " "Found entity 1: usart" {  } { { "usart.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8 " "Found entity 1: mult_8" {  } { { "mult_8.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/mult_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2 " "Found entity 1: mult_2" {  } { { "mult_2.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/mult_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_project_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_project_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_PROJECT_1 " "Found entity 1: TEST_PROJECT_1" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50MHz " "Found entity 1: PLL_50MHz" {  } { { "PLL_50MHz.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/PLL_50MHz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897150 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CBUF.v(48) " "Verilog HDL information at CBUF.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669757897155 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CBUF.v(101) " "Verilog HDL information at CBUF.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669757897156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CBUF.v(142) " "Verilog HDL information at CBUF.v(142): always construct contains both blocking and non-blocking assignments" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 142 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669757897156 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "CBUF CBUF.v " "Entity \"CBUF\" obtained from \"CBUF.v\" instead of from Quartus II megafunction library" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1669757897158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cbuf.v 1 1 " "Found 1 design units, including 1 entities, in source file cbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 CBUF " "Found entity 1: CBUF" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "archivator_testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file archivator_testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARCHIVATOR_testbench " "Found entity 1: ARCHIVATOR_testbench" {  } { { "ARCHIVATOR_testbench.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/ARCHIVATOR_testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897163 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte valider.v(12) " "Verilog HDL Declaration warning at valider.v(12): \"byte\" is SystemVerilog-2005 keyword" {  } { { "output_files/valider.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/valider.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1669757897168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/valider.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/valider.v" { { "Info" "ISGN_ENTITY_NAME" "1 valider " "Found entity 1: valider" {  } { { "output_files/valider.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/valider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "output_files/divider.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sender_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sender_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender_counter " "Found entity 1: sender_counter" {  } { { "output_files/sender_counter.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/sender_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/counter_locked.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/counter_locked.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_locked " "Found entity 1: counter_locked" {  } { { "output_files/counter_locked.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/counter_locked.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/parallelizer.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/parallelizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallelizer " "Found entity 1: parallelizer" {  } { { "output_files/parallelizer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/parallelizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cotrol_circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cotrol_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COTROL_CIRCUIT " "Found entity 1: COTROL_CIRCUIT" {  } { { "COTROL_CIRCUIT.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/COTROL_CIRCUIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_archivator_2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_archivator_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ARCHIVATOR_2 " "Found entity 1: FIFO_ARCHIVATOR_2" {  } { { "FIFO_ARCHIVATOR_2.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/FIFO_ARCHIVATOR_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897203 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modulator.v(17) " "Verilog HDL information at modulator.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/modulator.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/modulator.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669757897208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T t modulator.v(14) " "Verilog HDL Declaration information at modulator.v(14): object \"T\" differs only in case from object \"t\" in the same scope" {  } { { "output_files/modulator.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/modulator.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1669757897208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/modulator.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/modulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Found entity 1: modulator" {  } { { "output_files/modulator.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/modulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897209 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_window_full LZ77_CODER.v(115) " "Verilog HDL Implicit Net warning at LZ77_CODER.v(115): created implicit net for \"next_window_full\"" {  } { { "LZ77_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/LZ77_CODER.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669757897209 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "send_pos packed usart_tx.v(30) " "Verilog HDL Port Declaration warning at usart_tx.v(30): data type declaration for \"send_pos\" declares packed dimensions but the port declaration declaration does not" {  } { { "usart_tx.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart_tx.v" 30 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1669757897216 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "send_pos usart_tx.v(23) " "HDL info at usart_tx.v(23): see declaration for object \"send_pos\"" {  } { { "usart_tx.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart_tx.v" 23 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669757897216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_PROJECT_1 " "Elaborating entity \"TEST_PROJECT_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669757897362 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst6 " "Block or symbol \"GND\" of instance \"inst6\" overlaps another block or symbol" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 1096 1264 1296 1128 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1669757897380 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst7 " "Block or symbol \"VCC\" of instance \"inst7\" overlaps another block or symbol" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 1080 1280 1312 1096 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1669757897381 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst4 " "Block or symbol \"GND\" of instance \"inst4\" overlaps another block or symbol" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 1104 952 984 1136 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1669757897381 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst10 " "Primitive \"VCC\" of instance \"inst10\" not used" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 1136 1152 1184 1152 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1669757897386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usart usart:inst_usart " "Elaborating entity \"usart\" for hierarchy \"usart:inst_usart\"" {  } { { "TEST_PROJECT_1.bdf" "inst_usart" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 240 856 1056 416 "inst_usart" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usart_rx usart:inst_usart\|usart_rx:USART_rx_1 " "Elaborating entity \"usart_rx\" for hierarchy \"usart:inst_usart\|usart_rx:USART_rx_1\"" {  } { { "usart.v" "USART_rx_1" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usart_tx usart:inst_usart\|usart_tx:USART_tx_1 " "Elaborating entity \"usart_tx\" for hierarchy \"usart:inst_usart\|usart_tx:USART_tx_1\"" {  } { { "usart.v" "USART_tx_1" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 usart_tx.v(45) " "Verilog HDL assignment warning at usart_tx.v(45): truncated value with size 8 to match size of target (1)" {  } { { "usart_tx.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/usart_tx.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757897424 "|TEST_PROJECT_1|usart:inst_usart|usart_tx:USART_tx_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2 mult_2:inst_mult2 " "Elaborating entity \"mult_2\" for hierarchy \"mult_2:inst_mult2\"" {  } { { "TEST_PROJECT_1.bdf" "inst_mult2" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 384 616 744 496 "inst_mult2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARCHIVATOR ARCHIVATOR:inst18 " "Elaborating entity \"ARCHIVATOR\" for hierarchy \"ARCHIVATOR:inst18\"" {  } { { "TEST_PROJECT_1.bdf" "inst18" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 128 336 544 288 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897430 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "read " "Pin \"read\" not connected" {  } { { "ARCHIVATOR.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/ARCHIVATOR.bdf" { { 400 -168 8 416 "read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1669757897450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ARCHIVATOR_2 ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10 " "Elaborating entity \"FIFO_ARCHIVATOR_2\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\"" {  } { { "ARCHIVATOR.bdf" "inst10" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/ARCHIVATOR.bdf" { { 176 1664 1840 360 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\"" {  } { { "FIFO_ARCHIVATOR_2.v" "scfifo_component" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/FIFO_ARCHIVATOR_2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\"" {  } { { "FIFO_ARCHIVATOR_2.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/FIFO_ARCHIVATOR_2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669757897602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component " "Instantiated megafunction \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897605 ""}  } { { "FIFO_ARCHIVATOR_2.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/FIFO_ARCHIVATOR_2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1669757897605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7641 " "Found entity 1: scfifo_7641" {  } { { "db/scfifo_7641.tdf" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/scfifo_7641.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7641 ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated " "Elaborating entity \"scfifo_7641\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ec41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ec41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ec41 " "Found entity 1: a_dpfifo_ec41" {  } { { "db/a_dpfifo_ec41.tdf" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/a_dpfifo_ec41.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ec41 ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo " "Elaborating entity \"a_dpfifo_ec41\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\"" {  } { { "db/scfifo_7641.tdf" "dpfifo" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/scfifo_7641.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8e1 " "Found entity 1: altsyncram_p8e1" {  } { { "db/altsyncram_p8e1.tdf" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/altsyncram_p8e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757897898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757897898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8e1 ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|altsyncram_p8e1:FIFOram " "Elaborating entity \"altsyncram_p8e1\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|altsyncram_p8e1:FIFOram\"" {  } { { "db/a_dpfifo_ec41.tdf" "FIFOram" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/a_dpfifo_ec41.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757897900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a87 " "Found entity 1: decode_a87" {  } { { "db/decode_a87.tdf" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/decode_a87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757898013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757898013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a87 ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|altsyncram_p8e1:FIFOram\|decode_a87:decode2 " "Elaborating entity \"decode_a87\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|altsyncram_p8e1:FIFOram\|decode_a87:decode2\"" {  } { { "db/altsyncram_p8e1.tdf" "decode2" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/altsyncram_p8e1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q28 " "Found entity 1: mux_q28" {  } { { "db/mux_q28.tdf" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/mux_q28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757898134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757898134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q28 ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|altsyncram_p8e1:FIFOram\|mux_q28:mux3 " "Elaborating entity \"mux_q28\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|altsyncram_p8e1:FIFOram\|mux_q28:mux3\"" {  } { { "db/altsyncram_p8e1.tdf" "mux3" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/altsyncram_p8e1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2u8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2u8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2u8 " "Found entity 1: cmpr_2u8" {  } { { "db/cmpr_2u8.tdf" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/cmpr_2u8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757898253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757898253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2u8 ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|cmpr_2u8:almost_full_comparer " "Elaborating entity \"cmpr_2u8\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|cmpr_2u8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ec41.tdf" "almost_full_comparer" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/a_dpfifo_ec41.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2u8 ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|cmpr_2u8:two_comparison " "Elaborating entity \"cmpr_2u8\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|cmpr_2u8:two_comparison\"" {  } { { "db/a_dpfifo_ec41.tdf" "two_comparison" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/a_dpfifo_ec41.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fpb " "Found entity 1: cntr_fpb" {  } { { "db/cntr_fpb.tdf" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/cntr_fpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757898374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757898374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fpb ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|cntr_fpb:rd_ptr_msb " "Elaborating entity \"cntr_fpb\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|cntr_fpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ec41.tdf" "rd_ptr_msb" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/a_dpfifo_ec41.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sp7 " "Found entity 1: cntr_sp7" {  } { { "db/cntr_sp7.tdf" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/cntr_sp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757898490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757898490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sp7 ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|cntr_sp7:usedw_counter " "Elaborating entity \"cntr_sp7\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|cntr_sp7:usedw_counter\"" {  } { { "db/a_dpfifo_ec41.tdf" "usedw_counter" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/a_dpfifo_ec41.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gpb " "Found entity 1: cntr_gpb" {  } { { "db/cntr_gpb.tdf" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/cntr_gpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757898606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757898606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gpb ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|cntr_gpb:wr_ptr " "Elaborating entity \"cntr_gpb\" for hierarchy \"ARCHIVATOR:inst18\|FIFO_ARCHIVATOR_2:inst10\|scfifo:scfifo_component\|scfifo_7641:auto_generated\|a_dpfifo_ec41:dpfifo\|cntr_gpb:wr_ptr\"" {  } { { "db/a_dpfifo_ec41.tdf" "wr_ptr" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/a_dpfifo_ec41.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CBUF ARCHIVATOR:inst18\|CBUF:inst15 " "Elaborating entity \"CBUF\" for hierarchy \"ARCHIVATOR:inst18\|CBUF:inst15\"" {  } { { "ARCHIVATOR.bdf" "inst15" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/ARCHIVATOR.bdf" { { 152 904 1136 296 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_cnt CBUF.v(99) " "Verilog HDL or VHDL warning at CBUF.v(99): object \"ready_cnt\" assigned a value but never read" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669757898639 "|TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CBUF.v(68) " "Verilog HDL assignment warning at CBUF.v(68): truncated value with size 32 to match size of target (1)" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898640 "|TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CBUF.v(78) " "Verilog HDL assignment warning at CBUF.v(78): truncated value with size 32 to match size of target (1)" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898640 "|TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CBUF.v(84) " "Verilog HDL assignment warning at CBUF.v(84): truncated value with size 32 to match size of target (9)" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898640 "|TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CBUF.v(128) " "Verilog HDL assignment warning at CBUF.v(128): truncated value with size 32 to match size of target (1)" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898640 "|TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CBUF.v(130) " "Verilog HDL assignment warning at CBUF.v(130): truncated value with size 32 to match size of target (9)" {  } { { "CBUF.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/CBUF.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898640 "|TEST_PROJECT_1|ARCHIVATOR:inst18|CBUF:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14 " "Elaborating entity \"RLE_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\"" {  } { { "ARCHIVATOR.bdf" "inst14" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/ARCHIVATOR.bdf" { { 200 488 704 344 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nreset_delayer RLE_CODER.v(20) " "Verilog HDL or VHDL warning at RLE_CODER.v(20): object \"nreset_delayer\" assigned a value but never read" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669757898647 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 16 RLE_CODER.v(87) " "Verilog HDL assignment warning at RLE_CODER.v(87): truncated value with size 256 to match size of target (16)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898663 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 RLE_CODER.v(88) " "Verilog HDL assignment warning at RLE_CODER.v(88): truncated value with size 16 to match size of target (1)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898663 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word_out RLE_CODER.v(81) " "Verilog HDL Always Construct warning at RLE_CODER.v(81): inferring latch(es) for variable \"word_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669757898664 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready RLE_CODER.v(81) " "Verilog HDL Always Construct warning at RLE_CODER.v(81): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669757898664 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready RLE_CODER.v(81) " "Inferred latch for \"ready\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898667 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[0\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[0\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898667 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[1\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[1\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898667 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[2\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[2\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898667 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[3\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[3\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898668 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[4\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[4\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898668 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[5\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[5\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898668 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[6\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[6\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898668 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[7\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[7\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898668 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[8\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[8\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898669 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[9\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[9\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898669 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[10\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[10\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898669 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[11\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[11\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898669 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[12\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[12\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898669 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[13\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[13\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898669 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[14\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[14\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898670 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_out\[15\] RLE_CODER.v(81) " "Inferred latch for \"word_out\[15\]\" at RLE_CODER.v(81)" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898670 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayer ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[0\] " "Elaborating entity \"delayer\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|delayer:delay_unit\[0\]\"" {  } { { "RLE_CODER.v" "delay_unit\[0\]" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 delayer.v(18) " "Verilog HDL assignment warning at delayer.v(18): truncated value with size 32 to match size of target (3)" {  } { { "delayer.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/delayer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898727 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|delayer:delay_unit[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[0\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[0\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[0\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898758 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898758 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898758 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898758 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898758 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898758 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[0].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[1\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[1\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[1\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898765 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898765 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898765 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898766 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898766 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898766 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[1].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[2\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[2\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[2\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898772 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898772 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898772 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898773 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898773 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898773 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[2].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[3\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[3\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[3\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898779 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898779 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898779 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898780 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898780 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898780 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[3].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[4\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[4\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[4\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898787 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898787 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898787 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898787 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898787 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898787 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[4].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[5\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[5\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[5\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898794 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898794 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898794 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898794 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898795 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898795 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[5].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[6\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[6\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[6\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898802 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898803 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898803 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898803 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898803 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898803 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[6].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[7\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[7\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[7\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898810 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898810 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898810 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898810 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898810 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898810 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[7].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[8\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[8\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[8\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898817 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898817 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898817 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898818 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898818 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898818 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[8].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[9\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[9\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[9\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898825 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898825 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898826 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898826 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898826 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898826 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[9].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[10\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[10\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[10\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898834 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898834 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898834 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898834 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898834 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898834 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[10].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[11\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[11\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[11\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898841 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898841 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898841 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898841 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898841 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898841 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[11].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[12\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[12\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[12\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898848 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898848 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898848 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898848 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898848 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898848 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[12].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[13\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[13\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[13\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898855 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898855 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898855 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898855 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898856 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898856 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[13].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[14\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[14\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[14\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898862 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898862 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898863 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898863 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898863 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898863 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[14].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE_CODER_CODER ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[15\].coder_unit " "Elaborating entity \"RLE_CODER_CODER\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|RLE_CODER_CODER:some_RLE_unit\[15\].coder_unit\"" {  } { { "RLE_CODER.v" "some_RLE_unit\[15\].coder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RLE_CODER_CODER.v(17) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(17): truncated value with size 32 to match size of target (5)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898869 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(67) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(67): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898869 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(96) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(96): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898870 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RLE_CODER_CODER.v(104) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898870 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RLE_CODER_CODER.v(109) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(109): truncated value with size 32 to match size of target (11)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898870 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RLE_CODER_CODER.v(137) " "Verilog HDL assignment warning at RLE_CODER_CODER.v(137): truncated value with size 32 to match size of target (1)" {  } { { "RLE_CODER_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER_CODER.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898870 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|RLE_CODER_CODER:some_RLE_unit[15].coder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder ARCHIVATOR:inst18\|RLE_CODER:inst14\|priority_encoder:encoder_unit " "Elaborating entity \"priority_encoder\" for hierarchy \"ARCHIVATOR:inst18\|RLE_CODER:inst14\|priority_encoder:encoder_unit\"" {  } { { "RLE_CODER.v" "encoder_unit" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 priority_encoder.v(15) " "Verilog HDL assignment warning at priority_encoder.v(15): truncated value with size 32 to match size of target (5)" {  } { { "priority_encoder.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/priority_encoder.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898874 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i priority_encoder.v(14) " "Verilog HDL Always Construct warning at priority_encoder.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "priority_encoder.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/priority_encoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669757898875 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y priority_encoder.v(14) " "Verilog HDL Always Construct warning at priority_encoder.v(14): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "priority_encoder.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/priority_encoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669757898875 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] priority_encoder.v(14) " "Inferred latch for \"y\[0\]\" at priority_encoder.v(14)" {  } { { "priority_encoder.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/priority_encoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898875 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] priority_encoder.v(14) " "Inferred latch for \"y\[1\]\" at priority_encoder.v(14)" {  } { { "priority_encoder.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/priority_encoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898875 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] priority_encoder.v(14) " "Inferred latch for \"y\[2\]\" at priority_encoder.v(14)" {  } { { "priority_encoder.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/priority_encoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898875 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] priority_encoder.v(14) " "Inferred latch for \"y\[3\]\" at priority_encoder.v(14)" {  } { { "priority_encoder.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/priority_encoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898875 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] priority_encoder.v(14) " "Inferred latch for \"y\[4\]\" at priority_encoder.v(14)" {  } { { "priority_encoder.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/priority_encoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669757898875 "|TEST_PROJECT_1|ARCHIVATOR:inst18|RLE_CODER:inst14|priority_encoder:encoder_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EDGE_CODER ARCHIVATOR:inst18\|EDGE_CODER:inst " "Elaborating entity \"EDGE_CODER\" for hierarchy \"ARCHIVATOR:inst18\|EDGE_CODER:inst\"" {  } { { "ARCHIVATOR.bdf" "inst" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/ARCHIVATOR.bdf" { { 200 136 344 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ARCHIVATOR:inst18\|EDGE_CODER:inst\|register:reg_1 " "Elaborating entity \"register\" for hierarchy \"ARCHIVATOR:inst18\|EDGE_CODER:inst\|register:reg_1\"" {  } { { "EDGE_CODER.v" "reg_1" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/EDGE_CODER.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 register.v(25) " "Verilog HDL assignment warning at register.v(25): truncated value with size 32 to match size of target (16)" {  } { { "register.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/register.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898884 "|TEST_PROJECT_1|ARCHIVATOR:inst18|EDGE_CODER:inst|register:reg_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COTROL_CIRCUIT COTROL_CIRCUIT:inst17 " "Elaborating entity \"COTROL_CIRCUIT\" for hierarchy \"COTROL_CIRCUIT:inst17\"" {  } { { "TEST_PROJECT_1.bdf" "inst17" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 632 560 728 824 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valider COTROL_CIRCUIT:inst17\|valider:inst_valider " "Elaborating entity \"valider\" for hierarchy \"COTROL_CIRCUIT:inst17\|valider:inst_valider\"" {  } { { "COTROL_CIRCUIT.bdf" "inst_valider" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/COTROL_CIRCUIT.bdf" { { 32 264 424 176 "inst_valider" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 valider.v(39) " "Verilog HDL assignment warning at valider.v(39): truncated value with size 32 to match size of target (1)" {  } { { "output_files/valider.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/valider.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757898895 "|TEST_PROJECT_1|COTROL_CIRCUIT:inst17|valider:inst_valider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_50MHz PLL_50MHz:inst2 " "Elaborating entity \"PLL_50MHz\" for hierarchy \"PLL_50MHz:inst2\"" {  } { { "TEST_PROJECT_1.bdf" "inst2" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 920 328 576 1104 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_50MHz:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_50MHz:inst2\|altpll:altpll_component\"" {  } { { "PLL_50MHz.v" "altpll_component" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/PLL_50MHz.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_50MHz:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_50MHz:inst2\|altpll:altpll_component\"" {  } { { "PLL_50MHz.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/PLL_50MHz.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669757898988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_50MHz:inst2\|altpll:altpll_component " "Instantiated megafunction \"PLL_50MHz:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3125 " "Parameter \"clk1_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 64 " "Parameter \"clk1_multiply_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3125 " "Parameter \"clk2_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 128 " "Parameter \"clk2_multiply_by\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_50MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_50MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757898989 ""}  } { { "PLL_50MHz.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/PLL_50MHz.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1669757898989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_50mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_50mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50MHz_altpll " "Found entity 1: PLL_50MHz_altpll" {  } { { "db/pll_50mhz_altpll.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/pll_50mhz_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669757899127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669757899127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_50MHz_altpll PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated " "Elaborating entity \"PLL_50MHz_altpll\" for hierarchy \"PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757899129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst16 " "Elaborating entity \"divider\" for hierarchy \"divider:inst16\"" {  } { { "TEST_PROJECT_1.bdf" "inst16" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 1008 672 792 1088 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757899138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 divider.v(13) " "Verilog HDL assignment warning at divider.v(13): truncated value with size 32 to match size of target (9)" {  } { { "output_files/divider.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/divider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757899140 "|TEST_PROJECT_1|divider:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8 mult_8:inst_mult8 " "Elaborating entity \"mult_8\" for hierarchy \"mult_8:inst_mult8\"" {  } { { "TEST_PROJECT_1.bdf" "inst_mult8" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 256 600 768 368 "inst_mult8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757899142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst5 " "Elaborating entity \"divider\" for hierarchy \"divider:inst5\"" {  } { { "TEST_PROJECT_1.bdf" "inst5" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 1048 840 960 1128 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757899147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 divider.v(13) " "Verilog HDL assignment warning at divider.v(13): truncated value with size 32 to match size of target (3)" {  } { { "output_files/divider.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/divider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757899148 "|TEST_PROJECT_1|divider:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator modulator:inst1 " "Elaborating entity \"modulator\" for hierarchy \"modulator:inst1\"" {  } { { "TEST_PROJECT_1.bdf" "inst1" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 1168 848 984 1280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669757899159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 modulator.v(14) " "Verilog HDL assignment warning at modulator.v(14): truncated value with size 32 to match size of target (13)" {  } { { "output_files/modulator.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/modulator.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757899161 "|TEST_PROJECT_1|modulator:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 modulator.v(32) " "Verilog HDL assignment warning at modulator.v(32): truncated value with size 32 to match size of target (13)" {  } { { "output_files/modulator.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/modulator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669757899161 "|TEST_PROJECT_1|modulator:inst1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1669757906750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[10\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906889 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906889 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[2\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906890 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906890 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[9\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906891 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906891 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[1\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906891 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906891 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[8\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906892 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906892 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[0\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906892 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906892 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[11\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906892 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906892 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[3\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906893 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906893 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[13\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[2\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[2\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906893 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906893 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[5\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906894 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906894 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[14\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[3\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[3\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906894 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906894 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[6\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906895 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906895 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[12\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906895 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906895 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[4\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906895 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906895 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[15\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[0\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906896 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906896 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[7\] " "Latch ARCHIVATOR:inst18\|RLE_CODER:inst14\|word_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\] " "Ports D and ENA on the latch are fed by the same signal ARCHIVATOR:inst18\|RLE_CODER:inst14\|number_of_sender\[4\]" {  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906896 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR nreset_button " "Ports ENA and CLR on the latch are fed by the same signal nreset_button" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 704 272 448 720 "nreset_button" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669757906896 ""}  } { { "RLE_CODER.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/RLE_CODER.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669757906896 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_0 GND " "Pin \"out_0\" is stuck at GND" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 1064 1304 1480 1080 "out_0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669757912858 "|TEST_PROJECT_1|out_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1 VCC " "Pin \"out_1\" is stuck at VCC" {  } { { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 1088 1304 1480 1104 "out_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669757912858 "|TEST_PROJECT_1|out_1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669757912858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669757913478 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1669757919368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/TEST_PROJECT_1.map.smsg " "Generated suppressed messages file C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/output_files/TEST_PROJECT_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669757919683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669757920709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669757920709 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL_50MHz:inst2\|altpll:altpll_component\|PLL_50MHz_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_50mhz_altpll.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/db/pll_50mhz_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_50MHz.v" "" { Text "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/PLL_50MHz.v" 98 0 0 } } { "TEST_PROJECT_1.bdf" "" { Schematic "C:/altera/13.1/testers/TEST_PROJECKTS/TEST_PROJECT_1/TEST_PROJECT_1.bdf" { { 920 328 576 1104 "inst2" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1669757921036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3090 " "Implemented 3090 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669757921864 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669757921864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3045 " "Implemented 3045 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669757921864 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1669757921864 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1669757921864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669757921864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 184 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 184 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669757921959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 00:38:41 2022 " "Processing ended: Wed Nov 30 00:38:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669757921959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669757921959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669757921959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669757921959 ""}
