#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  3 18:25:17 2023
# Process ID: 11251
# Current directory: /home/vittorio/GitHub/CustomCPU/customCPU.runs/synth_1
# Command line: vivado -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: /home/vittorio/GitHub/CustomCPU/customCPU.runs/synth_1/CPU.vds
# Journal file: /home/vittorio/GitHub/CustomCPU/customCPU.runs/synth_1/vivado.jou
# Running On: asus-pc, OS: Linux, CPU Frequency: 2400.000 MHz, CPU Physical cores: 2, Host memory: 8180 MB
#-----------------------------------------------------------
source CPU.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1274.637 ; gain = 0.023 ; free physical = 1300 ; free virtual = 4909
Command: read_checkpoint -auto_incremental -incremental /home/vittorio/GitHub/CustomCPU/customCPU.srcs/utils_1/imports/synth_1/CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/vittorio/GitHub/CustomCPU/customCPU.srcs/utils_1/imports/synth_1/CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11337
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2025.656 ; gain = 377.770 ; free physical = 283 ; free virtual = 3892
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/CPU.vhd:48]
INFO: [Synth 8-3491] module 'fetch_stage_controller' declared at '/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/fetch_stage_controller.vhd:34' bound to instance 'fetch_stage' of component 'fetch_stage_controller' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/CPU.vhd:121]
INFO: [Synth 8-638] synthesizing module 'fetch_stage_controller' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/fetch_stage_controller.vhd:58]
	Parameter address_width bound to: 64 - type: integer 
	Parameter instruction_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'program_counter' declared at '/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/program_counter.vhd:37' bound to instance 'pc' of component 'program_counter' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/fetch_stage_controller.vhd:75]
INFO: [Synth 8-638] synthesizing module 'program_counter' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/program_counter.vhd:48]
	Parameter address_width bound to: 64 - type: integer 
	Parameter instruction_width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'program_counter' (0#1) [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/program_counter.vhd:48]
WARNING: [Synth 8-614] signal 'instruction_in' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/fetch_stage_controller.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'fetch_stage_controller' (0#1) [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/fetch_stage_controller.vhd:58]
INFO: [Synth 8-3491] module 'memory_interface' declared at '/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:34' bound to instance 'memory' of component 'memory_interface' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/CPU.vhd:133]
INFO: [Synth 8-638] synthesizing module 'memory_interface' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:59]
	Parameter address_dimension bound to: 64 - type: integer 
	Parameter data_dimension bound to: 32 - type: integer 
	Parameter cache_address_dimension bound to: 16 - type: integer 
	Parameter cache_data_dimension bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/vittorio/GitHub/CustomCPU/customCPU.runs/synth_1/.Xil/Vivado-11251-asus-pc/realtime/blk_mem_gen_0_stub.vhdl:6' bound to instance 'cache' of component 'blk_mem_gen_0' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:80]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/vittorio/GitHub/CustomCPU/customCPU.runs/synth_1/.Xil/Vivado-11251-asus-pc/realtime/blk_mem_gen_0_stub.vhdl:18]
WARNING: [Synth 8-614] signal 'instruction_memory_address' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:129]
WARNING: [Synth 8-614] signal 'data_memory_address' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:129]
WARNING: [Synth 8-614] signal 'data_memory_data_in' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:129]
WARNING: [Synth 8-614] signal 'cache_data_out' is read in the process but is not in the sensitivity list [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'memory_interface' (0#1) [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'CPU' (0#1) [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/CPU.vhd:48]
WARNING: [Synth 8-3848] Net data_memory_data_in in module/entity CPU does not have driver. [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/CPU.vhd:103]
WARNING: [Synth 8-3848] Net data_memory_address in module/entity CPU does not have driver. [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/CPU.vhd:105]
WARNING: [Synth 8-7129] Port instruction_memory_address[63] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[62] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[61] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[60] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[59] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[58] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[57] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[56] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[55] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[54] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[53] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[52] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[51] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[50] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[49] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[48] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[47] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[46] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[45] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[44] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[43] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[42] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[41] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[40] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[39] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[38] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[37] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[36] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[35] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[34] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[33] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[32] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[31] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[30] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[29] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[28] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[27] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[26] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[25] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[24] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[23] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[22] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[21] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[20] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[19] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[18] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[17] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_memory_address[16] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[63] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[62] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[61] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[60] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[59] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[58] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[57] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[56] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[55] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[54] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[53] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[52] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[51] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[50] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[49] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[48] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[47] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[46] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[45] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[44] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[43] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[42] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[41] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[40] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[39] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[38] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[37] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[36] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[35] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[34] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[33] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[32] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[31] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[30] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[29] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[28] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[27] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[26] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[25] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[24] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[23] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[22] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[21] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[20] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[19] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[18] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[17] in module memory_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_memory_address[16] in module memory_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2095.562 ; gain = 447.676 ; free physical = 192 ; free virtual = 3801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2113.375 ; gain = 465.488 ; free physical = 192 ; free virtual = 3801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2113.375 ; gain = 465.488 ; free physical = 192 ; free virtual = 3801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2113.375 ; gain = 0.000 ; free physical = 192 ; free virtual = 3800
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vittorio/GitHub/CustomCPU/customCPU.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory/cache'
Finished Parsing XDC File [/home/vittorio/GitHub/CustomCPU/customCPU.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory/cache'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.109 ; gain = 0.000 ; free physical = 183 ; free virtual = 3791
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.109 ; gain = 0.000 ; free physical = 183 ; free virtual = 3791
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 180 ; free virtual = 3788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 180 ; free virtual = 3788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for memory/cache. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 180 ; free virtual = 3788
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'memory_interface'
WARNING: [Synth 8-327] inferring latch for variable 'instruction_out_reg' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/fetch_stage_controller.vhd:102]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE8 |                             0001 |                             0101
                 iSTATE4 |                             0010 |                             0111
                  iSTATE |                             0011 |                             0100
                 iSTATE6 |                             0100 |                             0110
                 iSTATE5 |                             0101 |                             1000
                 iSTATE2 |                             0110 |                             0001
                 iSTATE1 |                             0111 |                             0010
                 iSTATE0 |                             1000 |                             0011
                 iSTATE7 |                             1001 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'memory_interface'
WARNING: [Synth 8-327] inferring latch for variable 'instruction_memory_data_reg' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:191]
WARNING: [Synth 8-327] inferring latch for variable 'data_memory_data_out_reg' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:198]
WARNING: [Synth 8-327] inferring latch for variable 'cache_we_reg' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'cache_address_reg' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'cache_data_in_reg' [/home/vittorio/GitHub/CustomCPU/customCPU.srcs/sources_1/new/memory_interface.vhd:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 178 ; free virtual = 3788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input   16 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/data_memory_data_out_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (memory/cache_data_in_reg[31]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 172 ; free virtual = 3785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 170 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 170 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 170 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 170 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 170 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 170 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 170 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 170 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 170 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |BUFG               |     2|
|3     |CARRY4             |    16|
|4     |LUT1               |     3|
|5     |LUT2               |     2|
|6     |LUT3               |    18|
|7     |LUT4               |     3|
|8     |LUT5               |     3|
|9     |FDRE               |    71|
|10    |LD                 |    81|
|11    |IBUF               |     2|
|12    |OBUF               |    97|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.109 ; gain = 581.223 ; free physical = 170 ; free virtual = 3783
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2229.109 ; gain = 465.488 ; free physical = 169 ; free virtual = 3782
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.117 ; gain = 581.223 ; free physical = 169 ; free virtual = 3782
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.117 ; gain = 0.000 ; free physical = 448 ; free virtual = 4061
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.117 ; gain = 0.000 ; free physical = 448 ; free virtual = 4061
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  LD => LDCE: 49 instances
  LD => LDCE (inverted pins: G): 32 instances

Synth Design complete | Checksum: 3b260251
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2229.117 ; gain = 923.762 ; free physical = 448 ; free virtual = 4060
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.114; main = 1583.071; forked = 409.865
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3207.211; main = 2229.113; forked = 978.098
INFO: [Common 17-1381] The checkpoint '/home/vittorio/GitHub/CustomCPU/customCPU.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  3 18:26:06 2023...
