import { Module, type TSSVParameters, type IntRange, type Interface } from 'tssv/lib/core/TSSV';
type RegisterType = 'RO' | 'RW' | 'WO' | 'RAM' | 'ROM' | string;
interface Field {
    reset?: bigint;
    description?: string;
    bitRange: [IntRange<0, 63>, IntRange<0, 63>];
    isSigned?: boolean;
}
interface Register {
    type: RegisterType;
    reset?: bigint;
    description?: string;
    size?: bigint;
    width?: IntRange<1, 64>;
    isSigned?: boolean;
    fields?: Record<string, Field>;
    repeat?: number;
}
export declare class RegAddr {
    private addr;
    private readonly stride;
    constructor(start?: bigint, wordSize?: 32 | 64);
    next(): bigint;
}
export interface RegisterBlockDef<T extends Record<string, bigint>> {
    wordSize: 32 | 64;
    addrMap: T;
    baseAddress?: bigint;
    registers: {
        [name in keyof T]?: Register;
    };
}
export interface RegisterBlockParameters extends TSSVParameters {
    busInterface?: 'Memory' | 'TL_UL';
    endianess?: 'little';
    busIDWidth?: 8;
    busAddressWidth?: 32;
}
/**
 * WRITE
 *
 * @wavedrom
 * ```json
 * {
 *   "signal": [
 *     {"name": "     clk", "wave": "p........."},
 *     {"name": " data_wr", "wave": "03........", "data": ["D"]},
 *     {"name": "    addr", "wave": "04........", "data": ["A"]},
 *     {"name": "      we", "wave": "01.0......"},
 *     {"name": "      re", "wave": "0........."},
 *     {"name": " data_rd", "wave": "0........."},
 *     {"name": "   ready", "wave": "10.1......"}
 *   ]
 * }
 * ```
 */
/**
 * READ
 *
 * @wavedrom
 * ```json
 * {
 *   "signal": [
 *     {"name": "     clk", "wave": "p........."},
 *     {"name": " data_wr", "wave": "0........."},
 *     {"name": "    addr", "wave": "04........", "data": ["A"]},
 *     {"name": "      we", "wave": "0........."},
 *     {"name": "      re", "wave": "01.0......"},
 *     {"name": " data_rd", "wave": "0.......5.", "data": ["D"]},
 *     {"name": "   ready", "wave": "10......1."}
 *   ]
 * }
 * ```
 */
export declare class RegisterBlock<T extends Record<string, bigint>> extends Module {
    params: RegisterBlockParameters;
    regDefs: RegisterBlockDef<T>;
    constructor(params: RegisterBlockParameters, regDefs: RegisterBlockDef<T>, busInterface: Interface | {});
    private addReadMux;
    private addInRange;
    private replaceZerosWithX;
    private padZeroes;
    private padZeroesRight;
    private calculateDecMask;
    private calculatePassMask;
}
export {};
